Merge branch 'for-3.1' of git://git.kernel.org/pub/scm/linux/kernel/git/tj/wq
[deliverable/linux.git] / arch / powerpc / kvm / e500_emulate.c
CommitLineData
bc8080cb 1/*
5ce941ee 2 * Copyright (C) 2008-2011 Freescale Semiconductor, Inc. All rights reserved.
bc8080cb
HB
3 *
4 * Author: Yu Liu, <yu.liu@freescale.com>
5 *
6 * Description:
7 * This file is derived from arch/powerpc/kvm/44x_emulate.c,
8 * by Hollis Blanchard <hollisb@us.ibm.com>.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License, version 2, as
12 * published by the Free Software Foundation.
13 */
14
15#include <asm/kvm_ppc.h>
16#include <asm/disassemble.h>
17#include <asm/kvm_e500.h>
18
19#include "booke.h"
20#include "e500_tlb.h"
21
22#define XOP_TLBIVAX 786
23#define XOP_TLBSX 914
24#define XOP_TLBRE 946
25#define XOP_TLBWE 978
26
27int kvmppc_core_emulate_op(struct kvm_run *run, struct kvm_vcpu *vcpu,
28 unsigned int inst, int *advance)
29{
30 int emulated = EMULATE_DONE;
31 int ra;
32 int rb;
bc8080cb
HB
33
34 switch (get_op(inst)) {
35 case 31:
36 switch (get_xop(inst)) {
37
38 case XOP_TLBRE:
39 emulated = kvmppc_e500_emul_tlbre(vcpu);
40 break;
41
42 case XOP_TLBWE:
43 emulated = kvmppc_e500_emul_tlbwe(vcpu);
44 break;
45
46 case XOP_TLBSX:
47 rb = get_rb(inst);
48 emulated = kvmppc_e500_emul_tlbsx(vcpu,rb);
49 break;
50
51 case XOP_TLBIVAX:
52 ra = get_ra(inst);
53 rb = get_rb(inst);
54 emulated = kvmppc_e500_emul_tlbivax(vcpu, ra, rb);
55 break;
56
57 default:
58 emulated = EMULATE_FAIL;
59 }
60
61 break;
62
63 default:
64 emulated = EMULATE_FAIL;
65 }
66
67 if (emulated == EMULATE_FAIL)
68 emulated = kvmppc_booke_emulate_op(run, vcpu, inst, advance);
69
70 return emulated;
71}
72
73int kvmppc_core_emulate_mtspr(struct kvm_vcpu *vcpu, int sprn, int rs)
74{
75 struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
76 int emulated = EMULATE_DONE;
8e5b26b5 77 ulong spr_val = kvmppc_get_gpr(vcpu, rs);
bc8080cb
HB
78
79 switch (sprn) {
80 case SPRN_PID:
5ce941ee 81 kvmppc_set_pid(vcpu, spr_val);
bc8080cb
HB
82 break;
83 case SPRN_PID1:
8e5b26b5 84 vcpu_e500->pid[1] = spr_val; break;
bc8080cb 85 case SPRN_PID2:
8e5b26b5 86 vcpu_e500->pid[2] = spr_val; break;
bc8080cb 87 case SPRN_MAS0:
8e5b26b5 88 vcpu_e500->mas0 = spr_val; break;
bc8080cb 89 case SPRN_MAS1:
8e5b26b5 90 vcpu_e500->mas1 = spr_val; break;
bc8080cb 91 case SPRN_MAS2:
8e5b26b5 92 vcpu_e500->mas2 = spr_val; break;
bc8080cb 93 case SPRN_MAS3:
8e5b26b5 94 vcpu_e500->mas3 = spr_val; break;
bc8080cb 95 case SPRN_MAS4:
8e5b26b5 96 vcpu_e500->mas4 = spr_val; break;
bc8080cb 97 case SPRN_MAS6:
8e5b26b5 98 vcpu_e500->mas6 = spr_val; break;
bc8080cb 99 case SPRN_MAS7:
8e5b26b5 100 vcpu_e500->mas7 = spr_val; break;
d86be077
LY
101 case SPRN_L1CSR0:
102 vcpu_e500->l1csr0 = spr_val;
103 vcpu_e500->l1csr0 &= ~(L1CSR0_DCFI | L1CSR0_CLFC);
104 break;
bc8080cb 105 case SPRN_L1CSR1:
8e5b26b5 106 vcpu_e500->l1csr1 = spr_val; break;
bc8080cb 107 case SPRN_HID0:
8e5b26b5 108 vcpu_e500->hid0 = spr_val; break;
bc8080cb 109 case SPRN_HID1:
8e5b26b5 110 vcpu_e500->hid1 = spr_val; break;
bc8080cb 111
b0a1835d
LY
112 case SPRN_MMUCSR0:
113 emulated = kvmppc_e500_emul_mt_mmucsr0(vcpu_e500,
8e5b26b5 114 spr_val);
b0a1835d
LY
115 break;
116
bb3a8a17
HB
117 /* extra exceptions */
118 case SPRN_IVOR32:
8e5b26b5 119 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_UNAVAIL] = spr_val;
bb3a8a17
HB
120 break;
121 case SPRN_IVOR33:
8e5b26b5 122 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_DATA] = spr_val;
bb3a8a17
HB
123 break;
124 case SPRN_IVOR34:
8e5b26b5 125 vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_ROUND] = spr_val;
bb3a8a17
HB
126 break;
127 case SPRN_IVOR35:
8e5b26b5 128 vcpu->arch.ivor[BOOKE_IRQPRIO_PERFORMANCE_MONITOR] = spr_val;
bb3a8a17
HB
129 break;
130
bc8080cb
HB
131 default:
132 emulated = kvmppc_booke_emulate_mtspr(vcpu, sprn, rs);
133 }
134
135 return emulated;
136}
137
138int kvmppc_core_emulate_mfspr(struct kvm_vcpu *vcpu, int sprn, int rt)
139{
140 struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
141 int emulated = EMULATE_DONE;
142
143 switch (sprn) {
144 case SPRN_PID:
8e5b26b5 145 kvmppc_set_gpr(vcpu, rt, vcpu_e500->pid[0]); break;
bc8080cb 146 case SPRN_PID1:
8e5b26b5 147 kvmppc_set_gpr(vcpu, rt, vcpu_e500->pid[1]); break;
bc8080cb 148 case SPRN_PID2:
8e5b26b5 149 kvmppc_set_gpr(vcpu, rt, vcpu_e500->pid[2]); break;
bc8080cb 150 case SPRN_MAS0:
8e5b26b5 151 kvmppc_set_gpr(vcpu, rt, vcpu_e500->mas0); break;
bc8080cb 152 case SPRN_MAS1:
8e5b26b5 153 kvmppc_set_gpr(vcpu, rt, vcpu_e500->mas1); break;
bc8080cb 154 case SPRN_MAS2:
8e5b26b5 155 kvmppc_set_gpr(vcpu, rt, vcpu_e500->mas2); break;
bc8080cb 156 case SPRN_MAS3:
8e5b26b5 157 kvmppc_set_gpr(vcpu, rt, vcpu_e500->mas3); break;
bc8080cb 158 case SPRN_MAS4:
8e5b26b5 159 kvmppc_set_gpr(vcpu, rt, vcpu_e500->mas4); break;
bc8080cb 160 case SPRN_MAS6:
8e5b26b5 161 kvmppc_set_gpr(vcpu, rt, vcpu_e500->mas6); break;
bc8080cb 162 case SPRN_MAS7:
8e5b26b5 163 kvmppc_set_gpr(vcpu, rt, vcpu_e500->mas7); break;
bc8080cb
HB
164
165 case SPRN_TLB0CFG:
da15bf43 166 kvmppc_set_gpr(vcpu, rt, vcpu_e500->tlb0cfg); break;
bc8080cb 167 case SPRN_TLB1CFG:
da15bf43 168 kvmppc_set_gpr(vcpu, rt, vcpu_e500->tlb1cfg); break;
d86be077
LY
169 case SPRN_L1CSR0:
170 kvmppc_set_gpr(vcpu, rt, vcpu_e500->l1csr0); break;
bc8080cb 171 case SPRN_L1CSR1:
8e5b26b5 172 kvmppc_set_gpr(vcpu, rt, vcpu_e500->l1csr1); break;
bc8080cb 173 case SPRN_HID0:
8e5b26b5 174 kvmppc_set_gpr(vcpu, rt, vcpu_e500->hid0); break;
bc8080cb 175 case SPRN_HID1:
8e5b26b5 176 kvmppc_set_gpr(vcpu, rt, vcpu_e500->hid1); break;
90d34b0e
SW
177 case SPRN_SVR:
178 kvmppc_set_gpr(vcpu, rt, vcpu_e500->svr); break;
bc8080cb 179
b0a1835d 180 case SPRN_MMUCSR0:
8e5b26b5 181 kvmppc_set_gpr(vcpu, rt, 0); break;
b0a1835d 182
06579dd9 183 case SPRN_MMUCFG:
8e5b26b5 184 kvmppc_set_gpr(vcpu, rt, mfspr(SPRN_MMUCFG)); break;
06579dd9 185
bb3a8a17
HB
186 /* extra exceptions */
187 case SPRN_IVOR32:
8e5b26b5 188 kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_UNAVAIL]);
bb3a8a17
HB
189 break;
190 case SPRN_IVOR33:
8e5b26b5 191 kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_DATA]);
bb3a8a17
HB
192 break;
193 case SPRN_IVOR34:
8e5b26b5 194 kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_SPE_FP_ROUND]);
bb3a8a17
HB
195 break;
196 case SPRN_IVOR35:
8e5b26b5 197 kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_PERFORMANCE_MONITOR]);
bb3a8a17 198 break;
bc8080cb
HB
199 default:
200 emulated = kvmppc_booke_emulate_mfspr(vcpu, sprn, rt);
201 }
202
203 return emulated;
204}
205
This page took 0.18735 seconds and 5 git commands to generate.