Commit | Line | Data |
---|---|---|
14cf11af PM |
1 | /* |
2 | * Declarations of procedures and variables shared between files | |
3 | * in arch/ppc/mm/. | |
4 | * | |
5 | * Derived from arch/ppc/mm/init.c: | |
6 | * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org) | |
7 | * | |
8 | * Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au) | |
9 | * and Cort Dougan (PReP) (cort@cs.nmt.edu) | |
10 | * Copyright (C) 1996 Paul Mackerras | |
14cf11af PM |
11 | * |
12 | * Derived from "arch/i386/mm/init.c" | |
13 | * Copyright (C) 1991, 1992, 1993, 1994 Linus Torvalds | |
14 | * | |
15 | * This program is free software; you can redistribute it and/or | |
16 | * modify it under the terms of the GNU General Public License | |
17 | * as published by the Free Software Foundation; either version | |
18 | * 2 of the License, or (at your option) any later version. | |
19 | * | |
20 | */ | |
62102307 | 21 | #include <linux/mm.h> |
14cf11af PM |
22 | #include <asm/tlbflush.h> |
23 | #include <asm/mmu.h> | |
24 | ||
2a4aca11 BH |
25 | #ifdef CONFIG_PPC_MMU_NOHASH |
26 | ||
27 | /* | |
28 | * On 40x and 8xx, we directly inline tlbia and tlbivax | |
29 | */ | |
30 | #if defined(CONFIG_40x) || defined(CONFIG_8xx) | |
31 | static inline void _tlbil_all(void) | |
32 | { | |
4a082682 | 33 | asm volatile ("sync; tlbia; isync" : : : "memory"); |
2a4aca11 BH |
34 | } |
35 | static inline void _tlbil_pid(unsigned int pid) | |
36 | { | |
4a082682 | 37 | asm volatile ("sync; tlbia; isync" : : : "memory"); |
2a4aca11 BH |
38 | } |
39 | #else /* CONFIG_40x || CONFIG_8xx */ | |
40 | extern void _tlbil_all(void); | |
41 | extern void _tlbil_pid(unsigned int pid); | |
42 | #endif /* !(CONFIG_40x || CONFIG_8xx) */ | |
43 | ||
44 | /* | |
45 | * On 8xx, we directly inline tlbie, on others, it's extern | |
46 | */ | |
47 | #ifdef CONFIG_8xx | |
48 | static inline void _tlbil_va(unsigned long address, unsigned int pid) | |
49 | { | |
4a082682 | 50 | asm volatile ("tlbie %0; sync" : : "r" (address) : "memory"); |
2a4aca11 BH |
51 | } |
52 | #else /* CONFIG_8xx */ | |
53 | extern void _tlbil_va(unsigned long address, unsigned int pid); | |
54 | #endif /* CONIFG_8xx */ | |
55 | ||
56 | /* | |
57 | * As of today, we don't support tlbivax broadcast on any | |
58 | * implementation. When that becomes the case, this will be | |
59 | * an extern. | |
60 | */ | |
61 | static inline void _tlbivax_bcast(unsigned long address, unsigned int pid) | |
62 | { | |
63 | BUG(); | |
64 | } | |
65 | ||
66 | #else /* CONFIG_PPC_MMU_NOHASH */ | |
67 | ||
ee4f2ea4 BH |
68 | extern void hash_preload(struct mm_struct *mm, unsigned long ea, |
69 | unsigned long access, unsigned long trap); | |
70 | ||
71 | ||
2a4aca11 BH |
72 | extern void _tlbie(unsigned long address); |
73 | extern void _tlbia(void); | |
74 | ||
75 | #endif /* CONFIG_PPC_MMU_NOHASH */ | |
76 | ||
ab1f9dac | 77 | #ifdef CONFIG_PPC32 |
19f5465e TP |
78 | |
79 | struct tlbcam { | |
80 | u32 MAS0; | |
81 | u32 MAS1; | |
82 | u32 MAS2; | |
83 | u32 MAS3; | |
84 | u32 MAS7; | |
85 | }; | |
86 | ||
14cf11af PM |
87 | extern void mapin_ram(void); |
88 | extern int map_page(unsigned long va, phys_addr_t pa, int flags); | |
7c5c4325 | 89 | extern void setbat(int index, unsigned long virt, phys_addr_t phys, |
14cf11af | 90 | unsigned int size, int flags); |
14cf11af PM |
91 | extern void settlbcam(int index, unsigned long virt, phys_addr_t phys, |
92 | unsigned int size, int flags, unsigned int pid); | |
93 | extern void invalidate_tlbcam_entry(int index); | |
94 | ||
95 | extern int __map_without_bats; | |
96 | extern unsigned long ioremap_base; | |
14cf11af PM |
97 | extern unsigned int rtas_data, rtas_size; |
98 | ||
8e561e7e DG |
99 | struct hash_pte; |
100 | extern struct hash_pte *Hash, *Hash_end; | |
14cf11af | 101 | extern unsigned long Hash_size, Hash_mask; |
ab1f9dac PM |
102 | #endif |
103 | ||
800fc3ee | 104 | extern unsigned long ioremap_bot; |
ab1f9dac | 105 | extern unsigned long __max_low_memory; |
09b5e63f | 106 | extern phys_addr_t __initial_memory_limit_addr; |
2bf3016f SR |
107 | extern phys_addr_t total_memory; |
108 | extern phys_addr_t total_lowmem; | |
99c62dd7 | 109 | extern phys_addr_t memstart_addr; |
d7917ba7 | 110 | extern phys_addr_t lowmem_end_addr; |
14cf11af PM |
111 | |
112 | /* ...and now those things that may be slightly different between processor | |
113 | * architectures. -- Dan | |
114 | */ | |
115 | #if defined(CONFIG_8xx) | |
14cf11af PM |
116 | #define MMU_init_hw() do { } while(0) |
117 | #define mmu_mapin_ram() (0UL) | |
118 | ||
119 | #elif defined(CONFIG_4xx) | |
14cf11af PM |
120 | extern void MMU_init_hw(void); |
121 | extern unsigned long mmu_mapin_ram(void); | |
122 | ||
123 | #elif defined(CONFIG_FSL_BOOKE) | |
14cf11af PM |
124 | extern void MMU_init_hw(void); |
125 | extern unsigned long mmu_mapin_ram(void); | |
126 | extern void adjust_total_lowmem(void); | |
127 | ||
ab1f9dac PM |
128 | #elif defined(CONFIG_PPC32) |
129 | /* anything 32-bit except 4xx or 8xx */ | |
14cf11af PM |
130 | extern void MMU_init_hw(void); |
131 | extern unsigned long mmu_mapin_ram(void); | |
14cf11af | 132 | #endif |