Commit | Line | Data |
---|---|---|
54508214 MW |
1 | /* |
2 | * GE Fanuc SBC610 board support | |
3 | * | |
4 | * Author: Martyn Welch <martyn.welch@gefanuc.com> | |
5 | * | |
6 | * Copyright 2008 GE Fanuc Intelligent Platforms Embedded Systems, Inc. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of the GNU General Public License as published by the | |
10 | * Free Software Foundation; either version 2 of the License, or (at your | |
11 | * option) any later version. | |
12 | * | |
13 | * Based on: mpc86xx_hpcn.c (MPC86xx HPCN board specific routines) | |
14 | * Copyright 2006 Freescale Semiconductor Inc. | |
a969e76a MW |
15 | * |
16 | * NEC fixup adapted from arch/mips/pci/fixup-lm2e.c | |
54508214 MW |
17 | */ |
18 | ||
19 | #include <linux/stddef.h> | |
20 | #include <linux/kernel.h> | |
21 | #include <linux/pci.h> | |
22 | #include <linux/kdev_t.h> | |
23 | #include <linux/delay.h> | |
24 | #include <linux/seq_file.h> | |
25 | #include <linux/of_platform.h> | |
26 | ||
27 | #include <asm/system.h> | |
28 | #include <asm/time.h> | |
29 | #include <asm/machdep.h> | |
30 | #include <asm/pci-bridge.h> | |
54508214 MW |
31 | #include <asm/prom.h> |
32 | #include <mm/mmu_decl.h> | |
33 | #include <asm/udbg.h> | |
34 | ||
35 | #include <asm/mpic.h> | |
36 | ||
37 | #include <sysdev/fsl_pci.h> | |
38 | #include <sysdev/fsl_soc.h> | |
39 | ||
40 | #include "mpc86xx.h" | |
3a470247 | 41 | #include "gef_pic.h" |
54508214 MW |
42 | |
43 | #undef DEBUG | |
44 | ||
45 | #ifdef DEBUG | |
46 | #define DBG (fmt...) do { printk(KERN_ERR "SBC610: " fmt); } while (0) | |
47 | #else | |
48 | #define DBG (fmt...) do { } while (0) | |
49 | #endif | |
50 | ||
3a470247 MW |
51 | void __iomem *sbc610_regs; |
52 | ||
53 | static void __init gef_sbc610_init_irq(void) | |
54 | { | |
55 | struct device_node *cascade_node = NULL; | |
56 | ||
57 | mpc86xx_init_irq(); | |
58 | ||
59 | /* | |
60 | * There is a simple interrupt handler in the main FPGA, this needs | |
61 | * to be cascaded into the MPIC | |
62 | */ | |
63 | cascade_node = of_find_compatible_node(NULL, NULL, "gef,fpga-pic"); | |
64 | if (!cascade_node) { | |
65 | printk(KERN_WARNING "SBC610: No FPGA PIC\n"); | |
66 | return; | |
67 | } | |
68 | ||
69 | gef_pic_init(cascade_node); | |
70 | of_node_put(cascade_node); | |
71 | } | |
72 | ||
54508214 MW |
73 | static void __init gef_sbc610_setup_arch(void) |
74 | { | |
6675847e | 75 | struct device_node *regs; |
54508214 MW |
76 | #ifdef CONFIG_PCI |
77 | struct device_node *np; | |
78 | ||
79 | for_each_compatible_node(np, "pci", "fsl,mpc8641-pcie") { | |
80 | fsl_add_bridge(np, 1); | |
81 | } | |
82 | #endif | |
83 | ||
84 | printk(KERN_INFO "GE Fanuc Intelligent Platforms SBC610 6U VPX SBC\n"); | |
85 | ||
86 | #ifdef CONFIG_SMP | |
87 | mpc86xx_smp_init(); | |
88 | #endif | |
6675847e MW |
89 | |
90 | /* Remap basic board registers */ | |
91 | regs = of_find_compatible_node(NULL, NULL, "gef,fpga-regs"); | |
92 | if (regs) { | |
93 | sbc610_regs = of_iomap(regs, 0); | |
94 | if (sbc610_regs == NULL) | |
95 | printk(KERN_WARNING "Unable to map board registers\n"); | |
96 | of_node_put(regs); | |
97 | } | |
98 | } | |
99 | ||
100 | /* Return the PCB revision */ | |
101 | static unsigned int gef_sbc610_get_pcb_rev(void) | |
102 | { | |
103 | unsigned int reg; | |
104 | ||
105 | reg = ioread32(sbc610_regs); | |
106 | return (reg >> 8) & 0xff; | |
107 | } | |
108 | ||
109 | /* Return the board (software) revision */ | |
110 | static unsigned int gef_sbc610_get_board_rev(void) | |
111 | { | |
112 | unsigned int reg; | |
113 | ||
114 | reg = ioread32(sbc610_regs); | |
115 | return (reg >> 16) & 0xff; | |
54508214 MW |
116 | } |
117 | ||
6675847e MW |
118 | /* Return the FPGA revision */ |
119 | static unsigned int gef_sbc610_get_fpga_rev(void) | |
120 | { | |
121 | unsigned int reg; | |
122 | ||
123 | reg = ioread32(sbc610_regs); | |
124 | return (reg >> 24) & 0xf; | |
125 | } | |
54508214 MW |
126 | |
127 | static void gef_sbc610_show_cpuinfo(struct seq_file *m) | |
128 | { | |
54508214 MW |
129 | uint svid = mfspr(SPRN_SVR); |
130 | ||
131 | seq_printf(m, "Vendor\t\t: GE Fanuc Intelligent Platforms\n"); | |
132 | ||
6675847e MW |
133 | seq_printf(m, "Revision\t: %u%c\n", gef_sbc610_get_pcb_rev(), |
134 | ('A' + gef_sbc610_get_board_rev() - 1)); | |
135 | seq_printf(m, "FPGA Revision\t: %u\n", gef_sbc610_get_fpga_rev()); | |
136 | ||
54508214 | 137 | seq_printf(m, "SVR\t\t: 0x%x\n", svid); |
54508214 MW |
138 | } |
139 | ||
a969e76a MW |
140 | static void __init gef_sbc610_nec_fixup(struct pci_dev *pdev) |
141 | { | |
142 | unsigned int val; | |
143 | ||
368a1211 TB |
144 | /* Do not do the fixup on other platforms! */ |
145 | if (!machine_is(gef_sbc610)) | |
146 | return; | |
147 | ||
a969e76a MW |
148 | printk(KERN_INFO "Running NEC uPD720101 Fixup\n"); |
149 | ||
150 | /* Ensure ports 1, 2, 3, 4 & 5 are enabled */ | |
151 | pci_read_config_dword(pdev, 0xe0, &val); | |
152 | pci_write_config_dword(pdev, 0xe0, (val & ~7) | 0x5); | |
153 | ||
154 | /* System clock is 48-MHz Oscillator and EHCI Enabled. */ | |
155 | pci_write_config_dword(pdev, 0xe4, 1 << 5); | |
156 | } | |
157 | DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NEC, PCI_DEVICE_ID_NEC_USB, | |
158 | gef_sbc610_nec_fixup); | |
54508214 MW |
159 | |
160 | /* | |
161 | * Called very early, device-tree isn't unflattened | |
162 | * | |
163 | * This function is called to determine whether the BSP is compatible with the | |
164 | * supplied device-tree, which is assumed to be the correct one for the actual | |
165 | * board. It is expected thati, in the future, a kernel may support multiple | |
166 | * boards. | |
167 | */ | |
168 | static int __init gef_sbc610_probe(void) | |
169 | { | |
170 | unsigned long root = of_get_flat_dt_root(); | |
171 | ||
172 | if (of_flat_dt_is_compatible(root, "gef,sbc610")) | |
173 | return 1; | |
174 | ||
175 | return 0; | |
176 | } | |
177 | ||
178 | static long __init mpc86xx_time_init(void) | |
179 | { | |
180 | unsigned int temp; | |
181 | ||
182 | /* Set the time base to zero */ | |
183 | mtspr(SPRN_TBWL, 0); | |
184 | mtspr(SPRN_TBWU, 0); | |
185 | ||
186 | temp = mfspr(SPRN_HID0); | |
187 | temp |= HID0_TBEN; | |
188 | mtspr(SPRN_HID0, temp); | |
189 | asm volatile("isync"); | |
190 | ||
191 | return 0; | |
192 | } | |
193 | ||
194 | static __initdata struct of_device_id of_bus_ids[] = { | |
195 | { .compatible = "simple-bus", }, | |
d8bc55fb | 196 | { .compatible = "gianfar", }, |
54508214 MW |
197 | {}, |
198 | }; | |
199 | ||
200 | static int __init declare_of_platform_devices(void) | |
201 | { | |
202 | printk(KERN_DEBUG "Probe platform devices\n"); | |
203 | of_platform_bus_probe(NULL, of_bus_ids, NULL); | |
204 | ||
205 | return 0; | |
206 | } | |
207 | machine_device_initcall(gef_sbc610, declare_of_platform_devices); | |
208 | ||
209 | define_machine(gef_sbc610) { | |
210 | .name = "GE Fanuc SBC610", | |
211 | .probe = gef_sbc610_probe, | |
212 | .setup_arch = gef_sbc610_setup_arch, | |
3a470247 | 213 | .init_IRQ = gef_sbc610_init_irq, |
54508214 MW |
214 | .show_cpuinfo = gef_sbc610_show_cpuinfo, |
215 | .get_irq = mpic_get_irq, | |
216 | .restart = fsl_rstcr_restart, | |
217 | .time_init = mpc86xx_time_init, | |
218 | .calibrate_decr = generic_calibrate_decr, | |
219 | .progress = udbg_progress, | |
220 | #ifdef CONFIG_PCI | |
221 | .pcibios_fixup_bus = fsl_pcibios_fixup_bus, | |
222 | #endif | |
223 | }; |