Commit | Line | Data |
---|---|---|
ae209cf1 | 1 | /* |
f3f66f59 | 2 | * IOMMU implementation for Cell Broadband Processor Architecture |
ae209cf1 | 3 | * |
99e13912 | 4 | * (C) Copyright IBM Corporation 2006-2008 |
ae209cf1 | 5 | * |
165785e5 | 6 | * Author: Jeremy Kerr <jk@ozlabs.org> |
ae209cf1 | 7 | * |
165785e5 JK |
8 | * This program is free software; you can redistribute it and/or modify |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2, or (at your option) | |
11 | * any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
ae209cf1 AB |
21 | */ |
22 | ||
23 | #undef DEBUG | |
24 | ||
25 | #include <linux/kernel.h> | |
ae209cf1 | 26 | #include <linux/init.h> |
165785e5 JK |
27 | #include <linux/interrupt.h> |
28 | #include <linux/notifier.h> | |
ccd05d08 | 29 | #include <linux/of.h> |
d8caf74f | 30 | #include <linux/of_platform.h> |
d9b2b2a2 | 31 | #include <linux/lmb.h> |
ae209cf1 | 32 | |
ae209cf1 | 33 | #include <asm/prom.h> |
165785e5 | 34 | #include <asm/iommu.h> |
ae209cf1 | 35 | #include <asm/machdep.h> |
165785e5 | 36 | #include <asm/pci-bridge.h> |
49d65b3a | 37 | #include <asm/udbg.h> |
9858ee8a | 38 | #include <asm/firmware.h> |
eef686a0 | 39 | #include <asm/cell-regs.h> |
ae209cf1 | 40 | |
165785e5 | 41 | #include "interrupt.h" |
ae209cf1 | 42 | |
165785e5 JK |
43 | /* Define CELL_IOMMU_REAL_UNMAP to actually unmap non-used pages |
44 | * instead of leaving them mapped to some dummy page. This can be | |
45 | * enabled once the appropriate workarounds for spider bugs have | |
46 | * been enabled | |
47 | */ | |
48 | #define CELL_IOMMU_REAL_UNMAP | |
49 | ||
50 | /* Define CELL_IOMMU_STRICT_PROTECTION to enforce protection of | |
51 | * IO PTEs based on the transfer direction. That can be enabled | |
52 | * once spider-net has been fixed to pass the correct direction | |
53 | * to the DMA mapping functions | |
54 | */ | |
55 | #define CELL_IOMMU_STRICT_PROTECTION | |
56 | ||
57 | ||
58 | #define NR_IOMMUS 2 | |
59 | ||
60 | /* IOC mmap registers */ | |
61 | #define IOC_Reg_Size 0x2000 | |
62 | ||
63 | #define IOC_IOPT_CacheInvd 0x908 | |
64 | #define IOC_IOPT_CacheInvd_NE_Mask 0xffe0000000000000ul | |
65 | #define IOC_IOPT_CacheInvd_IOPTE_Mask 0x000003fffffffff8ul | |
66 | #define IOC_IOPT_CacheInvd_Busy 0x0000000000000001ul | |
67 | ||
68 | #define IOC_IOST_Origin 0x918 | |
69 | #define IOC_IOST_Origin_E 0x8000000000000000ul | |
70 | #define IOC_IOST_Origin_HW 0x0000000000000800ul | |
71 | #define IOC_IOST_Origin_HL 0x0000000000000400ul | |
72 | ||
73 | #define IOC_IO_ExcpStat 0x920 | |
74 | #define IOC_IO_ExcpStat_V 0x8000000000000000ul | |
75 | #define IOC_IO_ExcpStat_SPF_Mask 0x6000000000000000ul | |
76 | #define IOC_IO_ExcpStat_SPF_S 0x6000000000000000ul | |
2a7d55fd | 77 | #define IOC_IO_ExcpStat_SPF_P 0x2000000000000000ul |
165785e5 JK |
78 | #define IOC_IO_ExcpStat_ADDR_Mask 0x00000007fffff000ul |
79 | #define IOC_IO_ExcpStat_RW_Mask 0x0000000000000800ul | |
80 | #define IOC_IO_ExcpStat_IOID_Mask 0x00000000000007fful | |
81 | ||
82 | #define IOC_IO_ExcpMask 0x928 | |
83 | #define IOC_IO_ExcpMask_SFE 0x4000000000000000ul | |
84 | #define IOC_IO_ExcpMask_PFE 0x2000000000000000ul | |
85 | ||
86 | #define IOC_IOCmd_Offset 0x1000 | |
87 | ||
88 | #define IOC_IOCmd_Cfg 0xc00 | |
89 | #define IOC_IOCmd_Cfg_TE 0x0000800000000000ul | |
90 | ||
91 | ||
92 | /* Segment table entries */ | |
93 | #define IOSTE_V 0x8000000000000000ul /* valid */ | |
94 | #define IOSTE_H 0x4000000000000000ul /* cache hint */ | |
95 | #define IOSTE_PT_Base_RPN_Mask 0x3ffffffffffff000ul /* base RPN of IOPT */ | |
96 | #define IOSTE_NPPT_Mask 0x0000000000000fe0ul /* no. pages in IOPT */ | |
97 | #define IOSTE_PS_Mask 0x0000000000000007ul /* page size */ | |
98 | #define IOSTE_PS_4K 0x0000000000000001ul /* - 4kB */ | |
99 | #define IOSTE_PS_64K 0x0000000000000003ul /* - 64kB */ | |
100 | #define IOSTE_PS_1M 0x0000000000000005ul /* - 1MB */ | |
101 | #define IOSTE_PS_16M 0x0000000000000007ul /* - 16MB */ | |
102 | ||
165785e5 JK |
103 | |
104 | /* IOMMU sizing */ | |
105 | #define IO_SEGMENT_SHIFT 28 | |
225d4905 | 106 | #define IO_PAGENO_BITS(shift) (IO_SEGMENT_SHIFT - (shift)) |
165785e5 JK |
107 | |
108 | /* The high bit needs to be set on every DMA address */ | |
109 | #define SPIDER_DMA_OFFSET 0x80000000ul | |
110 | ||
111 | struct iommu_window { | |
112 | struct list_head list; | |
113 | struct cbe_iommu *iommu; | |
114 | unsigned long offset; | |
115 | unsigned long size; | |
165785e5 JK |
116 | unsigned int ioid; |
117 | struct iommu_table table; | |
118 | }; | |
ae209cf1 | 119 | |
165785e5 JK |
120 | #define NAMESIZE 8 |
121 | struct cbe_iommu { | |
122 | int nid; | |
123 | char name[NAMESIZE]; | |
124 | void __iomem *xlate_regs; | |
125 | void __iomem *cmd_regs; | |
126 | unsigned long *stab; | |
127 | unsigned long *ptab; | |
128 | void *pad_page; | |
129 | struct list_head windows; | |
130 | }; | |
ae209cf1 | 131 | |
165785e5 JK |
132 | /* Static array of iommus, one per node |
133 | * each contains a list of windows, keyed from dma_window property | |
134 | * - on bus setup, look for a matching window, or create one | |
135 | * - on dev setup, assign iommu_table ptr | |
136 | */ | |
137 | static struct cbe_iommu iommus[NR_IOMMUS]; | |
138 | static int cbe_nr_iommus; | |
ae209cf1 | 139 | |
165785e5 JK |
140 | static void invalidate_tce_cache(struct cbe_iommu *iommu, unsigned long *pte, |
141 | long n_ptes) | |
ae209cf1 | 142 | { |
b36ac9e8 IM |
143 | u64 __iomem *reg; |
144 | u64 val; | |
165785e5 | 145 | long n; |
ae209cf1 | 146 | |
165785e5 | 147 | reg = iommu->xlate_regs + IOC_IOPT_CacheInvd; |
ae209cf1 | 148 | |
165785e5 JK |
149 | while (n_ptes > 0) { |
150 | /* we can invalidate up to 1 << 11 PTEs at once */ | |
151 | n = min(n_ptes, 1l << 11); | |
152 | val = (((n /*- 1*/) << 53) & IOC_IOPT_CacheInvd_NE_Mask) | |
153 | | (__pa(pte) & IOC_IOPT_CacheInvd_IOPTE_Mask) | |
154 | | IOC_IOPT_CacheInvd_Busy; | |
ae209cf1 | 155 | |
165785e5 JK |
156 | out_be64(reg, val); |
157 | while (in_be64(reg) & IOC_IOPT_CacheInvd_Busy) | |
158 | ; | |
ae209cf1 | 159 | |
165785e5 JK |
160 | n_ptes -= n; |
161 | pte += n; | |
162 | } | |
ae209cf1 AB |
163 | } |
164 | ||
6490c490 | 165 | static int tce_build_cell(struct iommu_table *tbl, long index, long npages, |
4f3dd8a0 MN |
166 | unsigned long uaddr, enum dma_data_direction direction, |
167 | struct dma_attrs *attrs) | |
ae209cf1 | 168 | { |
165785e5 JK |
169 | int i; |
170 | unsigned long *io_pte, base_pte; | |
171 | struct iommu_window *window = | |
172 | container_of(tbl, struct iommu_window, table); | |
173 | ||
174 | /* implementing proper protection causes problems with the spidernet | |
175 | * driver - check mapping directions later, but allow read & write by | |
176 | * default for now.*/ | |
177 | #ifdef CELL_IOMMU_STRICT_PROTECTION | |
178 | /* to avoid referencing a global, we use a trick here to setup the | |
179 | * protection bit. "prot" is setup to be 3 fields of 4 bits apprended | |
180 | * together for each of the 3 supported direction values. It is then | |
181 | * shifted left so that the fields matching the desired direction | |
182 | * lands on the appropriate bits, and other bits are masked out. | |
183 | */ | |
184 | const unsigned long prot = 0xc48; | |
185 | base_pte = | |
5c6fc8db GU |
186 | ((prot << (52 + 4 * direction)) & |
187 | (CBE_IOPTE_PP_W | CBE_IOPTE_PP_R)) | | |
188 | CBE_IOPTE_M | CBE_IOPTE_SO_RW | | |
189 | (window->ioid & CBE_IOPTE_IOID_Mask); | |
165785e5 | 190 | #else |
5c6fc8db GU |
191 | base_pte = CBE_IOPTE_PP_W | CBE_IOPTE_PP_R | CBE_IOPTE_M | |
192 | CBE_IOPTE_SO_RW | (window->ioid & CBE_IOPTE_IOID_Mask); | |
165785e5 | 193 | #endif |
1ed6af73 | 194 | if (unlikely(dma_get_attr(DMA_ATTR_WEAK_ORDERING, attrs))) |
5c6fc8db | 195 | base_pte &= ~CBE_IOPTE_SO_RW; |
165785e5 | 196 | |
0d7386eb | 197 | io_pte = (unsigned long *)tbl->it_base + (index - tbl->it_offset); |
165785e5 JK |
198 | |
199 | for (i = 0; i < npages; i++, uaddr += IOMMU_PAGE_SIZE) | |
5c6fc8db | 200 | io_pte[i] = base_pte | (__pa(uaddr) & CBE_IOPTE_RPN_Mask); |
165785e5 JK |
201 | |
202 | mb(); | |
203 | ||
204 | invalidate_tce_cache(window->iommu, io_pte, npages); | |
205 | ||
206 | pr_debug("tce_build_cell(index=%lx,n=%lx,dir=%d,base_pte=%lx)\n", | |
207 | index, npages, direction, base_pte); | |
6490c490 | 208 | return 0; |
ae209cf1 AB |
209 | } |
210 | ||
165785e5 | 211 | static void tce_free_cell(struct iommu_table *tbl, long index, long npages) |
ae209cf1 | 212 | { |
ae209cf1 | 213 | |
165785e5 JK |
214 | int i; |
215 | unsigned long *io_pte, pte; | |
216 | struct iommu_window *window = | |
217 | container_of(tbl, struct iommu_window, table); | |
ae209cf1 | 218 | |
165785e5 | 219 | pr_debug("tce_free_cell(index=%lx,n=%lx)\n", index, npages); |
ae209cf1 | 220 | |
165785e5 JK |
221 | #ifdef CELL_IOMMU_REAL_UNMAP |
222 | pte = 0; | |
223 | #else | |
224 | /* spider bridge does PCI reads after freeing - insert a mapping | |
225 | * to a scratch page instead of an invalid entry */ | |
5c6fc8db GU |
226 | pte = CBE_IOPTE_PP_R | CBE_IOPTE_M | CBE_IOPTE_SO_RW | |
227 | __pa(window->iommu->pad_page) | | |
228 | (window->ioid & CBE_IOPTE_IOID_Mask); | |
165785e5 | 229 | #endif |
ae209cf1 | 230 | |
0d7386eb | 231 | io_pte = (unsigned long *)tbl->it_base + (index - tbl->it_offset); |
ae209cf1 | 232 | |
165785e5 JK |
233 | for (i = 0; i < npages; i++) |
234 | io_pte[i] = pte; | |
235 | ||
236 | mb(); | |
ae209cf1 | 237 | |
165785e5 | 238 | invalidate_tce_cache(window->iommu, io_pte, npages); |
ae209cf1 AB |
239 | } |
240 | ||
165785e5 | 241 | static irqreturn_t ioc_interrupt(int irq, void *data) |
ae209cf1 | 242 | { |
2a7d55fd | 243 | unsigned long stat, spf; |
165785e5 JK |
244 | struct cbe_iommu *iommu = data; |
245 | ||
246 | stat = in_be64(iommu->xlate_regs + IOC_IO_ExcpStat); | |
2a7d55fd | 247 | spf = stat & IOC_IO_ExcpStat_SPF_Mask; |
165785e5 JK |
248 | |
249 | /* Might want to rate limit it */ | |
250 | printk(KERN_ERR "iommu: DMA exception 0x%016lx\n", stat); | |
251 | printk(KERN_ERR " V=%d, SPF=[%c%c], RW=%s, IOID=0x%04x\n", | |
252 | !!(stat & IOC_IO_ExcpStat_V), | |
2a7d55fd JK |
253 | (spf == IOC_IO_ExcpStat_SPF_S) ? 'S' : ' ', |
254 | (spf == IOC_IO_ExcpStat_SPF_P) ? 'P' : ' ', | |
165785e5 JK |
255 | (stat & IOC_IO_ExcpStat_RW_Mask) ? "Read" : "Write", |
256 | (unsigned int)(stat & IOC_IO_ExcpStat_IOID_Mask)); | |
257 | printk(KERN_ERR " page=0x%016lx\n", | |
258 | stat & IOC_IO_ExcpStat_ADDR_Mask); | |
259 | ||
260 | /* clear interrupt */ | |
261 | stat &= ~IOC_IO_ExcpStat_V; | |
262 | out_be64(iommu->xlate_regs + IOC_IO_ExcpStat, stat); | |
263 | ||
264 | return IRQ_HANDLED; | |
ae209cf1 AB |
265 | } |
266 | ||
165785e5 | 267 | static int cell_iommu_find_ioc(int nid, unsigned long *base) |
ae209cf1 | 268 | { |
165785e5 JK |
269 | struct device_node *np; |
270 | struct resource r; | |
271 | ||
272 | *base = 0; | |
273 | ||
274 | /* First look for new style /be nodes */ | |
275 | for_each_node_by_name(np, "ioc") { | |
276 | if (of_node_to_nid(np) != nid) | |
277 | continue; | |
278 | if (of_address_to_resource(np, 0, &r)) { | |
279 | printk(KERN_ERR "iommu: can't get address for %s\n", | |
280 | np->full_name); | |
281 | continue; | |
282 | } | |
283 | *base = r.start; | |
284 | of_node_put(np); | |
285 | return 0; | |
286 | } | |
287 | ||
288 | /* Ok, let's try the old way */ | |
289 | for_each_node_by_type(np, "cpu") { | |
290 | const unsigned int *nidp; | |
291 | const unsigned long *tmp; | |
292 | ||
e2eb6392 | 293 | nidp = of_get_property(np, "node-id", NULL); |
165785e5 | 294 | if (nidp && *nidp == nid) { |
e2eb6392 | 295 | tmp = of_get_property(np, "ioc-translation", NULL); |
165785e5 JK |
296 | if (tmp) { |
297 | *base = *tmp; | |
298 | of_node_put(np); | |
299 | return 0; | |
300 | } | |
301 | } | |
302 | } | |
ae209cf1 | 303 | |
165785e5 | 304 | return -ENODEV; |
ae209cf1 AB |
305 | } |
306 | ||
7d432ff1 | 307 | static void cell_iommu_setup_stab(struct cbe_iommu *iommu, |
41347917 ME |
308 | unsigned long dbase, unsigned long dsize, |
309 | unsigned long fbase, unsigned long fsize) | |
ae209cf1 | 310 | { |
165785e5 | 311 | struct page *page; |
7d432ff1 | 312 | unsigned long segments, stab_size; |
41347917 ME |
313 | |
314 | segments = max(dbase + dsize, fbase + fsize) >> IO_SEGMENT_SHIFT; | |
165785e5 | 315 | |
7d432ff1 | 316 | pr_debug("%s: iommu[%d]: segments: %lu\n", |
e48b1b45 | 317 | __func__, iommu->nid, segments); |
165785e5 JK |
318 | |
319 | /* set up the segment table */ | |
3ca6644e ME |
320 | stab_size = segments * sizeof(unsigned long); |
321 | page = alloc_pages_node(iommu->nid, GFP_KERNEL, get_order(stab_size)); | |
165785e5 JK |
322 | BUG_ON(!page); |
323 | iommu->stab = page_address(page); | |
7d432ff1 ME |
324 | memset(iommu->stab, 0, stab_size); |
325 | } | |
326 | ||
327 | static unsigned long *cell_iommu_alloc_ptab(struct cbe_iommu *iommu, | |
328 | unsigned long base, unsigned long size, unsigned long gap_base, | |
225d4905 | 329 | unsigned long gap_size, unsigned long page_shift) |
7d432ff1 ME |
330 | { |
331 | struct page *page; | |
332 | int i; | |
333 | unsigned long reg, segments, pages_per_segment, ptab_size, | |
334 | n_pte_pages, start_seg, *ptab; | |
335 | ||
336 | start_seg = base >> IO_SEGMENT_SHIFT; | |
337 | segments = size >> IO_SEGMENT_SHIFT; | |
225d4905 ME |
338 | pages_per_segment = 1ull << IO_PAGENO_BITS(page_shift); |
339 | /* PTEs for each segment must start on a 4K bounday */ | |
340 | pages_per_segment = max(pages_per_segment, | |
341 | (1 << 12) / sizeof(unsigned long)); | |
165785e5 | 342 | |
165785e5 | 343 | ptab_size = segments * pages_per_segment * sizeof(unsigned long); |
e48b1b45 | 344 | pr_debug("%s: iommu[%d]: ptab_size: %lu, order: %d\n", __func__, |
165785e5 JK |
345 | iommu->nid, ptab_size, get_order(ptab_size)); |
346 | page = alloc_pages_node(iommu->nid, GFP_KERNEL, get_order(ptab_size)); | |
347 | BUG_ON(!page); | |
348 | ||
7d432ff1 ME |
349 | ptab = page_address(page); |
350 | memset(ptab, 0, ptab_size); | |
165785e5 | 351 | |
3d3e6da1 ME |
352 | /* number of 4K pages needed for a page table */ |
353 | n_pte_pages = (pages_per_segment * sizeof(unsigned long)) >> 12; | |
165785e5 JK |
354 | |
355 | pr_debug("%s: iommu[%d]: stab at %p, ptab at %p, n_pte_pages: %lu\n", | |
e48b1b45 | 356 | __func__, iommu->nid, iommu->stab, ptab, |
165785e5 JK |
357 | n_pte_pages); |
358 | ||
359 | /* initialise the STEs */ | |
360 | reg = IOSTE_V | ((n_pte_pages - 1) << 5); | |
361 | ||
225d4905 ME |
362 | switch (page_shift) { |
363 | case 12: reg |= IOSTE_PS_4K; break; | |
364 | case 16: reg |= IOSTE_PS_64K; break; | |
365 | case 20: reg |= IOSTE_PS_1M; break; | |
366 | case 24: reg |= IOSTE_PS_16M; break; | |
367 | default: BUG(); | |
165785e5 | 368 | } |
ae209cf1 | 369 | |
7d432ff1 ME |
370 | gap_base = gap_base >> IO_SEGMENT_SHIFT; |
371 | gap_size = gap_size >> IO_SEGMENT_SHIFT; | |
372 | ||
165785e5 | 373 | pr_debug("Setting up IOMMU stab:\n"); |
7d432ff1 ME |
374 | for (i = start_seg; i < (start_seg + segments); i++) { |
375 | if (i >= gap_base && i < (gap_base + gap_size)) { | |
376 | pr_debug("\toverlap at %d, skipping\n", i); | |
377 | continue; | |
378 | } | |
3d3e6da1 ME |
379 | iommu->stab[i] = reg | (__pa(ptab) + (n_pte_pages << 12) * |
380 | (i - start_seg)); | |
165785e5 JK |
381 | pr_debug("\t[%d] 0x%016lx\n", i, iommu->stab[i]); |
382 | } | |
7d432ff1 ME |
383 | |
384 | return ptab; | |
7fc67afc ME |
385 | } |
386 | ||
387 | static void cell_iommu_enable_hardware(struct cbe_iommu *iommu) | |
388 | { | |
389 | int ret; | |
390 | unsigned long reg, xlate_base; | |
391 | unsigned int virq; | |
392 | ||
393 | if (cell_iommu_find_ioc(iommu->nid, &xlate_base)) | |
394 | panic("%s: missing IOC register mappings for node %d\n", | |
e48b1b45 | 395 | __func__, iommu->nid); |
7fc67afc ME |
396 | |
397 | iommu->xlate_regs = ioremap(xlate_base, IOC_Reg_Size); | |
398 | iommu->cmd_regs = iommu->xlate_regs + IOC_IOCmd_Offset; | |
165785e5 JK |
399 | |
400 | /* ensure that the STEs have updated */ | |
401 | mb(); | |
402 | ||
403 | /* setup interrupts for the iommu. */ | |
404 | reg = in_be64(iommu->xlate_regs + IOC_IO_ExcpStat); | |
405 | out_be64(iommu->xlate_regs + IOC_IO_ExcpStat, | |
406 | reg & ~IOC_IO_ExcpStat_V); | |
407 | out_be64(iommu->xlate_regs + IOC_IO_ExcpMask, | |
408 | IOC_IO_ExcpMask_PFE | IOC_IO_ExcpMask_SFE); | |
409 | ||
410 | virq = irq_create_mapping(NULL, | |
411 | IIC_IRQ_IOEX_ATI | (iommu->nid << IIC_IRQ_NODE_SHIFT)); | |
412 | BUG_ON(virq == NO_IRQ); | |
413 | ||
414 | ret = request_irq(virq, ioc_interrupt, IRQF_DISABLED, | |
415 | iommu->name, iommu); | |
416 | BUG_ON(ret); | |
49d65b3a | 417 | |
165785e5 JK |
418 | /* set the IOC segment table origin register (and turn on the iommu) */ |
419 | reg = IOC_IOST_Origin_E | __pa(iommu->stab) | IOC_IOST_Origin_HW; | |
420 | out_be64(iommu->xlate_regs + IOC_IOST_Origin, reg); | |
421 | in_be64(iommu->xlate_regs + IOC_IOST_Origin); | |
ae209cf1 | 422 | |
165785e5 JK |
423 | /* turn on IO translation */ |
424 | reg = in_be64(iommu->cmd_regs + IOC_IOCmd_Cfg) | IOC_IOCmd_Cfg_TE; | |
425 | out_be64(iommu->cmd_regs + IOC_IOCmd_Cfg, reg); | |
426 | } | |
427 | ||
7fc67afc ME |
428 | static void cell_iommu_setup_hardware(struct cbe_iommu *iommu, |
429 | unsigned long base, unsigned long size) | |
430 | { | |
7d432ff1 | 431 | cell_iommu_setup_stab(iommu, base, size, 0, 0); |
225d4905 ME |
432 | iommu->ptab = cell_iommu_alloc_ptab(iommu, base, size, 0, 0, |
433 | IOMMU_PAGE_SHIFT); | |
7fc67afc ME |
434 | cell_iommu_enable_hardware(iommu); |
435 | } | |
436 | ||
165785e5 JK |
437 | #if 0/* Unused for now */ |
438 | static struct iommu_window *find_window(struct cbe_iommu *iommu, | |
439 | unsigned long offset, unsigned long size) | |
ae209cf1 | 440 | { |
165785e5 | 441 | struct iommu_window *window; |
ae209cf1 | 442 | |
165785e5 JK |
443 | /* todo: check for overlapping (but not equal) windows) */ |
444 | ||
445 | list_for_each_entry(window, &(iommu->windows), list) { | |
446 | if (window->offset == offset && window->size == size) | |
447 | return window; | |
49d65b3a | 448 | } |
165785e5 JK |
449 | |
450 | return NULL; | |
49d65b3a | 451 | } |
165785e5 | 452 | #endif |
ae209cf1 | 453 | |
c96b5126 ME |
454 | static inline u32 cell_iommu_get_ioid(struct device_node *np) |
455 | { | |
456 | const u32 *ioid; | |
457 | ||
458 | ioid = of_get_property(np, "ioid", NULL); | |
459 | if (ioid == NULL) { | |
460 | printk(KERN_WARNING "iommu: missing ioid for %s using 0\n", | |
461 | np->full_name); | |
462 | return 0; | |
463 | } | |
464 | ||
465 | return *ioid; | |
466 | } | |
467 | ||
165785e5 JK |
468 | static struct iommu_window * __init |
469 | cell_iommu_setup_window(struct cbe_iommu *iommu, struct device_node *np, | |
470 | unsigned long offset, unsigned long size, | |
471 | unsigned long pte_offset) | |
49d65b3a | 472 | { |
165785e5 | 473 | struct iommu_window *window; |
edf441fb | 474 | struct page *page; |
c96b5126 | 475 | u32 ioid; |
ae209cf1 | 476 | |
c96b5126 | 477 | ioid = cell_iommu_get_ioid(np); |
165785e5 JK |
478 | |
479 | window = kmalloc_node(sizeof(*window), GFP_KERNEL, iommu->nid); | |
480 | BUG_ON(window == NULL); | |
481 | ||
482 | window->offset = offset; | |
483 | window->size = size; | |
c96b5126 | 484 | window->ioid = ioid; |
165785e5 | 485 | window->iommu = iommu; |
165785e5 JK |
486 | |
487 | window->table.it_blocksize = 16; | |
488 | window->table.it_base = (unsigned long)iommu->ptab; | |
489 | window->table.it_index = iommu->nid; | |
08e02427 | 490 | window->table.it_offset = (offset >> IOMMU_PAGE_SHIFT) + pte_offset; |
165785e5 JK |
491 | window->table.it_size = size >> IOMMU_PAGE_SHIFT; |
492 | ||
493 | iommu_init_table(&window->table, iommu->nid); | |
494 | ||
495 | pr_debug("\tioid %d\n", window->ioid); | |
496 | pr_debug("\tblocksize %ld\n", window->table.it_blocksize); | |
497 | pr_debug("\tbase 0x%016lx\n", window->table.it_base); | |
498 | pr_debug("\toffset 0x%lx\n", window->table.it_offset); | |
499 | pr_debug("\tsize %ld\n", window->table.it_size); | |
500 | ||
501 | list_add(&window->list, &iommu->windows); | |
502 | ||
503 | if (offset != 0) | |
504 | return window; | |
505 | ||
506 | /* We need to map and reserve the first IOMMU page since it's used | |
507 | * by the spider workaround. In theory, we only need to do that when | |
508 | * running on spider but it doesn't really matter. | |
509 | * | |
510 | * This code also assumes that we have a window that starts at 0, | |
511 | * which is the case on all spider based blades. | |
512 | */ | |
edf441fb ME |
513 | page = alloc_pages_node(iommu->nid, GFP_KERNEL, 0); |
514 | BUG_ON(!page); | |
515 | iommu->pad_page = page_address(page); | |
516 | clear_page(iommu->pad_page); | |
517 | ||
165785e5 JK |
518 | __set_bit(0, window->table.it_map); |
519 | tce_build_cell(&window->table, window->table.it_offset, 1, | |
4f3dd8a0 | 520 | (unsigned long)iommu->pad_page, DMA_TO_DEVICE, NULL); |
165785e5 JK |
521 | window->table.it_hint = window->table.it_blocksize; |
522 | ||
523 | return window; | |
524 | } | |
ae209cf1 | 525 | |
165785e5 JK |
526 | static struct cbe_iommu *cell_iommu_for_node(int nid) |
527 | { | |
528 | int i; | |
49d65b3a | 529 | |
165785e5 JK |
530 | for (i = 0; i < cbe_nr_iommus; i++) |
531 | if (iommus[i].nid == nid) | |
532 | return &iommus[i]; | |
533 | return NULL; | |
534 | } | |
49d65b3a | 535 | |
f5d67bd5 ME |
536 | static unsigned long cell_dma_direct_offset; |
537 | ||
99e13912 | 538 | static unsigned long dma_iommu_fixed_base; |
1ed6af73 MN |
539 | |
540 | /* iommu_fixed_is_weak is set if booted with iommu_fixed=weak */ | |
541 | static int iommu_fixed_is_weak; | |
99e13912 | 542 | |
7e5f8105 | 543 | static struct iommu_table *cell_get_iommu_table(struct device *dev) |
165785e5 JK |
544 | { |
545 | struct iommu_window *window; | |
546 | struct cbe_iommu *iommu; | |
547 | struct dev_archdata *archdata = &dev->archdata; | |
548 | ||
165785e5 JK |
549 | /* Current implementation uses the first window available in that |
550 | * node's iommu. We -might- do something smarter later though it may | |
551 | * never be necessary | |
552 | */ | |
8fae0353 | 553 | iommu = cell_iommu_for_node(dev_to_node(dev)); |
165785e5 JK |
554 | if (iommu == NULL || list_empty(&iommu->windows)) { |
555 | printk(KERN_ERR "iommu: missing iommu for %s (node %d)\n", | |
556 | archdata->of_node ? archdata->of_node->full_name : "?", | |
8fae0353 | 557 | dev_to_node(dev)); |
7e5f8105 | 558 | return NULL; |
165785e5 JK |
559 | } |
560 | window = list_entry(iommu->windows.next, struct iommu_window, list); | |
49d65b3a | 561 | |
7e5f8105 | 562 | return &window->table; |
49d65b3a JO |
563 | } |
564 | ||
1ed6af73 MN |
565 | /* A coherent allocation implies strong ordering */ |
566 | ||
567 | static void *dma_fixed_alloc_coherent(struct device *dev, size_t size, | |
568 | dma_addr_t *dma_handle, gfp_t flag) | |
569 | { | |
570 | if (iommu_fixed_is_weak) | |
571 | return iommu_alloc_coherent(dev, cell_get_iommu_table(dev), | |
572 | size, dma_handle, | |
573 | device_to_mask(dev), flag, | |
8fae0353 | 574 | dev_to_node(dev)); |
1ed6af73 MN |
575 | else |
576 | return dma_direct_ops.alloc_coherent(dev, size, dma_handle, | |
577 | flag); | |
578 | } | |
579 | ||
580 | static void dma_fixed_free_coherent(struct device *dev, size_t size, | |
581 | void *vaddr, dma_addr_t dma_handle) | |
582 | { | |
583 | if (iommu_fixed_is_weak) | |
584 | iommu_free_coherent(cell_get_iommu_table(dev), size, vaddr, | |
585 | dma_handle); | |
586 | else | |
587 | dma_direct_ops.free_coherent(dev, size, vaddr, dma_handle); | |
588 | } | |
589 | ||
f9226d57 MN |
590 | static dma_addr_t dma_fixed_map_page(struct device *dev, struct page *page, |
591 | unsigned long offset, size_t size, | |
592 | enum dma_data_direction direction, | |
593 | struct dma_attrs *attrs) | |
1ed6af73 MN |
594 | { |
595 | if (iommu_fixed_is_weak == dma_get_attr(DMA_ATTR_WEAK_ORDERING, attrs)) | |
f9226d57 MN |
596 | return dma_direct_ops.map_page(dev, page, offset, size, |
597 | direction, attrs); | |
1ed6af73 | 598 | else |
f9226d57 MN |
599 | return iommu_map_page(dev, cell_get_iommu_table(dev), page, |
600 | offset, size, device_to_mask(dev), | |
601 | direction, attrs); | |
1ed6af73 MN |
602 | } |
603 | ||
f9226d57 MN |
604 | static void dma_fixed_unmap_page(struct device *dev, dma_addr_t dma_addr, |
605 | size_t size, enum dma_data_direction direction, | |
606 | struct dma_attrs *attrs) | |
1ed6af73 MN |
607 | { |
608 | if (iommu_fixed_is_weak == dma_get_attr(DMA_ATTR_WEAK_ORDERING, attrs)) | |
f9226d57 MN |
609 | dma_direct_ops.unmap_page(dev, dma_addr, size, direction, |
610 | attrs); | |
1ed6af73 | 611 | else |
f9226d57 MN |
612 | iommu_unmap_page(cell_get_iommu_table(dev), dma_addr, size, |
613 | direction, attrs); | |
1ed6af73 MN |
614 | } |
615 | ||
616 | static int dma_fixed_map_sg(struct device *dev, struct scatterlist *sg, | |
617 | int nents, enum dma_data_direction direction, | |
618 | struct dma_attrs *attrs) | |
619 | { | |
620 | if (iommu_fixed_is_weak == dma_get_attr(DMA_ATTR_WEAK_ORDERING, attrs)) | |
621 | return dma_direct_ops.map_sg(dev, sg, nents, direction, attrs); | |
622 | else | |
623 | return iommu_map_sg(dev, cell_get_iommu_table(dev), sg, nents, | |
624 | device_to_mask(dev), direction, attrs); | |
625 | } | |
626 | ||
627 | static void dma_fixed_unmap_sg(struct device *dev, struct scatterlist *sg, | |
628 | int nents, enum dma_data_direction direction, | |
629 | struct dma_attrs *attrs) | |
630 | { | |
631 | if (iommu_fixed_is_weak == dma_get_attr(DMA_ATTR_WEAK_ORDERING, attrs)) | |
632 | dma_direct_ops.unmap_sg(dev, sg, nents, direction, attrs); | |
633 | else | |
634 | iommu_unmap_sg(cell_get_iommu_table(dev), sg, nents, direction, | |
635 | attrs); | |
636 | } | |
637 | ||
638 | static int dma_fixed_dma_supported(struct device *dev, u64 mask) | |
639 | { | |
6a35528a | 640 | return mask == DMA_BIT_MASK(64); |
1ed6af73 MN |
641 | } |
642 | ||
643 | static int dma_set_mask_and_switch(struct device *dev, u64 dma_mask); | |
644 | ||
645 | struct dma_mapping_ops dma_iommu_fixed_ops = { | |
646 | .alloc_coherent = dma_fixed_alloc_coherent, | |
647 | .free_coherent = dma_fixed_free_coherent, | |
1ed6af73 MN |
648 | .map_sg = dma_fixed_map_sg, |
649 | .unmap_sg = dma_fixed_unmap_sg, | |
650 | .dma_supported = dma_fixed_dma_supported, | |
651 | .set_dma_mask = dma_set_mask_and_switch, | |
f9226d57 MN |
652 | .map_page = dma_fixed_map_page, |
653 | .unmap_page = dma_fixed_unmap_page, | |
1ed6af73 MN |
654 | }; |
655 | ||
f9660e8a | 656 | static void cell_dma_dev_setup_fixed(struct device *dev); |
99e13912 | 657 | |
86865771 ME |
658 | static void cell_dma_dev_setup(struct device *dev) |
659 | { | |
660 | struct dev_archdata *archdata = &dev->archdata; | |
661 | ||
99e13912 ME |
662 | /* Order is important here, these are not mutually exclusive */ |
663 | if (get_dma_ops(dev) == &dma_iommu_fixed_ops) | |
f9660e8a | 664 | cell_dma_dev_setup_fixed(dev); |
99e13912 | 665 | else if (get_pci_dma_ops() == &dma_iommu_ops) |
7e5f8105 | 666 | archdata->dma_data = cell_get_iommu_table(dev); |
86865771 ME |
667 | else if (get_pci_dma_ops() == &dma_direct_ops) |
668 | archdata->dma_data = (void *)cell_dma_direct_offset; | |
669 | else | |
670 | BUG(); | |
671 | } | |
672 | ||
165785e5 | 673 | static void cell_pci_dma_dev_setup(struct pci_dev *dev) |
49d65b3a | 674 | { |
165785e5 JK |
675 | cell_dma_dev_setup(&dev->dev); |
676 | } | |
49d65b3a | 677 | |
165785e5 JK |
678 | static int cell_of_bus_notify(struct notifier_block *nb, unsigned long action, |
679 | void *data) | |
680 | { | |
681 | struct device *dev = data; | |
49d65b3a | 682 | |
165785e5 JK |
683 | /* We are only intereted in device addition */ |
684 | if (action != BUS_NOTIFY_ADD_DEVICE) | |
685 | return 0; | |
49d65b3a | 686 | |
165785e5 | 687 | /* We use the PCI DMA ops */ |
57190708 | 688 | dev->archdata.dma_ops = get_pci_dma_ops(); |
49d65b3a | 689 | |
165785e5 | 690 | cell_dma_dev_setup(dev); |
49d65b3a | 691 | |
165785e5 JK |
692 | return 0; |
693 | } | |
49d65b3a | 694 | |
165785e5 JK |
695 | static struct notifier_block cell_of_bus_notifier = { |
696 | .notifier_call = cell_of_bus_notify | |
697 | }; | |
49d65b3a | 698 | |
165785e5 JK |
699 | static int __init cell_iommu_get_window(struct device_node *np, |
700 | unsigned long *base, | |
701 | unsigned long *size) | |
702 | { | |
703 | const void *dma_window; | |
704 | unsigned long index; | |
49d65b3a | 705 | |
165785e5 | 706 | /* Use ibm,dma-window if available, else, hard code ! */ |
e2eb6392 | 707 | dma_window = of_get_property(np, "ibm,dma-window", NULL); |
165785e5 JK |
708 | if (dma_window == NULL) { |
709 | *base = 0; | |
710 | *size = 0x80000000u; | |
711 | return -ENODEV; | |
712 | } | |
49d65b3a | 713 | |
165785e5 | 714 | of_parse_dma_window(np, dma_window, &index, base, size); |
49d65b3a | 715 | return 0; |
ae209cf1 AB |
716 | } |
717 | ||
209bfbb4 | 718 | static struct cbe_iommu * __init cell_iommu_alloc(struct device_node *np) |
49d65b3a | 719 | { |
165785e5 | 720 | struct cbe_iommu *iommu; |
165785e5 JK |
721 | int nid, i; |
722 | ||
723 | /* Get node ID */ | |
724 | nid = of_node_to_nid(np); | |
725 | if (nid < 0) { | |
726 | printk(KERN_ERR "iommu: failed to get node for %s\n", | |
727 | np->full_name); | |
209bfbb4 | 728 | return NULL; |
165785e5 JK |
729 | } |
730 | pr_debug("iommu: setting up iommu for node %d (%s)\n", | |
731 | nid, np->full_name); | |
732 | ||
733 | /* XXX todo: If we can have multiple windows on the same IOMMU, which | |
734 | * isn't the case today, we probably want here to check wether the | |
735 | * iommu for that node is already setup. | |
736 | * However, there might be issue with getting the size right so let's | |
737 | * ignore that for now. We might want to completely get rid of the | |
738 | * multiple window support since the cell iommu supports per-page ioids | |
739 | */ | |
740 | ||
741 | if (cbe_nr_iommus >= NR_IOMMUS) { | |
742 | printk(KERN_ERR "iommu: too many IOMMUs detected ! (%s)\n", | |
743 | np->full_name); | |
209bfbb4 | 744 | return NULL; |
165785e5 JK |
745 | } |
746 | ||
747 | /* Init base fields */ | |
748 | i = cbe_nr_iommus++; | |
749 | iommu = &iommus[i]; | |
9340b0d3 | 750 | iommu->stab = NULL; |
165785e5 JK |
751 | iommu->nid = nid; |
752 | snprintf(iommu->name, sizeof(iommu->name), "iommu%d", i); | |
753 | INIT_LIST_HEAD(&iommu->windows); | |
49d65b3a | 754 | |
209bfbb4 ME |
755 | return iommu; |
756 | } | |
757 | ||
758 | static void __init cell_iommu_init_one(struct device_node *np, | |
759 | unsigned long offset) | |
760 | { | |
761 | struct cbe_iommu *iommu; | |
762 | unsigned long base, size; | |
763 | ||
764 | iommu = cell_iommu_alloc(np); | |
765 | if (!iommu) | |
766 | return; | |
767 | ||
165785e5 JK |
768 | /* Obtain a window for it */ |
769 | cell_iommu_get_window(np, &base, &size); | |
49d65b3a | 770 | |
165785e5 JK |
771 | pr_debug("\ttranslating window 0x%lx...0x%lx\n", |
772 | base, base + size - 1); | |
49d65b3a | 773 | |
165785e5 | 774 | /* Initialize the hardware */ |
7fc67afc | 775 | cell_iommu_setup_hardware(iommu, base, size); |
49d65b3a | 776 | |
165785e5 JK |
777 | /* Setup the iommu_table */ |
778 | cell_iommu_setup_window(iommu, np, base, size, | |
779 | offset >> IOMMU_PAGE_SHIFT); | |
780 | } | |
49d65b3a | 781 | |
165785e5 JK |
782 | static void __init cell_disable_iommus(void) |
783 | { | |
784 | int node; | |
785 | unsigned long base, val; | |
786 | void __iomem *xregs, *cregs; | |
787 | ||
788 | /* Make sure IOC translation is disabled on all nodes */ | |
789 | for_each_online_node(node) { | |
790 | if (cell_iommu_find_ioc(node, &base)) | |
791 | continue; | |
792 | xregs = ioremap(base, IOC_Reg_Size); | |
793 | if (xregs == NULL) | |
794 | continue; | |
795 | cregs = xregs + IOC_IOCmd_Offset; | |
796 | ||
797 | pr_debug("iommu: cleaning up iommu on node %d\n", node); | |
798 | ||
799 | out_be64(xregs + IOC_IOST_Origin, 0); | |
800 | (void)in_be64(xregs + IOC_IOST_Origin); | |
801 | val = in_be64(cregs + IOC_IOCmd_Cfg); | |
802 | val &= ~IOC_IOCmd_Cfg_TE; | |
803 | out_be64(cregs + IOC_IOCmd_Cfg, val); | |
804 | (void)in_be64(cregs + IOC_IOCmd_Cfg); | |
805 | ||
806 | iounmap(xregs); | |
807 | } | |
808 | } | |
49d65b3a | 809 | |
165785e5 JK |
810 | static int __init cell_iommu_init_disabled(void) |
811 | { | |
812 | struct device_node *np = NULL; | |
813 | unsigned long base = 0, size; | |
49d65b3a | 814 | |
165785e5 | 815 | /* When no iommu is present, we use direct DMA ops */ |
98747770 | 816 | set_pci_dma_ops(&dma_direct_ops); |
49d65b3a | 817 | |
165785e5 JK |
818 | /* First make sure all IOC translation is turned off */ |
819 | cell_disable_iommus(); | |
820 | ||
821 | /* If we have no Axon, we set up the spider DMA magic offset */ | |
822 | if (of_find_node_by_name(NULL, "axon") == NULL) | |
f5d67bd5 | 823 | cell_dma_direct_offset = SPIDER_DMA_OFFSET; |
165785e5 JK |
824 | |
825 | /* Now we need to check to see where the memory is mapped | |
826 | * in PCI space. We assume that all busses use the same dma | |
827 | * window which is always the case so far on Cell, thus we | |
828 | * pick up the first pci-internal node we can find and check | |
829 | * the DMA window from there. | |
830 | */ | |
831 | for_each_node_by_name(np, "axon") { | |
832 | if (np->parent == NULL || np->parent->parent != NULL) | |
833 | continue; | |
834 | if (cell_iommu_get_window(np, &base, &size) == 0) | |
835 | break; | |
836 | } | |
837 | if (np == NULL) { | |
838 | for_each_node_by_name(np, "pci-internal") { | |
839 | if (np->parent == NULL || np->parent->parent != NULL) | |
840 | continue; | |
841 | if (cell_iommu_get_window(np, &base, &size) == 0) | |
842 | break; | |
843 | } | |
844 | } | |
845 | of_node_put(np); | |
846 | ||
847 | /* If we found a DMA window, we check if it's big enough to enclose | |
848 | * all of physical memory. If not, we force enable IOMMU | |
849 | */ | |
850 | if (np && size < lmb_end_of_DRAM()) { | |
851 | printk(KERN_WARNING "iommu: force-enabled, dma window" | |
fe333321 | 852 | " (%ldMB) smaller than total memory (%lldMB)\n", |
165785e5 JK |
853 | size >> 20, lmb_end_of_DRAM() >> 20); |
854 | return -ENODEV; | |
49d65b3a JO |
855 | } |
856 | ||
f5d67bd5 | 857 | cell_dma_direct_offset += base; |
165785e5 | 858 | |
f5d67bd5 | 859 | if (cell_dma_direct_offset != 0) |
110f95c9 ME |
860 | ppc_md.pci_dma_dev_setup = cell_pci_dma_dev_setup; |
861 | ||
165785e5 | 862 | printk("iommu: disabled, direct DMA offset is 0x%lx\n", |
f5d67bd5 | 863 | cell_dma_direct_offset); |
165785e5 JK |
864 | |
865 | return 0; | |
49d65b3a JO |
866 | } |
867 | ||
99e13912 ME |
868 | /* |
869 | * Fixed IOMMU mapping support | |
870 | * | |
871 | * This code adds support for setting up a fixed IOMMU mapping on certain | |
872 | * cell machines. For 64-bit devices this avoids the performance overhead of | |
873 | * mapping and unmapping pages at runtime. 32-bit devices are unable to use | |
874 | * the fixed mapping. | |
875 | * | |
876 | * The fixed mapping is established at boot, and maps all of physical memory | |
877 | * 1:1 into device space at some offset. On machines with < 30 GB of memory | |
878 | * we setup the fixed mapping immediately above the normal IOMMU window. | |
879 | * | |
880 | * For example a machine with 4GB of memory would end up with the normal | |
881 | * IOMMU window from 0-2GB and the fixed mapping window from 2GB to 6GB. In | |
882 | * this case a 64-bit device wishing to DMA to 1GB would be told to DMA to | |
883 | * 3GB, plus any offset required by firmware. The firmware offset is encoded | |
884 | * in the "dma-ranges" property. | |
885 | * | |
886 | * On machines with 30GB or more of memory, we are unable to place the fixed | |
887 | * mapping above the normal IOMMU window as we would run out of address space. | |
888 | * Instead we move the normal IOMMU window to coincide with the hash page | |
889 | * table, this region does not need to be part of the fixed mapping as no | |
890 | * device should ever be DMA'ing to it. We then setup the fixed mapping | |
891 | * from 0 to 32GB. | |
892 | */ | |
893 | ||
894 | static u64 cell_iommu_get_fixed_address(struct device *dev) | |
895 | { | |
3a4295d1 | 896 | u64 cpu_addr, size, best_size, dev_addr = OF_BAD_ADDR; |
ccd05d08 | 897 | struct device_node *np; |
99e13912 | 898 | const u32 *ranges = NULL; |
3a4295d1 | 899 | int i, len, best, naddr, nsize, pna, range_size; |
99e13912 | 900 | |
ccd05d08 | 901 | np = of_node_get(dev->archdata.of_node); |
3a4295d1 ME |
902 | while (1) { |
903 | naddr = of_n_addr_cells(np); | |
904 | nsize = of_n_size_cells(np); | |
905 | np = of_get_next_parent(np); | |
906 | if (!np) | |
907 | break; | |
908 | ||
99e13912 | 909 | ranges = of_get_property(np, "dma-ranges", &len); |
3a4295d1 ME |
910 | |
911 | /* Ignore empty ranges, they imply no translation required */ | |
912 | if (ranges && len > 0) | |
ccd05d08 | 913 | break; |
99e13912 ME |
914 | } |
915 | ||
916 | if (!ranges) { | |
917 | dev_dbg(dev, "iommu: no dma-ranges found\n"); | |
918 | goto out; | |
919 | } | |
920 | ||
921 | len /= sizeof(u32); | |
922 | ||
3a4295d1 ME |
923 | pna = of_n_addr_cells(np); |
924 | range_size = naddr + nsize + pna; | |
925 | ||
99e13912 | 926 | /* dma-ranges format: |
3a4295d1 ME |
927 | * child addr : naddr cells |
928 | * parent addr : pna cells | |
929 | * size : nsize cells | |
99e13912 | 930 | */ |
3a4295d1 ME |
931 | for (i = 0, best = -1, best_size = 0; i < len; i += range_size) { |
932 | cpu_addr = of_translate_dma_address(np, ranges + i + naddr); | |
933 | size = of_read_number(ranges + i + naddr + pna, nsize); | |
99e13912 ME |
934 | |
935 | if (cpu_addr == 0 && size > best_size) { | |
936 | best = i; | |
937 | best_size = size; | |
938 | } | |
939 | } | |
940 | ||
3a4295d1 ME |
941 | if (best >= 0) { |
942 | dev_addr = of_read_number(ranges + best, naddr); | |
943 | } else | |
99e13912 ME |
944 | dev_dbg(dev, "iommu: no suitable range found!\n"); |
945 | ||
946 | out: | |
947 | of_node_put(np); | |
948 | ||
3a4295d1 | 949 | return dev_addr; |
99e13912 ME |
950 | } |
951 | ||
952 | static int dma_set_mask_and_switch(struct device *dev, u64 dma_mask) | |
953 | { | |
954 | if (!dev->dma_mask || !dma_supported(dev, dma_mask)) | |
955 | return -EIO; | |
956 | ||
4a8df150 ME |
957 | if (dma_mask == DMA_BIT_MASK(64) && |
958 | cell_iommu_get_fixed_address(dev) != OF_BAD_ADDR) | |
959 | { | |
960 | dev_dbg(dev, "iommu: 64-bit OK, using fixed ops\n"); | |
961 | set_dma_ops(dev, &dma_iommu_fixed_ops); | |
99e13912 ME |
962 | } else { |
963 | dev_dbg(dev, "iommu: not 64-bit, using default ops\n"); | |
964 | set_dma_ops(dev, get_pci_dma_ops()); | |
965 | } | |
966 | ||
4a8df150 ME |
967 | cell_dma_dev_setup(dev); |
968 | ||
99e13912 ME |
969 | *dev->dma_mask = dma_mask; |
970 | ||
971 | return 0; | |
972 | } | |
973 | ||
f9660e8a | 974 | static void cell_dma_dev_setup_fixed(struct device *dev) |
99e13912 ME |
975 | { |
976 | struct dev_archdata *archdata = &dev->archdata; | |
977 | u64 addr; | |
978 | ||
979 | addr = cell_iommu_get_fixed_address(dev) + dma_iommu_fixed_base; | |
980 | archdata->dma_data = (void *)addr; | |
981 | ||
fe333321 | 982 | dev_dbg(dev, "iommu: fixed addr = %llx\n", addr); |
99e13912 ME |
983 | } |
984 | ||
da40451b ME |
985 | static void insert_16M_pte(unsigned long addr, unsigned long *ptab, |
986 | unsigned long base_pte) | |
987 | { | |
988 | unsigned long segment, offset; | |
989 | ||
990 | segment = addr >> IO_SEGMENT_SHIFT; | |
991 | offset = (addr >> 24) - (segment << IO_PAGENO_BITS(24)); | |
992 | ptab = ptab + (segment * (1 << 12) / sizeof(unsigned long)); | |
993 | ||
994 | pr_debug("iommu: addr %lx ptab %p segment %lx offset %lx\n", | |
995 | addr, ptab, segment, offset); | |
996 | ||
5c6fc8db | 997 | ptab[offset] = base_pte | (__pa(addr) & CBE_IOPTE_RPN_Mask); |
da40451b ME |
998 | } |
999 | ||
99e13912 ME |
1000 | static void cell_iommu_setup_fixed_ptab(struct cbe_iommu *iommu, |
1001 | struct device_node *np, unsigned long dbase, unsigned long dsize, | |
1002 | unsigned long fbase, unsigned long fsize) | |
1003 | { | |
da40451b | 1004 | unsigned long base_pte, uaddr, ioaddr, *ptab; |
99e13912 | 1005 | |
da40451b | 1006 | ptab = cell_iommu_alloc_ptab(iommu, fbase, fsize, dbase, dsize, 24); |
99e13912 | 1007 | |
99e13912 | 1008 | dma_iommu_fixed_base = fbase; |
99e13912 ME |
1009 | |
1010 | pr_debug("iommu: mapping 0x%lx pages from 0x%lx\n", fsize, fbase); | |
1011 | ||
5c6fc8db GU |
1012 | base_pte = CBE_IOPTE_PP_W | CBE_IOPTE_PP_R | CBE_IOPTE_M | |
1013 | (cell_iommu_get_ioid(np) & CBE_IOPTE_IOID_Mask); | |
99e13912 | 1014 | |
1ed6af73 MN |
1015 | if (iommu_fixed_is_weak) |
1016 | pr_info("IOMMU: Using weak ordering for fixed mapping\n"); | |
1017 | else { | |
1018 | pr_info("IOMMU: Using strong ordering for fixed mapping\n"); | |
5c6fc8db | 1019 | base_pte |= CBE_IOPTE_SO_RW; |
1ed6af73 MN |
1020 | } |
1021 | ||
da40451b | 1022 | for (uaddr = 0; uaddr < fsize; uaddr += (1 << 24)) { |
99e13912 | 1023 | /* Don't touch the dynamic region */ |
da40451b ME |
1024 | ioaddr = uaddr + fbase; |
1025 | if (ioaddr >= dbase && ioaddr < (dbase + dsize)) { | |
f9660e8a | 1026 | pr_debug("iommu: fixed/dynamic overlap, skipping\n"); |
99e13912 ME |
1027 | continue; |
1028 | } | |
da40451b ME |
1029 | |
1030 | insert_16M_pte(uaddr, ptab, base_pte); | |
99e13912 ME |
1031 | } |
1032 | ||
1033 | mb(); | |
1034 | } | |
1035 | ||
1036 | static int __init cell_iommu_fixed_mapping_init(void) | |
1037 | { | |
1038 | unsigned long dbase, dsize, fbase, fsize, hbase, hend; | |
1039 | struct cbe_iommu *iommu; | |
1040 | struct device_node *np; | |
1041 | ||
1042 | /* The fixed mapping is only supported on axon machines */ | |
1043 | np = of_find_node_by_name(NULL, "axon"); | |
1044 | if (!np) { | |
1045 | pr_debug("iommu: fixed mapping disabled, no axons found\n"); | |
1046 | return -1; | |
1047 | } | |
1048 | ||
0e0b47ab | 1049 | /* We must have dma-ranges properties for fixed mapping to work */ |
ba82efbd | 1050 | np = of_find_node_with_property(NULL, "dma-ranges"); |
0e0b47ab ME |
1051 | of_node_put(np); |
1052 | ||
1053 | if (!np) { | |
1054 | pr_debug("iommu: no dma-ranges found, no fixed mapping\n"); | |
1055 | return -1; | |
1056 | } | |
1057 | ||
99e13912 ME |
1058 | /* The default setup is to have the fixed mapping sit after the |
1059 | * dynamic region, so find the top of the largest IOMMU window | |
1060 | * on any axon, then add the size of RAM and that's our max value. | |
1061 | * If that is > 32GB we have to do other shennanigans. | |
1062 | */ | |
1063 | fbase = 0; | |
1064 | for_each_node_by_name(np, "axon") { | |
1065 | cell_iommu_get_window(np, &dbase, &dsize); | |
1066 | fbase = max(fbase, dbase + dsize); | |
1067 | } | |
1068 | ||
1069 | fbase = _ALIGN_UP(fbase, 1 << IO_SEGMENT_SHIFT); | |
1070 | fsize = lmb_phys_mem_size(); | |
1071 | ||
1072 | if ((fbase + fsize) <= 0x800000000) | |
1073 | hbase = 0; /* use the device tree window */ | |
1074 | else { | |
1075 | /* If we're over 32 GB we need to cheat. We can't map all of | |
1076 | * RAM with the fixed mapping, and also fit the dynamic | |
1077 | * region. So try to place the dynamic region where the hash | |
1078 | * table sits, drivers never need to DMA to it, we don't | |
1079 | * need a fixed mapping for that area. | |
1080 | */ | |
1081 | if (!htab_address) { | |
1082 | pr_debug("iommu: htab is NULL, on LPAR? Huh?\n"); | |
1083 | return -1; | |
1084 | } | |
1085 | hbase = __pa(htab_address); | |
1086 | hend = hbase + htab_size_bytes; | |
1087 | ||
1088 | /* The window must start and end on a segment boundary */ | |
1089 | if ((hbase != _ALIGN_UP(hbase, 1 << IO_SEGMENT_SHIFT)) || | |
1090 | (hend != _ALIGN_UP(hend, 1 << IO_SEGMENT_SHIFT))) { | |
1091 | pr_debug("iommu: hash window not segment aligned\n"); | |
1092 | return -1; | |
1093 | } | |
1094 | ||
1095 | /* Check the hash window fits inside the real DMA window */ | |
1096 | for_each_node_by_name(np, "axon") { | |
1097 | cell_iommu_get_window(np, &dbase, &dsize); | |
1098 | ||
1099 | if (hbase < dbase || (hend > (dbase + dsize))) { | |
1100 | pr_debug("iommu: hash window doesn't fit in" | |
1101 | "real DMA window\n"); | |
1102 | return -1; | |
1103 | } | |
1104 | } | |
1105 | ||
1106 | fbase = 0; | |
1107 | } | |
1108 | ||
1109 | /* Setup the dynamic regions */ | |
1110 | for_each_node_by_name(np, "axon") { | |
1111 | iommu = cell_iommu_alloc(np); | |
1112 | BUG_ON(!iommu); | |
1113 | ||
1114 | if (hbase == 0) | |
1115 | cell_iommu_get_window(np, &dbase, &dsize); | |
1116 | else { | |
1117 | dbase = hbase; | |
1118 | dsize = htab_size_bytes; | |
1119 | } | |
1120 | ||
44621be4 ME |
1121 | printk(KERN_DEBUG "iommu: node %d, dynamic window 0x%lx-0x%lx " |
1122 | "fixed window 0x%lx-0x%lx\n", iommu->nid, dbase, | |
99e13912 ME |
1123 | dbase + dsize, fbase, fbase + fsize); |
1124 | ||
7d432ff1 | 1125 | cell_iommu_setup_stab(iommu, dbase, dsize, fbase, fsize); |
225d4905 ME |
1126 | iommu->ptab = cell_iommu_alloc_ptab(iommu, dbase, dsize, 0, 0, |
1127 | IOMMU_PAGE_SHIFT); | |
99e13912 ME |
1128 | cell_iommu_setup_fixed_ptab(iommu, np, dbase, dsize, |
1129 | fbase, fsize); | |
1130 | cell_iommu_enable_hardware(iommu); | |
1131 | cell_iommu_setup_window(iommu, np, dbase, dsize, 0); | |
1132 | } | |
1133 | ||
99e13912 ME |
1134 | dma_iommu_ops.set_dma_mask = dma_set_mask_and_switch; |
1135 | set_pci_dma_ops(&dma_iommu_ops); | |
1136 | ||
99e13912 ME |
1137 | return 0; |
1138 | } | |
1139 | ||
1140 | static int iommu_fixed_disabled; | |
1141 | ||
1142 | static int __init setup_iommu_fixed(char *str) | |
1143 | { | |
7886250e MN |
1144 | struct device_node *pciep; |
1145 | ||
99e13912 ME |
1146 | if (strcmp(str, "off") == 0) |
1147 | iommu_fixed_disabled = 1; | |
1148 | ||
7886250e MN |
1149 | /* If we can find a pcie-endpoint in the device tree assume that |
1150 | * we're on a triblade or a CAB so by default the fixed mapping | |
1151 | * should be set to be weakly ordered; but only if the boot | |
1152 | * option WASN'T set for strong ordering | |
1153 | */ | |
1154 | pciep = of_find_node_by_type(NULL, "pcie-endpoint"); | |
1155 | ||
1156 | if (strcmp(str, "weak") == 0 || (pciep && strcmp(str, "strong") != 0)) | |
1ed6af73 MN |
1157 | iommu_fixed_is_weak = 1; |
1158 | ||
7886250e MN |
1159 | of_node_put(pciep); |
1160 | ||
99e13912 ME |
1161 | return 1; |
1162 | } | |
1163 | __setup("iommu_fixed=", setup_iommu_fixed); | |
1164 | ||
165785e5 | 1165 | static int __init cell_iommu_init(void) |
ae209cf1 | 1166 | { |
165785e5 JK |
1167 | struct device_node *np; |
1168 | ||
165785e5 JK |
1169 | /* If IOMMU is disabled or we have little enough RAM to not need |
1170 | * to enable it, we setup a direct mapping. | |
1171 | * | |
1172 | * Note: should we make sure we have the IOMMU actually disabled ? | |
1173 | */ | |
1174 | if (iommu_is_off || | |
1175 | (!iommu_force_on && lmb_end_of_DRAM() <= 0x80000000ull)) | |
1176 | if (cell_iommu_init_disabled() == 0) | |
1177 | goto bail; | |
1178 | ||
1179 | /* Setup various ppc_md. callbacks */ | |
1180 | ppc_md.pci_dma_dev_setup = cell_pci_dma_dev_setup; | |
1181 | ppc_md.tce_build = tce_build_cell; | |
1182 | ppc_md.tce_free = tce_free_cell; | |
1183 | ||
99e13912 ME |
1184 | if (!iommu_fixed_disabled && cell_iommu_fixed_mapping_init() == 0) |
1185 | goto bail; | |
1186 | ||
165785e5 JK |
1187 | /* Create an iommu for each /axon node. */ |
1188 | for_each_node_by_name(np, "axon") { | |
1189 | if (np->parent == NULL || np->parent->parent != NULL) | |
1190 | continue; | |
1191 | cell_iommu_init_one(np, 0); | |
49d65b3a | 1192 | } |
ae209cf1 | 1193 | |
165785e5 JK |
1194 | /* Create an iommu for each toplevel /pci-internal node for |
1195 | * old hardware/firmware | |
1196 | */ | |
1197 | for_each_node_by_name(np, "pci-internal") { | |
1198 | if (np->parent == NULL || np->parent->parent != NULL) | |
1199 | continue; | |
1200 | cell_iommu_init_one(np, SPIDER_DMA_OFFSET); | |
1201 | } | |
1202 | ||
1203 | /* Setup default PCI iommu ops */ | |
98747770 | 1204 | set_pci_dma_ops(&dma_iommu_ops); |
165785e5 JK |
1205 | |
1206 | bail: | |
1207 | /* Register callbacks on OF platform device addition/removal | |
1208 | * to handle linking them to the right DMA operations | |
1209 | */ | |
1210 | bus_register_notifier(&of_platform_bus_type, &cell_of_bus_notifier); | |
1211 | ||
1212 | return 0; | |
ae209cf1 | 1213 | } |
e25c47ff GL |
1214 | machine_arch_initcall(cell, cell_iommu_init); |
1215 | machine_arch_initcall(celleb_native, cell_iommu_init); | |
165785e5 | 1216 |