[deliverable/linux.git] / arch / powerpc / platforms / pasemi / setup.c

/*
 * Copyright (C) 2006-2007 PA Semi, Inc
 *
 * Authors: Kip Walker, PA Semi
 *	    Olof Johansson, PA Semi
 *
 * Maintained by: Olof Johansson <olof@lixom.net>
 *
 * Based on arch/powerpc/platforms/maple/setup.c
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 */

#include <linux/errno.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/console.h>
#include <linux/pci.h>

#include <asm/prom.h>
#include <asm/system.h>
#include <asm/iommu.h>
#include <asm/machdep.h>
#include <asm/mpic.h>
#include <asm/smp.h>
#include <asm/time.h>

#include "pasemi.h"

static void __iomem *reset_reg;

static void pas_restart(char *cmd)
{
	printk("Restarting...\n");
	while (1)
		out_le32(reset_reg, 0x6000000);
}

#ifdef CONFIG_SMP
static DEFINE_SPINLOCK(timebase_lock);

static void __devinit pas_give_timebase(void)
{
	unsigned long tb;

	spin_lock(&timebase_lock);
	mtspr(SPRN_TBCTL, TBCTL_FREEZE);
	tb = mftb();
	mtspr(SPRN_TBCTL, TBCTL_UPDATE_LOWER | (tb & 0xffffffff));
	mtspr(SPRN_TBCTL, TBCTL_UPDATE_UPPER | (tb >> 32));
	mtspr(SPRN_TBCTL, TBCTL_RESTART);
	spin_unlock(&timebase_lock);
	pr_debug("pas_give_timebase: cpu %d gave tb %lx\n",
		 smp_processor_id(), tb);
}

static void __devinit pas_take_timebase(void)
{
	pr_debug("pas_take_timebase: cpu %d has tb %lx\n",
		 smp_processor_id(), mftb());
}

struct smp_ops_t pas_smp_ops = {
	.probe		= smp_mpic_probe,
	.message_pass	= smp_mpic_message_pass,
	.kick_cpu	= smp_generic_kick_cpu,
	.setup_cpu	= smp_mpic_setup_cpu,
	.give_timebase	= pas_give_timebase,
	.take_timebase	= pas_take_timebase,
};
#endif /* CONFIG_SMP */

void __init pas_setup_arch(void)
{
#ifdef CONFIG_SMP
	/* Setup SMP callback */
	smp_ops = &pas_smp_ops;
#endif
	/* Lookup PCI hosts */
	pas_pci_init();

#ifdef CONFIG_DUMMY_CONSOLE
	conswitchp = &dummy_con;
#endif

	/* Remap SDC register for doing reset */
	/* XXXOJN This should maybe come out of the device tree */
	reset_reg = ioremap(0xfc101100, 4);

	pasemi_idle_init();
}

/* No legacy IO on our parts */
static int pas_check_legacy_ioport(unsigned int baseport)
{
	return -ENODEV;
}

static __init void pas_init_IRQ(void)
{
	struct device_node *np;
	struct device_node *root, *mpic_node;
	unsigned long openpic_addr;
	const unsigned int *opprop;
	int naddr, opplen;
	struct mpic *mpic;

	mpic_node = NULL;

	for_each_node_by_type(np, "interrupt-controller")
		if (device_is_compatible(np, "open-pic")) {
			mpic_node = np;
			break;
		}
	if (!mpic_node)
		for_each_node_by_type(np, "open-pic") {
			mpic_node = np;
			break;
		}
	if (!mpic_node) {
		printk(KERN_ERR
			"Failed to locate the MPIC interrupt controller\n");
		return;
	}

	/* Find address list in /platform-open-pic */
	root = of_find_node_by_path("/");
	naddr = of_n_addr_cells(root);
	opprop = of_get_property(root, "platform-open-pic", &opplen);
	if (!opprop) {
		printk(KERN_ERR "No platform-open-pic property.\n");
		of_node_put(root);
		return;
	}
	openpic_addr = of_read_number(opprop, naddr);
	printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr);

	mpic = mpic_alloc(mpic_node, openpic_addr,
			  MPIC_PRIMARY|MPIC_LARGE_VECTORS,
			  0, 0, " PAS-OPIC  ");
	BUG_ON(!mpic);

	mpic_assign_isu(mpic, 0, openpic_addr + 0x10000);
	mpic_init(mpic);
	of_node_put(mpic_node);
	of_node_put(root);
}

static void __init pas_progress(char *s, unsigned short hex)
{
	printk("[%04x] : %s\n", hex, s ? s : "");
}


static int pas_machine_check_handler(struct pt_regs *regs)
{
	int cpu = smp_processor_id();
	unsigned long srr0, srr1, dsisr;

	srr0 = regs->nip;
	srr1 = regs->msr;
	dsisr = mfspr(SPRN_DSISR);
	printk(KERN_ERR "Machine Check on CPU %d\n", cpu);
	printk(KERN_ERR "SRR0 0x%016lx SRR1 0x%016lx\n", srr0, srr1);
	printk(KERN_ERR "DSISR 0x%016lx DAR 0x%016lx\n", dsisr, regs->dar);
	printk(KERN_ERR "Cause:\n");

	if (srr1 & 0x200000)
		printk(KERN_ERR "Signalled by SDC\n");
	if (srr1 & 0x100000) {
		printk(KERN_ERR "Load/Store detected error:\n");
		if (dsisr & 0x8000)
			printk(KERN_ERR "D-cache ECC double-bit error or bus error\n");
		if (dsisr & 0x4000)
			printk(KERN_ERR "LSU snoop response error\n");
		if (dsisr & 0x2000)
			printk(KERN_ERR "MMU SLB multi-hit or invalid B field\n");
		if (dsisr & 0x1000)
			printk(KERN_ERR "Recoverable Duptags\n");
		if (dsisr & 0x800)
			printk(KERN_ERR "Recoverable D-cache parity error count overflow\n");
		if (dsisr & 0x400)
			printk(KERN_ERR "TLB parity error count overflow\n");
	}
	if (srr1 & 0x80000)
		printk(KERN_ERR "Bus Error\n");
	if (srr1 & 0x40000)
		printk(KERN_ERR "I-side SLB multiple hit\n");
	if (srr1 & 0x20000)
		printk(KERN_ERR "I-cache parity error hit\n");

	/* SRR1[62] is from MSR[62] if recoverable, so pass that back */
	return !!(srr1 & 0x2);
}

static void __init pas_init_early(void)
{
	iommu_init_early_pasemi();
}


/*
 * Called very early, MMU is off, device-tree isn't unflattened
 */
static int __init pas_probe(void)
{
	unsigned long root = of_get_flat_dt_root();

	if (!of_flat_dt_is_compatible(root, "PA6T-1682M"))
		return 0;

	hpte_init_native();

	alloc_iobmap_l2();

	return 1;
}

define_machine(pas) {
	.name			= "PA Semi PA6T-1682M",
	.probe			= pas_probe,
	.setup_arch		= pas_setup_arch,
	.init_early		= pas_init_early,
	.init_IRQ		= pas_init_IRQ,
	.get_irq		= mpic_get_irq,
	.restart		= pas_restart,
	.get_boot_time		= pas_get_boot_time,
	.calibrate_decr		= generic_calibrate_decr,
	.check_legacy_ioport    = pas_check_legacy_ioport,
	.progress		= pas_progress,
	.machine_check_exception = pas_machine_check_handler,
	.pci_irq_fixup		= pas_pci_irq_fixup,
};
Commit	Line	Data
1e76875e	1	/*
31c56d82	2	* Copyright (C) 2006-2007 PA Semi, Inc
1e76875e OJ	3	*
	4	* Authors: Kip Walker, PA Semi
	5	* Olof Johansson, PA Semi
	6	*
	7	* Maintained by: Olof Johansson <olof@lixom.net>
	8	*
	9	* Based on arch/powerpc/platforms/maple/setup.c
	10	*
	11	* This program is free software; you can redistribute it and/or modify
	12	* it under the terms of the GNU General Public License version 2 as
	13	* published by the Free Software Foundation.
	14	*
	15	* This program is distributed in the hope that it will be useful,
	16	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	17	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	18	* GNU General Public License for more details.
	19	*
	20	* You should have received a copy of the GNU General Public License
	21	* along with this program; if not, write to the Free Software
	22	* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
	23	*/
	24
1e76875e OJ	25	#include <linux/errno.h>
	26	#include <linux/kernel.h>
	27	#include <linux/delay.h>
	28	#include <linux/console.h>
12d04eef	29	#include <linux/pci.h>
1e76875e OJ	30
	31	#include <asm/prom.h>
	32	#include <asm/system.h>
	33	#include <asm/iommu.h>
	34	#include <asm/machdep.h>
	35	#include <asm/mpic.h>
	36	#include <asm/smp.h>
	37	#include <asm/time.h>
	38
	39	#include "pasemi.h"
	40
f620be99	41	static void __iomem *reset_reg;
1e76875e	42
f620be99	43	static void pas_restart(char *cmd)
1e76875e	44	{
f620be99 OJ	45	printk("Restarting...\n");
	46	while (1)
	47	out_le32(reset_reg, 0x6000000);
1e76875e OJ	48	}
	49
	50	#ifdef CONFIG_SMP
c388cfeb OJ	51	static DEFINE_SPINLOCK(timebase_lock);
	52
	53	static void __devinit pas_give_timebase(void)
	54	{
	55	unsigned long tb;
	56
	57	spin_lock(&timebase_lock);
	58	mtspr(SPRN_TBCTL, TBCTL_FREEZE);
	59	tb = mftb();
	60	mtspr(SPRN_TBCTL, TBCTL_UPDATE_LOWER \| (tb & 0xffffffff));
	61	mtspr(SPRN_TBCTL, TBCTL_UPDATE_UPPER \| (tb >> 32));
	62	mtspr(SPRN_TBCTL, TBCTL_RESTART);
	63	spin_unlock(&timebase_lock);
	64	pr_debug("pas_give_timebase: cpu %d gave tb %lx\n",
	65	smp_processor_id(), tb);
	66	}
	67
	68	static void __devinit pas_take_timebase(void)
	69	{
	70	pr_debug("pas_take_timebase: cpu %d has tb %lx\n",
	71	smp_processor_id(), mftb());
	72	}
	73
1e76875e OJ	74	struct smp_ops_t pas_smp_ops = {
	75	.probe = smp_mpic_probe,
	76	.message_pass = smp_mpic_message_pass,
	77	.kick_cpu = smp_generic_kick_cpu,
	78	.setup_cpu = smp_mpic_setup_cpu,
c388cfeb OJ	79	.give_timebase = pas_give_timebase,
c388cfeb OJ	80	.take_timebase = pas_take_timebase,
1e76875e OJ	81	};
	82	#endif /* CONFIG_SMP */
	83
	84	void __init pas_setup_arch(void)
	85	{
	86	#ifdef CONFIG_SMP
	87	/* Setup SMP callback */
	88	smp_ops = &pas_smp_ops;
	89	#endif
	90	/* Lookup PCI hosts */
	91	pas_pci_init();
	92
	93	#ifdef CONFIG_DUMMY_CONSOLE
	94	conswitchp = &dummy_con;
	95	#endif
	96
f620be99 OJ	97	/* Remap SDC register for doing reset */
	98	/* XXXOJN This should maybe come out of the device tree */
	99	reset_reg = ioremap(0xfc101100, 4);
	100
1199919b	101	pasemi_idle_init();
1e76875e OJ	102	}
1e76875e OJ	103
1e76875e OJ	104	/* No legacy IO on our parts */
	105	static int pas_check_legacy_ioport(unsigned int baseport)
	106	{
	107	return -ENODEV;
	108	}
	109
	110	static __init void pas_init_IRQ(void)
	111	{
	112	struct device_node *np;
	113	struct device_node root, mpic_node;
	114	unsigned long openpic_addr;
	115	const unsigned int *opprop;
	116	int naddr, opplen;
	117	struct mpic *mpic;
	118
	119	mpic_node = NULL;
	120
	121	for_each_node_by_type(np, "interrupt-controller")
	122	if (device_is_compatible(np, "open-pic")) {
	123	mpic_node = np;
	124	break;
	125	}
	126	if (!mpic_node)
	127	for_each_node_by_type(np, "open-pic") {
	128	mpic_node = np;
	129	break;
	130	}
	131	if (!mpic_node) {
	132	printk(KERN_ERR
	133	"Failed to locate the MPIC interrupt controller\n");
	134	return;
	135	}
	136
	137	/* Find address list in /platform-open-pic */
	138	root = of_find_node_by_path("/");
a8bda5dd	139	naddr = of_n_addr_cells(root);
e2eb6392	140	opprop = of_get_property(root, "platform-open-pic", &opplen);
1e76875e OJ	141	if (!opprop) {
	142	printk(KERN_ERR "No platform-open-pic property.\n");
	143	of_node_put(root);
	144	return;
	145	}
	146	openpic_addr = of_read_number(opprop, naddr);
	147	printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr);
1e76875e	148
7df2457d OJ	149	mpic = mpic_alloc(mpic_node, openpic_addr,
	150	MPIC_PRIMARY\|MPIC_LARGE_VECTORS,
	151	0, 0, " PAS-OPIC ");
1e76875e OJ	152	BUG_ON(!mpic);
	153
	154	mpic_assign_isu(mpic, 0, openpic_addr + 0x10000);
	155	mpic_init(mpic);
	156	of_node_put(mpic_node);
	157	of_node_put(root);
	158	}
	159
	160	static void __init pas_progress(char *s, unsigned short hex)
	161	{
	162	printk("[%04x] : %s\n", hex, s ? s : "");
	163	}
	164
	165
bfed9d32 OJ	166	static int pas_machine_check_handler(struct pt_regs *regs)
	167	{
	168	int cpu = smp_processor_id();
	169	unsigned long srr0, srr1, dsisr;
	170
	171	srr0 = regs->nip;
	172	srr1 = regs->msr;
	173	dsisr = mfspr(SPRN_DSISR);
	174	printk(KERN_ERR "Machine Check on CPU %d\n", cpu);
	175	printk(KERN_ERR "SRR0 0x%016lx SRR1 0x%016lx\n", srr0, srr1);
	176	printk(KERN_ERR "DSISR 0x%016lx DAR 0x%016lx\n", dsisr, regs->dar);
	177	printk(KERN_ERR "Cause:\n");
	178
	179	if (srr1 & 0x200000)
	180	printk(KERN_ERR "Signalled by SDC\n");
	181	if (srr1 & 0x100000) {
	182	printk(KERN_ERR "Load/Store detected error:\n");
	183	if (dsisr & 0x8000)
	184	printk(KERN_ERR "D-cache ECC double-bit error or bus error\n");
	185	if (dsisr & 0x4000)
	186	printk(KERN_ERR "LSU snoop response error\n");
	187	if (dsisr & 0x2000)
	188	printk(KERN_ERR "MMU SLB multi-hit or invalid B field\n");
	189	if (dsisr & 0x1000)
	190	printk(KERN_ERR "Recoverable Duptags\n");
	191	if (dsisr & 0x800)
	192	printk(KERN_ERR "Recoverable D-cache parity error count overflow\n");
	193	if (dsisr & 0x400)
	194	printk(KERN_ERR "TLB parity error count overflow\n");
	195	}
	196	if (srr1 & 0x80000)
	197	printk(KERN_ERR "Bus Error\n");
	198	if (srr1 & 0x40000)
	199	printk(KERN_ERR "I-side SLB multiple hit\n");
	200	if (srr1 & 0x20000)
	201	printk(KERN_ERR "I-cache parity error hit\n");
	202
	203	/* SRR1[62] is from MSR[62] if recoverable, so pass that back */
	204	return !!(srr1 & 0x2);
	205	}
	206
31c56d82 OJ	207	static void __init pas_init_early(void)
	208	{
	209	iommu_init_early_pasemi();
	210	}
	211
bfed9d32	212
1e76875e OJ	213	/*
	214	* Called very early, MMU is off, device-tree isn't unflattened
	215	*/
	216	static int __init pas_probe(void)
	217	{
	218	unsigned long root = of_get_flat_dt_root();
	219
	220	if (!of_flat_dt_is_compatible(root, "PA6T-1682M"))
	221	return 0;
	222
	223	hpte_init_native();
	224
31c56d82 OJ	225	alloc_iobmap_l2();
31c56d82 OJ	226
1e76875e OJ	227	return 1;
	228	}
	229
	230	define_machine(pas) {
	231	.name = "PA Semi PA6T-1682M",
	232	.probe = pas_probe,
	233	.setup_arch = pas_setup_arch,
31c56d82	234	.init_early = pas_init_early,
1e76875e OJ	235	.init_IRQ = pas_init_IRQ,
1e76875e OJ	236	.get_irq = mpic_get_irq,
1e76875e	237	.restart = pas_restart,
1e76875e OJ	238	.get_boot_time = pas_get_boot_time,
	239	.calibrate_decr = generic_calibrate_decr,
	240	.check_legacy_ioport = pas_check_legacy_ioport,
	241	.progress = pas_progress,
bfed9d32	242	.machine_check_exception = pas_machine_check_handler,
f9fba5b7	243	.pci_irq_fixup = pas_pci_irq_fixup,
1e76875e	244	};