Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
033ef338 | 2 | * 64-bit pSeries and RS/6000 setup code. |
1da177e4 LT |
3 | * |
4 | * Copyright (C) 1995 Linus Torvalds | |
5 | * Adapted from 'alpha' version by Gary Thomas | |
6 | * Modified by Cort Dougan (cort@cs.nmt.edu) | |
7 | * Modified by PPC64 Team, IBM Corp | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License | |
11 | * as published by the Free Software Foundation; either version | |
12 | * 2 of the License, or (at your option) any later version. | |
13 | */ | |
14 | ||
15 | /* | |
16 | * bootup setup stuff.. | |
17 | */ | |
18 | ||
19 | #undef DEBUG | |
20 | ||
62d60e9f | 21 | #include <linux/cpu.h> |
1da177e4 LT |
22 | #include <linux/errno.h> |
23 | #include <linux/sched.h> | |
24 | #include <linux/kernel.h> | |
25 | #include <linux/mm.h> | |
26 | #include <linux/stddef.h> | |
27 | #include <linux/unistd.h> | |
28 | #include <linux/slab.h> | |
29 | #include <linux/user.h> | |
30 | #include <linux/a.out.h> | |
31 | #include <linux/tty.h> | |
32 | #include <linux/major.h> | |
33 | #include <linux/interrupt.h> | |
34 | #include <linux/reboot.h> | |
35 | #include <linux/init.h> | |
36 | #include <linux/ioport.h> | |
37 | #include <linux/console.h> | |
38 | #include <linux/pci.h> | |
cebb2b15 | 39 | #include <linux/utsname.h> |
1da177e4 LT |
40 | #include <linux/adb.h> |
41 | #include <linux/module.h> | |
42 | #include <linux/delay.h> | |
43 | #include <linux/irq.h> | |
44 | #include <linux/seq_file.h> | |
45 | #include <linux/root_dev.h> | |
46 | ||
47 | #include <asm/mmu.h> | |
48 | #include <asm/processor.h> | |
49 | #include <asm/io.h> | |
50 | #include <asm/pgtable.h> | |
51 | #include <asm/prom.h> | |
52 | #include <asm/rtas.h> | |
53 | #include <asm/pci-bridge.h> | |
54 | #include <asm/iommu.h> | |
55 | #include <asm/dma.h> | |
56 | #include <asm/machdep.h> | |
57 | #include <asm/irq.h> | |
58 | #include <asm/time.h> | |
59 | #include <asm/nvram.h> | |
007e8f51 | 60 | #include "xics.h" |
180a3362 | 61 | #include <asm/pmc.h> |
bbeb3f4c | 62 | #include <asm/mpic.h> |
d387899f | 63 | #include <asm/ppc-pci.h> |
69a80d3f PM |
64 | #include <asm/i8259.h> |
65 | #include <asm/udbg.h> | |
2249ca9d | 66 | #include <asm/smp.h> |
577830b0 | 67 | #include <asm/firmware.h> |
bed59275 | 68 | #include <asm/eeh.h> |
1da177e4 | 69 | |
a1218720 | 70 | #include "plpar_wrappers.h" |
577830b0 | 71 | #include "pseries.h" |
a1218720 | 72 | |
1da177e4 LT |
73 | #ifdef DEBUG |
74 | #define DBG(fmt...) udbg_printf(fmt) | |
75 | #else | |
76 | #define DBG(fmt...) | |
77 | #endif | |
78 | ||
1da177e4 LT |
79 | int fwnmi_active; /* TRUE if an FWNMI handler is present */ |
80 | ||
fbd7740f PM |
81 | static void pseries_shared_idle_sleep(void); |
82 | static void pseries_dedicated_idle_sleep(void); | |
62d60e9f | 83 | |
0ebfff14 | 84 | static struct device_node *pSeries_mpic_node; |
1da177e4 | 85 | |
8446196a | 86 | static void pSeries_show_cpuinfo(struct seq_file *m) |
1da177e4 LT |
87 | { |
88 | struct device_node *root; | |
89 | const char *model = ""; | |
90 | ||
91 | root = of_find_node_by_path("/"); | |
92 | if (root) | |
e2eb6392 | 93 | model = of_get_property(root, "model", NULL); |
1da177e4 LT |
94 | seq_printf(m, "machine\t\t: CHRP %s\n", model); |
95 | of_node_put(root); | |
96 | } | |
97 | ||
98 | /* Initialize firmware assisted non-maskable interrupts if | |
99 | * the firmware supports this feature. | |
1da177e4 LT |
100 | */ |
101 | static void __init fwnmi_init(void) | |
102 | { | |
8c4f1f29 ME |
103 | unsigned long system_reset_addr, machine_check_addr; |
104 | ||
1da177e4 LT |
105 | int ibm_nmi_register = rtas_token("ibm,nmi-register"); |
106 | if (ibm_nmi_register == RTAS_UNKNOWN_SERVICE) | |
107 | return; | |
8c4f1f29 ME |
108 | |
109 | /* If the kernel's not linked at zero we point the firmware at low | |
110 | * addresses anyway, and use a trampoline to get to the real code. */ | |
111 | system_reset_addr = __pa(system_reset_fwnmi) - PHYSICAL_START; | |
112 | machine_check_addr = __pa(machine_check_fwnmi) - PHYSICAL_START; | |
113 | ||
114 | if (0 == rtas_call(ibm_nmi_register, 2, 1, NULL, system_reset_addr, | |
115 | machine_check_addr)) | |
1da177e4 LT |
116 | fwnmi_active = 1; |
117 | } | |
118 | ||
7d12e780 | 119 | void pseries_8259_cascade(unsigned int irq, struct irq_desc *desc) |
b9e5b4e6 | 120 | { |
35a84c2f | 121 | unsigned int cascade_irq = i8259_irq(); |
0ebfff14 | 122 | if (cascade_irq != NO_IRQ) |
7d12e780 | 123 | generic_handle_irq(cascade_irq); |
0ebfff14 | 124 | desc->chip->eoi(irq); |
b9e5b4e6 BH |
125 | } |
126 | ||
0ebfff14 | 127 | static void __init pseries_mpic_init_IRQ(void) |
1da177e4 | 128 | { |
0ebfff14 | 129 | struct device_node *np, *old, *cascade = NULL; |
954a46e2 | 130 | const unsigned int *addrp; |
f9bd170a | 131 | unsigned long intack = 0; |
954a46e2 | 132 | const unsigned int *opprop; |
1da177e4 | 133 | unsigned long openpic_addr = 0; |
0ebfff14 BH |
134 | unsigned int cascade_irq; |
135 | int naddr, n, i, opplen; | |
136 | struct mpic *mpic; | |
1da177e4 | 137 | |
0ebfff14 | 138 | np = of_find_node_by_path("/"); |
a8bda5dd | 139 | naddr = of_n_addr_cells(np); |
e2eb6392 | 140 | opprop = of_get_property(np, "platform-open-pic", &opplen); |
1da177e4 | 141 | if (opprop != 0) { |
0ebfff14 | 142 | openpic_addr = of_read_number(opprop, naddr); |
1da177e4 LT |
143 | printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr); |
144 | } | |
0ebfff14 | 145 | of_node_put(np); |
1da177e4 LT |
146 | |
147 | BUG_ON(openpic_addr == 0); | |
148 | ||
1da177e4 | 149 | /* Setup the openpic driver */ |
0ebfff14 BH |
150 | mpic = mpic_alloc(pSeries_mpic_node, openpic_addr, |
151 | MPIC_PRIMARY, | |
152 | 16, 250, /* isu size, irq count */ | |
153 | " MPIC "); | |
154 | BUG_ON(mpic == NULL); | |
155 | ||
156 | /* Add ISUs */ | |
157 | opplen /= sizeof(u32); | |
158 | for (n = 0, i = naddr; i < opplen; i += naddr, n++) { | |
159 | unsigned long isuaddr = of_read_number(opprop + i, naddr); | |
160 | mpic_assign_isu(mpic, n, isuaddr); | |
161 | } | |
162 | ||
163 | /* All ISUs are setup, complete initialization */ | |
164 | mpic_init(mpic); | |
165 | ||
166 | /* Look for cascade */ | |
167 | for_each_node_by_type(np, "interrupt-controller") | |
55b61fec | 168 | if (of_device_is_compatible(np, "chrp,iic")) { |
0ebfff14 BH |
169 | cascade = np; |
170 | break; | |
171 | } | |
172 | if (cascade == NULL) | |
173 | return; | |
174 | ||
175 | cascade_irq = irq_of_parse_and_map(cascade, 0); | |
0e81c666 | 176 | if (cascade_irq == NO_IRQ) { |
586da2cc | 177 | printk(KERN_ERR "mpic: failed to map cascade interrupt"); |
0ebfff14 BH |
178 | return; |
179 | } | |
180 | ||
181 | /* Check ACK type */ | |
182 | for (old = of_node_get(cascade); old != NULL ; old = np) { | |
183 | np = of_get_parent(old); | |
184 | of_node_put(old); | |
185 | if (np == NULL) | |
186 | break; | |
187 | if (strcmp(np->name, "pci") != 0) | |
188 | continue; | |
e2eb6392 | 189 | addrp = of_get_property(np, "8259-interrupt-acknowledge", |
0ebfff14 BH |
190 | NULL); |
191 | if (addrp == NULL) | |
192 | continue; | |
a8bda5dd | 193 | naddr = of_n_addr_cells(np); |
0ebfff14 BH |
194 | intack = addrp[naddr-1]; |
195 | if (naddr > 1) | |
196 | intack |= ((unsigned long)addrp[naddr-2]) << 32; | |
197 | } | |
198 | if (intack) | |
199 | printk(KERN_DEBUG "mpic: PCI 8259 intack at 0x%016lx\n", | |
200 | intack); | |
201 | i8259_init(cascade, intack); | |
202 | of_node_put(cascade); | |
203 | set_irq_chained_handler(cascade_irq, pseries_8259_cascade); | |
1da177e4 LT |
204 | } |
205 | ||
180a3362 ME |
206 | static void pseries_lpar_enable_pmcs(void) |
207 | { | |
208 | unsigned long set, reset; | |
209 | ||
180a3362 ME |
210 | set = 1UL << 63; |
211 | reset = 0; | |
212 | plpar_hcall_norets(H_PERFMON, set, reset); | |
213 | ||
214 | /* instruct hypervisor to maintain PMCs */ | |
215 | if (firmware_has_feature(FW_FEATURE_SPLPAR)) | |
3356bb9f | 216 | get_lppaca()->pmcregs_in_use = 1; |
180a3362 ME |
217 | } |
218 | ||
0ebfff14 BH |
219 | static void __init pseries_discover_pic(void) |
220 | { | |
221 | struct device_node *np; | |
954a46e2 | 222 | const char *typep; |
0ebfff14 BH |
223 | |
224 | for (np = NULL; (np = of_find_node_by_name(np, | |
225 | "interrupt-controller"));) { | |
e2eb6392 | 226 | typep = of_get_property(np, "compatible", NULL); |
0ebfff14 BH |
227 | if (strstr(typep, "open-pic")) { |
228 | pSeries_mpic_node = of_node_get(np); | |
229 | ppc_md.init_IRQ = pseries_mpic_init_IRQ; | |
230 | ppc_md.get_irq = mpic_get_irq; | |
dce623e0 | 231 | setup_kexec_cpu_down_mpic(); |
0ebfff14 | 232 | smp_init_pseries_mpic(); |
0ebfff14 BH |
233 | return; |
234 | } else if (strstr(typep, "ppc-xicp")) { | |
235 | ppc_md.init_IRQ = xics_init_IRQ; | |
dce623e0 | 236 | setup_kexec_cpu_down_xics(); |
0ebfff14 | 237 | smp_init_pseries_xics(); |
0ebfff14 BH |
238 | return; |
239 | } | |
240 | } | |
241 | printk(KERN_ERR "pSeries_discover_pic: failed to recognize" | |
242 | " interrupt-controller\n"); | |
243 | } | |
244 | ||
245 | static void __init pSeries_setup_arch(void) | |
246 | { | |
247 | /* Discover PIC type and setup ppc_md accordingly */ | |
248 | pseries_discover_pic(); | |
249 | ||
1da177e4 LT |
250 | /* openpic global configuration register (64-bit format). */ |
251 | /* openpic Interrupt Source Unit pointer (64-bit format). */ | |
252 | /* python0 facility area (mmio) (64-bit format) REAL address. */ | |
253 | ||
254 | /* init to some ~sane value until calibrate_delay() runs */ | |
255 | loops_per_jiffy = 50000000; | |
256 | ||
1da177e4 LT |
257 | fwnmi_init(); |
258 | ||
259 | /* Find and initialize PCI host bridges */ | |
260 | init_pci_config_tokens(); | |
1da177e4 | 261 | find_and_init_phbs(); |
0160f53e | 262 | eeh_init(); |
1da177e4 | 263 | |
1da177e4 LT |
264 | pSeries_nvram_init(); |
265 | ||
62d60e9f | 266 | /* Choose an idle loop */ |
1ababe11 | 267 | if (firmware_has_feature(FW_FEATURE_SPLPAR)) { |
8d15a3e5 | 268 | vpa_init(boot_cpuid); |
3356bb9f | 269 | if (get_lppaca()->shared_proc) { |
4baaf0cf | 270 | printk(KERN_DEBUG "Using shared processor idle loop\n"); |
fbd7740f | 271 | ppc_md.power_save = pseries_shared_idle_sleep; |
62d60e9f | 272 | } else { |
4baaf0cf | 273 | printk(KERN_DEBUG "Using dedicated idle loop\n"); |
fbd7740f | 274 | ppc_md.power_save = pseries_dedicated_idle_sleep; |
62d60e9f ME |
275 | } |
276 | } else { | |
4baaf0cf | 277 | printk(KERN_DEBUG "Using default idle loop\n"); |
62d60e9f | 278 | } |
180a3362 | 279 | |
57cfb814 | 280 | if (firmware_has_feature(FW_FEATURE_LPAR)) |
180a3362 ME |
281 | ppc_md.enable_pmcs = pseries_lpar_enable_pmcs; |
282 | else | |
283 | ppc_md.enable_pmcs = power4_enable_pmcs; | |
1da177e4 LT |
284 | } |
285 | ||
286 | static int __init pSeries_init_panel(void) | |
287 | { | |
288 | /* Manually leave the kernel version on the panel. */ | |
289 | ppc_md.progress("Linux ppc64\n", 0); | |
96b644bd | 290 | ppc_md.progress(init_utsname()->version, 0); |
1da177e4 LT |
291 | |
292 | return 0; | |
293 | } | |
294 | arch_initcall(pSeries_init_panel); | |
295 | ||
cab0af98 ME |
296 | static int pseries_set_dabr(unsigned long dabr) |
297 | { | |
76032de8 | 298 | return plpar_hcall_norets(H_SET_DABR, dabr); |
cab0af98 ME |
299 | } |
300 | ||
76032de8 ME |
301 | static int pseries_set_xdabr(unsigned long dabr) |
302 | { | |
303 | /* We want to catch accesses from kernel and userspace */ | |
304 | return plpar_hcall_norets(H_SET_XDABR, dabr, | |
305 | H_DABRX_KERNEL | H_DABRX_USER); | |
306 | } | |
1da177e4 LT |
307 | |
308 | /* | |
309 | * Early initialization. Relocation is on but do not reference unbolted pages | |
310 | */ | |
311 | static void __init pSeries_init_early(void) | |
312 | { | |
1da177e4 LT |
313 | DBG(" -> pSeries_init_early()\n"); |
314 | ||
57cfb814 | 315 | if (firmware_has_feature(FW_FEATURE_LPAR)) |
1da177e4 | 316 | find_udbg_vterm(); |
1da177e4 | 317 | |
76032de8 | 318 | if (firmware_has_feature(FW_FEATURE_DABR)) |
cab0af98 | 319 | ppc_md.set_dabr = pseries_set_dabr; |
76032de8 ME |
320 | else if (firmware_has_feature(FW_FEATURE_XDABR)) |
321 | ppc_md.set_dabr = pseries_set_xdabr; | |
1da177e4 LT |
322 | |
323 | iommu_init_early_pSeries(); | |
324 | ||
1da177e4 LT |
325 | DBG(" <- pSeries_init_early()\n"); |
326 | } | |
327 | ||
1da177e4 LT |
328 | /* |
329 | * Called very early, MMU is off, device-tree isn't unflattened | |
330 | */ | |
1da177e4 | 331 | |
e8222502 BH |
332 | static int __init pSeries_probe_hypertas(unsigned long node, |
333 | const char *uname, int depth, | |
334 | void *data) | |
1da177e4 | 335 | { |
ca8ffc97 MN |
336 | const char *hypertas; |
337 | unsigned long len; | |
338 | ||
e8222502 BH |
339 | if (depth != 1 || |
340 | (strcmp(uname, "rtas") != 0 && strcmp(uname, "rtas@0") != 0)) | |
ca8ffc97 MN |
341 | return 0; |
342 | ||
343 | hypertas = of_get_flat_dt_prop(node, "ibm,hypertas-functions", &len); | |
344 | if (!hypertas) | |
345 | return 1; | |
e8222502 | 346 | |
ca8ffc97 MN |
347 | powerpc_firmware_features |= FW_FEATURE_LPAR; |
348 | fw_feature_init(hypertas, len); | |
e8222502 | 349 | |
ca8ffc97 | 350 | return 1; |
e8222502 BH |
351 | } |
352 | ||
353 | static int __init pSeries_probe(void) | |
354 | { | |
133dda1e | 355 | unsigned long root = of_get_flat_dt_root(); |
5773bbcd AB |
356 | char *dtype = of_get_flat_dt_prop(root, "device_type", NULL); |
357 | ||
e8222502 BH |
358 | if (dtype == NULL) |
359 | return 0; | |
360 | if (strcmp(dtype, "chrp")) | |
1da177e4 LT |
361 | return 0; |
362 | ||
133dda1e AB |
363 | /* Cell blades firmware claims to be chrp while it's not. Until this |
364 | * is fixed, we need to avoid those here. | |
365 | */ | |
366 | if (of_flat_dt_is_compatible(root, "IBM,CPBW-1.0") || | |
367 | of_flat_dt_is_compatible(root, "IBM,CBEA")) | |
368 | return 0; | |
369 | ||
e8222502 | 370 | DBG("pSeries detected, looking for LPAR capability...\n"); |
1da177e4 | 371 | |
e8222502 BH |
372 | /* Now try to figure out if we are running on LPAR */ |
373 | of_scan_flat_dt(pSeries_probe_hypertas, NULL); | |
374 | ||
a2235354 AB |
375 | if (firmware_has_feature(FW_FEATURE_LPAR)) |
376 | hpte_init_lpar(); | |
377 | else | |
378 | hpte_init_native(); | |
379 | ||
e8222502 BH |
380 | DBG("Machine is%s LPAR !\n", |
381 | (powerpc_firmware_features & FW_FEATURE_LPAR) ? "" : " not"); | |
57cfb814 | 382 | |
1da177e4 LT |
383 | return 1; |
384 | } | |
385 | ||
e8222502 | 386 | |
c66d5dd6 ME |
387 | DECLARE_PER_CPU(unsigned long, smt_snooze_delay); |
388 | ||
fbd7740f | 389 | static void pseries_dedicated_idle_sleep(void) |
143a1dec | 390 | { |
050a0938 | 391 | unsigned int cpu = smp_processor_id(); |
c66d5dd6 | 392 | unsigned long start_snooze; |
96366a8d | 393 | unsigned long in_purr, out_purr; |
c66d5dd6 | 394 | |
fbd7740f PM |
395 | /* |
396 | * Indicate to the HV that we are idle. Now would be | |
397 | * a good time to find other work to dispatch. | |
398 | */ | |
399 | get_lppaca()->idle = 1; | |
d8c391a5 | 400 | get_lppaca()->donate_dedicated_cpu = 1; |
96366a8d | 401 | in_purr = mfspr(SPRN_PURR); |
050a0938 | 402 | |
fbd7740f PM |
403 | /* |
404 | * We come in with interrupts disabled, and need_resched() | |
405 | * has been checked recently. If we should poll for a little | |
406 | * while, do so. | |
407 | */ | |
0ddd3e7d | 408 | if (__get_cpu_var(smt_snooze_delay)) { |
fbd7740f | 409 | start_snooze = get_tb() + |
0ddd3e7d | 410 | __get_cpu_var(smt_snooze_delay) * tb_ticks_per_usec; |
fbd7740f PM |
411 | local_irq_enable(); |
412 | set_thread_flag(TIF_POLLING_NRFLAG); | |
050a0938 | 413 | |
fbd7740f PM |
414 | while (get_tb() < start_snooze) { |
415 | if (need_resched() || cpu_is_offline(cpu)) | |
416 | goto out; | |
417 | ppc64_runlatch_off(); | |
418 | HMT_low(); | |
419 | HMT_very_low(); | |
420 | } | |
421 | ||
422 | HMT_medium(); | |
423 | clear_thread_flag(TIF_POLLING_NRFLAG); | |
424 | smp_mb(); | |
425 | local_irq_disable(); | |
426 | if (need_resched() || cpu_is_offline(cpu)) | |
427 | goto out; | |
c66d5dd6 | 428 | } |
fbd7740f | 429 | |
0ddd3e7d | 430 | cede_processor(); |
fbd7740f PM |
431 | |
432 | out: | |
433 | HMT_medium(); | |
96366a8d TB |
434 | out_purr = mfspr(SPRN_PURR); |
435 | get_lppaca()->wait_state_cycles += out_purr - in_purr; | |
d8c391a5 | 436 | get_lppaca()->donate_dedicated_cpu = 0; |
fbd7740f | 437 | get_lppaca()->idle = 0; |
c66d5dd6 ME |
438 | } |
439 | ||
fbd7740f | 440 | static void pseries_shared_idle_sleep(void) |
c66d5dd6 | 441 | { |
fbd7740f PM |
442 | /* |
443 | * Indicate to the HV that we are idle. Now would be | |
444 | * a good time to find other work to dispatch. | |
445 | */ | |
446 | get_lppaca()->idle = 1; | |
050a0938 | 447 | |
fbd7740f PM |
448 | /* |
449 | * Yield the processor to the hypervisor. We return if | |
450 | * an external interrupt occurs (which are driven prior | |
451 | * to returning here) or if a prod occurs from another | |
452 | * processor. When returning here, external interrupts | |
453 | * are enabled. | |
454 | */ | |
455 | cede_processor(); | |
050a0938 | 456 | |
fbd7740f | 457 | get_lppaca()->idle = 0; |
c66d5dd6 ME |
458 | } |
459 | ||
4267292b PM |
460 | static int pSeries_pci_probe_mode(struct pci_bus *bus) |
461 | { | |
57cfb814 | 462 | if (firmware_has_feature(FW_FEATURE_LPAR)) |
4267292b PM |
463 | return PCI_PROBE_DEVTREE; |
464 | return PCI_PROBE_NORMAL; | |
465 | } | |
466 | ||
5d30bf30 MA |
467 | /** |
468 | * pSeries_power_off - tell firmware about how to power off the system. | |
469 | * | |
470 | * This function calls either the power-off rtas token in normal cases | |
471 | * or the ibm,power-off-ups token (if present & requested) in case of | |
472 | * a power failure. If power-off token is used, power on will only be | |
473 | * possible with power button press. If ibm,power-off-ups token is used | |
474 | * it will allow auto poweron after power is restored. | |
475 | */ | |
476 | void pSeries_power_off(void) | |
477 | { | |
478 | int rc; | |
479 | int rtas_poweroff_ups_token = rtas_token("ibm,power-off-ups"); | |
480 | ||
481 | if (rtas_flash_term_hook) | |
482 | rtas_flash_term_hook(SYS_POWER_OFF); | |
483 | ||
484 | if (rtas_poweron_auto == 0 || | |
485 | rtas_poweroff_ups_token == RTAS_UNKNOWN_SERVICE) { | |
486 | rc = rtas_call(rtas_token("power-off"), 2, 1, NULL, -1, -1); | |
487 | printk(KERN_INFO "RTAS power-off returned %d\n", rc); | |
488 | } else { | |
489 | rc = rtas_call(rtas_poweroff_ups_token, 0, 1, NULL); | |
490 | printk(KERN_INFO "RTAS ibm,power-off-ups returned %d\n", rc); | |
491 | } | |
492 | for (;;); | |
493 | } | |
494 | ||
bed59275 SR |
495 | #ifndef CONFIG_PCI |
496 | void pSeries_final_fixup(void) { } | |
497 | #endif | |
498 | ||
e8222502 BH |
499 | define_machine(pseries) { |
500 | .name = "pSeries", | |
1da177e4 LT |
501 | .probe = pSeries_probe, |
502 | .setup_arch = pSeries_setup_arch, | |
503 | .init_early = pSeries_init_early, | |
0dd194d0 | 504 | .show_cpuinfo = pSeries_show_cpuinfo, |
1da177e4 LT |
505 | .log_error = pSeries_log_error, |
506 | .pcibios_fixup = pSeries_final_fixup, | |
4267292b | 507 | .pci_probe_mode = pSeries_pci_probe_mode, |
f4fcbbe9 | 508 | .restart = rtas_restart, |
5d30bf30 | 509 | .power_off = pSeries_power_off, |
f4fcbbe9 | 510 | .halt = rtas_halt, |
8f515061 | 511 | .panic = rtas_os_term, |
773bf9c4 AB |
512 | .get_boot_time = rtas_get_boot_time, |
513 | .get_rtc_time = rtas_get_rtc_time, | |
514 | .set_rtc_time = rtas_set_rtc_time, | |
10f7e7c1 | 515 | .calibrate_decr = generic_calibrate_decr, |
6566c6f1 | 516 | .progress = rtas_progress, |
1da177e4 LT |
517 | .system_reset_exception = pSeries_system_reset_exception, |
518 | .machine_check_exception = pSeries_machine_check_exception, | |
519 | }; |