Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
033ef338 | 2 | * 64-bit pSeries and RS/6000 setup code. |
1da177e4 LT |
3 | * |
4 | * Copyright (C) 1995 Linus Torvalds | |
5 | * Adapted from 'alpha' version by Gary Thomas | |
6 | * Modified by Cort Dougan (cort@cs.nmt.edu) | |
7 | * Modified by PPC64 Team, IBM Corp | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License | |
11 | * as published by the Free Software Foundation; either version | |
12 | * 2 of the License, or (at your option) any later version. | |
13 | */ | |
14 | ||
15 | /* | |
16 | * bootup setup stuff.. | |
17 | */ | |
18 | ||
62d60e9f | 19 | #include <linux/cpu.h> |
1da177e4 LT |
20 | #include <linux/errno.h> |
21 | #include <linux/sched.h> | |
22 | #include <linux/kernel.h> | |
23 | #include <linux/mm.h> | |
24 | #include <linux/stddef.h> | |
25 | #include <linux/unistd.h> | |
1da177e4 | 26 | #include <linux/user.h> |
1da177e4 LT |
27 | #include <linux/tty.h> |
28 | #include <linux/major.h> | |
29 | #include <linux/interrupt.h> | |
30 | #include <linux/reboot.h> | |
31 | #include <linux/init.h> | |
32 | #include <linux/ioport.h> | |
33 | #include <linux/console.h> | |
34 | #include <linux/pci.h> | |
cebb2b15 | 35 | #include <linux/utsname.h> |
1da177e4 | 36 | #include <linux/adb.h> |
4b16f8e2 | 37 | #include <linux/export.h> |
1da177e4 LT |
38 | #include <linux/delay.h> |
39 | #include <linux/irq.h> | |
40 | #include <linux/seq_file.h> | |
41 | #include <linux/root_dev.h> | |
1cf3d8b3 | 42 | #include <linux/of.h> |
cedddd81 | 43 | #include <linux/kexec.h> |
1da177e4 LT |
44 | |
45 | #include <asm/mmu.h> | |
46 | #include <asm/processor.h> | |
47 | #include <asm/io.h> | |
48 | #include <asm/pgtable.h> | |
49 | #include <asm/prom.h> | |
50 | #include <asm/rtas.h> | |
51 | #include <asm/pci-bridge.h> | |
52 | #include <asm/iommu.h> | |
53 | #include <asm/dma.h> | |
54 | #include <asm/machdep.h> | |
55 | #include <asm/irq.h> | |
56 | #include <asm/time.h> | |
57 | #include <asm/nvram.h> | |
180a3362 | 58 | #include <asm/pmc.h> |
bbeb3f4c | 59 | #include <asm/mpic.h> |
0b05ac6e | 60 | #include <asm/xics.h> |
d387899f | 61 | #include <asm/ppc-pci.h> |
69a80d3f PM |
62 | #include <asm/i8259.h> |
63 | #include <asm/udbg.h> | |
2249ca9d | 64 | #include <asm/smp.h> |
577830b0 | 65 | #include <asm/firmware.h> |
bed59275 | 66 | #include <asm/eeh.h> |
bf99de36 | 67 | #include <asm/reg.h> |
212bebb4 | 68 | #include <asm/plpar_wrappers.h> |
1da177e4 | 69 | |
577830b0 | 70 | #include "pseries.h" |
a1218720 | 71 | |
81f14997 RJ |
72 | int CMO_PrPSP = -1; |
73 | int CMO_SecPSP = -1; | |
e589a440 | 74 | unsigned long CMO_PageSize = (ASM_CONST(1) << IOMMU_PAGE_SHIFT_4K); |
d617a402 | 75 | EXPORT_SYMBOL(CMO_PageSize); |
1da177e4 | 76 | |
1da177e4 LT |
77 | int fwnmi_active; /* TRUE if an FWNMI handler is present */ |
78 | ||
0ebfff14 | 79 | static struct device_node *pSeries_mpic_node; |
1da177e4 | 80 | |
8446196a | 81 | static void pSeries_show_cpuinfo(struct seq_file *m) |
1da177e4 LT |
82 | { |
83 | struct device_node *root; | |
84 | const char *model = ""; | |
85 | ||
86 | root = of_find_node_by_path("/"); | |
87 | if (root) | |
e2eb6392 | 88 | model = of_get_property(root, "model", NULL); |
1da177e4 LT |
89 | seq_printf(m, "machine\t\t: CHRP %s\n", model); |
90 | of_node_put(root); | |
91 | } | |
92 | ||
93 | /* Initialize firmware assisted non-maskable interrupts if | |
94 | * the firmware supports this feature. | |
1da177e4 LT |
95 | */ |
96 | static void __init fwnmi_init(void) | |
97 | { | |
8c4f1f29 ME |
98 | unsigned long system_reset_addr, machine_check_addr; |
99 | ||
1da177e4 LT |
100 | int ibm_nmi_register = rtas_token("ibm,nmi-register"); |
101 | if (ibm_nmi_register == RTAS_UNKNOWN_SERVICE) | |
102 | return; | |
8c4f1f29 ME |
103 | |
104 | /* If the kernel's not linked at zero we point the firmware at low | |
105 | * addresses anyway, and use a trampoline to get to the real code. */ | |
106 | system_reset_addr = __pa(system_reset_fwnmi) - PHYSICAL_START; | |
107 | machine_check_addr = __pa(machine_check_fwnmi) - PHYSICAL_START; | |
108 | ||
109 | if (0 == rtas_call(ibm_nmi_register, 2, 1, NULL, system_reset_addr, | |
110 | machine_check_addr)) | |
1da177e4 LT |
111 | fwnmi_active = 1; |
112 | } | |
113 | ||
541b2755 | 114 | static void pseries_8259_cascade(unsigned int irq, struct irq_desc *desc) |
b9e5b4e6 | 115 | { |
ec775d0e | 116 | struct irq_chip *chip = irq_desc_get_chip(desc); |
35a84c2f | 117 | unsigned int cascade_irq = i8259_irq(); |
79f26c26 | 118 | |
0ebfff14 | 119 | if (cascade_irq != NO_IRQ) |
7d12e780 | 120 | generic_handle_irq(cascade_irq); |
79f26c26 LB |
121 | |
122 | chip->irq_eoi(&desc->irq_data); | |
b9e5b4e6 BH |
123 | } |
124 | ||
30d6ad25 | 125 | static void __init pseries_setup_i8259_cascade(void) |
032ace7e ME |
126 | { |
127 | struct device_node *np, *old, *found = NULL; | |
30d6ad25 | 128 | unsigned int cascade; |
032ace7e ME |
129 | const u32 *addrp; |
130 | unsigned long intack = 0; | |
30d6ad25 | 131 | int naddr; |
032ace7e | 132 | |
30d6ad25 | 133 | for_each_node_by_type(np, "interrupt-controller") { |
032ace7e ME |
134 | if (of_device_is_compatible(np, "chrp,iic")) { |
135 | found = np; | |
136 | break; | |
137 | } | |
30d6ad25 ME |
138 | } |
139 | ||
032ace7e | 140 | if (found == NULL) { |
30d6ad25 | 141 | printk(KERN_DEBUG "pic: no ISA interrupt controller\n"); |
032ace7e ME |
142 | return; |
143 | } | |
30d6ad25 | 144 | |
032ace7e ME |
145 | cascade = irq_of_parse_and_map(found, 0); |
146 | if (cascade == NO_IRQ) { | |
30d6ad25 | 147 | printk(KERN_ERR "pic: failed to map cascade interrupt"); |
032ace7e ME |
148 | return; |
149 | } | |
30d6ad25 | 150 | pr_debug("pic: cascade mapped to irq %d\n", cascade); |
032ace7e ME |
151 | |
152 | for (old = of_node_get(found); old != NULL ; old = np) { | |
153 | np = of_get_parent(old); | |
154 | of_node_put(old); | |
155 | if (np == NULL) | |
156 | break; | |
157 | if (strcmp(np->name, "pci") != 0) | |
158 | continue; | |
159 | addrp = of_get_property(np, "8259-interrupt-acknowledge", NULL); | |
160 | if (addrp == NULL) | |
161 | continue; | |
162 | naddr = of_n_addr_cells(np); | |
163 | intack = addrp[naddr-1]; | |
164 | if (naddr > 1) | |
165 | intack |= ((unsigned long)addrp[naddr-2]) << 32; | |
166 | } | |
167 | if (intack) | |
30d6ad25 | 168 | printk(KERN_DEBUG "pic: PCI 8259 intack at 0x%016lx\n", intack); |
032ace7e ME |
169 | i8259_init(found, intack); |
170 | of_node_put(found); | |
ec775d0e | 171 | irq_set_chained_handler(cascade, pseries_8259_cascade); |
032ace7e ME |
172 | } |
173 | ||
0ebfff14 | 174 | static void __init pseries_mpic_init_IRQ(void) |
1da177e4 | 175 | { |
f01567d6 | 176 | struct device_node *np; |
954a46e2 | 177 | const unsigned int *opprop; |
1da177e4 | 178 | unsigned long openpic_addr = 0; |
0ebfff14 BH |
179 | int naddr, n, i, opplen; |
180 | struct mpic *mpic; | |
1da177e4 | 181 | |
0ebfff14 | 182 | np = of_find_node_by_path("/"); |
a8bda5dd | 183 | naddr = of_n_addr_cells(np); |
e2eb6392 | 184 | opprop = of_get_property(np, "platform-open-pic", &opplen); |
b0d436c7 | 185 | if (opprop != NULL) { |
0ebfff14 | 186 | openpic_addr = of_read_number(opprop, naddr); |
1da177e4 LT |
187 | printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr); |
188 | } | |
0ebfff14 | 189 | of_node_put(np); |
1da177e4 LT |
190 | |
191 | BUG_ON(openpic_addr == 0); | |
192 | ||
1da177e4 | 193 | /* Setup the openpic driver */ |
e55d7f73 KM |
194 | mpic = mpic_alloc(pSeries_mpic_node, openpic_addr, |
195 | MPIC_NO_RESET, 16, 0, " MPIC "); | |
0ebfff14 BH |
196 | BUG_ON(mpic == NULL); |
197 | ||
198 | /* Add ISUs */ | |
199 | opplen /= sizeof(u32); | |
200 | for (n = 0, i = naddr; i < opplen; i += naddr, n++) { | |
201 | unsigned long isuaddr = of_read_number(opprop + i, naddr); | |
202 | mpic_assign_isu(mpic, n, isuaddr); | |
203 | } | |
204 | ||
0b05ac6e BH |
205 | /* Setup top-level get_irq */ |
206 | ppc_md.get_irq = mpic_get_irq; | |
207 | ||
0ebfff14 BH |
208 | /* All ISUs are setup, complete initialization */ |
209 | mpic_init(mpic); | |
210 | ||
211 | /* Look for cascade */ | |
f01567d6 | 212 | pseries_setup_i8259_cascade(); |
1da177e4 LT |
213 | } |
214 | ||
032ace7e ME |
215 | static void __init pseries_xics_init_IRQ(void) |
216 | { | |
0b05ac6e | 217 | xics_init(); |
30d6ad25 | 218 | pseries_setup_i8259_cascade(); |
032ace7e ME |
219 | } |
220 | ||
180a3362 ME |
221 | static void pseries_lpar_enable_pmcs(void) |
222 | { | |
223 | unsigned long set, reset; | |
224 | ||
180a3362 ME |
225 | set = 1UL << 63; |
226 | reset = 0; | |
227 | plpar_hcall_norets(H_PERFMON, set, reset); | |
180a3362 ME |
228 | } |
229 | ||
0ebfff14 BH |
230 | static void __init pseries_discover_pic(void) |
231 | { | |
232 | struct device_node *np; | |
954a46e2 | 233 | const char *typep; |
0ebfff14 BH |
234 | |
235 | for (np = NULL; (np = of_find_node_by_name(np, | |
236 | "interrupt-controller"));) { | |
e2eb6392 | 237 | typep = of_get_property(np, "compatible", NULL); |
0ebfff14 BH |
238 | if (strstr(typep, "open-pic")) { |
239 | pSeries_mpic_node = of_node_get(np); | |
240 | ppc_md.init_IRQ = pseries_mpic_init_IRQ; | |
dce623e0 | 241 | setup_kexec_cpu_down_mpic(); |
0ebfff14 | 242 | smp_init_pseries_mpic(); |
0ebfff14 BH |
243 | return; |
244 | } else if (strstr(typep, "ppc-xicp")) { | |
032ace7e | 245 | ppc_md.init_IRQ = pseries_xics_init_IRQ; |
dce623e0 | 246 | setup_kexec_cpu_down_xics(); |
0ebfff14 | 247 | smp_init_pseries_xics(); |
0ebfff14 BH |
248 | return; |
249 | } | |
250 | } | |
251 | printk(KERN_ERR "pSeries_discover_pic: failed to recognize" | |
252 | " interrupt-controller\n"); | |
253 | } | |
254 | ||
2eb4afb6 KG |
255 | static int pci_dn_reconfig_notifier(struct notifier_block *nb, unsigned long action, void *node) |
256 | { | |
257 | struct device_node *np = node; | |
258 | struct pci_dn *pci = NULL; | |
259 | int err = NOTIFY_OK; | |
260 | ||
261 | switch (action) { | |
1cf3d8b3 | 262 | case OF_RECONFIG_ATTACH_NODE: |
2eb4afb6 | 263 | pci = np->parent->data; |
eb740b5f | 264 | if (pci) { |
2eb4afb6 | 265 | update_dn_pci_info(np, pci->phb); |
eb740b5f GS |
266 | |
267 | /* Create EEH device for the OF node */ | |
268 | eeh_dev_init(np, pci->phb); | |
269 | } | |
2eb4afb6 KG |
270 | break; |
271 | default: | |
272 | err = NOTIFY_DONE; | |
273 | break; | |
274 | } | |
275 | return err; | |
276 | } | |
277 | ||
278 | static struct notifier_block pci_dn_reconfig_nb = { | |
279 | .notifier_call = pci_dn_reconfig_notifier, | |
280 | }; | |
281 | ||
af442a1b NA |
282 | struct kmem_cache *dtl_cache; |
283 | ||
abf917cd | 284 | #ifdef CONFIG_VIRT_CPU_ACCOUNTING_NATIVE |
cf9efce0 PM |
285 | /* |
286 | * Allocate space for the dispatch trace log for all possible cpus | |
287 | * and register the buffers with the hypervisor. This is used for | |
288 | * computing time stolen by the hypervisor. | |
289 | */ | |
290 | static int alloc_dispatch_logs(void) | |
291 | { | |
292 | int cpu, ret; | |
293 | struct paca_struct *pp; | |
294 | struct dtl_entry *dtl; | |
295 | ||
296 | if (!firmware_has_feature(FW_FEATURE_SPLPAR)) | |
297 | return 0; | |
298 | ||
af442a1b | 299 | if (!dtl_cache) |
127493d5 | 300 | return 0; |
127493d5 | 301 | |
cf9efce0 PM |
302 | for_each_possible_cpu(cpu) { |
303 | pp = &paca[cpu]; | |
127493d5 | 304 | dtl = kmem_cache_alloc(dtl_cache, GFP_KERNEL); |
cf9efce0 PM |
305 | if (!dtl) { |
306 | pr_warn("Failed to allocate dispatch trace log for cpu %d\n", | |
307 | cpu); | |
308 | pr_warn("Stolen time statistics will be unreliable\n"); | |
309 | break; | |
310 | } | |
311 | ||
312 | pp->dtl_ridx = 0; | |
313 | pp->dispatch_log = dtl; | |
314 | pp->dispatch_log_end = dtl + N_DISPATCH_LOG; | |
315 | pp->dtl_curr = dtl; | |
316 | } | |
317 | ||
318 | /* Register the DTL for the current (boot) cpu */ | |
319 | dtl = get_paca()->dispatch_log; | |
320 | get_paca()->dtl_ridx = 0; | |
321 | get_paca()->dtl_curr = dtl; | |
322 | get_paca()->lppaca_ptr->dtl_idx = 0; | |
323 | ||
324 | /* hypervisor reads buffer length from this field */ | |
7ffcf8ec | 325 | dtl->enqueue_to_dispatch_time = cpu_to_be32(DISPATCH_LOG_BYTES); |
cf9efce0 PM |
326 | ret = register_dtl(hard_smp_processor_id(), __pa(dtl)); |
327 | if (ret) | |
711ef84e AB |
328 | pr_err("WARNING: DTL registration of cpu %d (hw %d) failed " |
329 | "with %d\n", smp_processor_id(), | |
330 | hard_smp_processor_id(), ret); | |
cf9efce0 PM |
331 | get_paca()->lppaca_ptr->dtl_enable_mask = 2; |
332 | ||
333 | return 0; | |
334 | } | |
abf917cd | 335 | #else /* !CONFIG_VIRT_CPU_ACCOUNTING_NATIVE */ |
af442a1b NA |
336 | static inline int alloc_dispatch_logs(void) |
337 | { | |
338 | return 0; | |
339 | } | |
abf917cd | 340 | #endif /* CONFIG_VIRT_CPU_ACCOUNTING_NATIVE */ |
cf9efce0 | 341 | |
af442a1b NA |
342 | static int alloc_dispatch_log_kmem_cache(void) |
343 | { | |
344 | dtl_cache = kmem_cache_create("dtl", DISPATCH_LOG_BYTES, | |
345 | DISPATCH_LOG_BYTES, 0, NULL); | |
346 | if (!dtl_cache) { | |
347 | pr_warn("Failed to create dispatch trace log buffer cache\n"); | |
348 | pr_warn("Stolen time statistics will be unreliable\n"); | |
349 | return 0; | |
350 | } | |
351 | ||
352 | return alloc_dispatch_logs(); | |
353 | } | |
354 | early_initcall(alloc_dispatch_log_kmem_cache); | |
355 | ||
363edbe2 | 356 | static void pseries_lpar_idle(void) |
e179816c | 357 | { |
d8c6ad31 NP |
358 | /* |
359 | * Default handler to go into low thread priority and possibly | |
360 | * low power mode by cedeing processor to hypervisor | |
e179816c | 361 | */ |
d8c6ad31 NP |
362 | |
363 | /* Indicate to hypervisor that we are idle. */ | |
364 | get_lppaca()->idle = 1; | |
365 | ||
366 | /* | |
367 | * Yield the processor to the hypervisor. We return if | |
368 | * an external interrupt occurs (which are driven prior | |
369 | * to returning here) or if a prod occurs from another | |
370 | * processor. When returning here, external interrupts | |
371 | * are enabled. | |
372 | */ | |
373 | cede_processor(); | |
374 | ||
375 | get_lppaca()->idle = 0; | |
e179816c DD |
376 | } |
377 | ||
fc8effa4 IM |
378 | /* |
379 | * Enable relocation on during exceptions. This has partition wide scope and | |
380 | * may take a while to complete, if it takes longer than one second we will | |
381 | * just give up rather than wasting any more time on this - if that turns out | |
382 | * to ever be a problem in practice we can move this into a kernel thread to | |
383 | * finish off the process later in boot. | |
384 | */ | |
a413f474 | 385 | long pSeries_enable_reloc_on_exc(void) |
fc8effa4 IM |
386 | { |
387 | long rc; | |
388 | unsigned int delay, total_delay = 0; | |
389 | ||
390 | while (1) { | |
391 | rc = enable_reloc_on_exceptions(); | |
392 | if (!H_IS_LONG_BUSY(rc)) | |
393 | return rc; | |
394 | ||
395 | delay = get_longbusy_msecs(rc); | |
396 | total_delay += delay; | |
397 | if (total_delay > 1000) { | |
398 | pr_warn("Warning: Giving up waiting to enable " | |
399 | "relocation on exceptions (%u msec)!\n", | |
400 | total_delay); | |
401 | return rc; | |
402 | } | |
403 | ||
404 | mdelay(delay); | |
405 | } | |
406 | } | |
a413f474 | 407 | EXPORT_SYMBOL(pSeries_enable_reloc_on_exc); |
fc8effa4 | 408 | |
a413f474 | 409 | long pSeries_disable_reloc_on_exc(void) |
cedddd81 IM |
410 | { |
411 | long rc; | |
412 | ||
413 | while (1) { | |
414 | rc = disable_reloc_on_exceptions(); | |
415 | if (!H_IS_LONG_BUSY(rc)) | |
416 | return rc; | |
417 | mdelay(get_longbusy_msecs(rc)); | |
418 | } | |
419 | } | |
a413f474 | 420 | EXPORT_SYMBOL(pSeries_disable_reloc_on_exc); |
cedddd81 | 421 | |
a413f474 | 422 | #ifdef CONFIG_KEXEC |
cedddd81 IM |
423 | static void pSeries_machine_kexec(struct kimage *image) |
424 | { | |
425 | long rc; | |
426 | ||
427 | if (firmware_has_feature(FW_FEATURE_SET_MODE) && | |
428 | (image->type != KEXEC_TYPE_CRASH)) { | |
429 | rc = pSeries_disable_reloc_on_exc(); | |
430 | if (rc != H_SUCCESS) | |
431 | pr_warning("Warning: Failed to disable relocation on " | |
432 | "exceptions: %ld\n", rc); | |
433 | } | |
434 | ||
435 | default_machine_kexec(image); | |
436 | } | |
437 | #endif | |
438 | ||
e844b1ee AB |
439 | #ifdef __LITTLE_ENDIAN__ |
440 | long pseries_big_endian_exceptions(void) | |
441 | { | |
442 | long rc; | |
443 | ||
444 | while (1) { | |
445 | rc = enable_big_endian_exceptions(); | |
446 | if (!H_IS_LONG_BUSY(rc)) | |
447 | return rc; | |
448 | mdelay(get_longbusy_msecs(rc)); | |
449 | } | |
450 | } | |
451 | ||
452 | static long pseries_little_endian_exceptions(void) | |
453 | { | |
454 | long rc; | |
455 | ||
456 | while (1) { | |
457 | rc = enable_little_endian_exceptions(); | |
458 | if (!H_IS_LONG_BUSY(rc)) | |
459 | return rc; | |
460 | mdelay(get_longbusy_msecs(rc)); | |
461 | } | |
462 | } | |
463 | #endif | |
464 | ||
0ebfff14 BH |
465 | static void __init pSeries_setup_arch(void) |
466 | { | |
b71d47c1 | 467 | set_arch_panic_timeout(10, ARCH_PANIC_TIMEOUT); |
a934904d | 468 | |
0ebfff14 BH |
469 | /* Discover PIC type and setup ppc_md accordingly */ |
470 | pseries_discover_pic(); | |
471 | ||
1da177e4 LT |
472 | /* openpic global configuration register (64-bit format). */ |
473 | /* openpic Interrupt Source Unit pointer (64-bit format). */ | |
474 | /* python0 facility area (mmio) (64-bit format) REAL address. */ | |
475 | ||
476 | /* init to some ~sane value until calibrate_delay() runs */ | |
477 | loops_per_jiffy = 50000000; | |
478 | ||
1da177e4 LT |
479 | fwnmi_init(); |
480 | ||
673c9756 BH |
481 | /* By default, only probe PCI (can be overriden by rtas_pci) */ |
482 | pci_add_flags(PCI_PROBE_ONLY); | |
3c13be01 | 483 | |
1da177e4 LT |
484 | /* Find and initialize PCI host bridges */ |
485 | init_pci_config_tokens(); | |
1da177e4 | 486 | find_and_init_phbs(); |
1cf3d8b3 | 487 | of_reconfig_notifier_register(&pci_dn_reconfig_nb); |
1da177e4 | 488 | |
1da177e4 LT |
489 | pSeries_nvram_init(); |
490 | ||
363edbe2 | 491 | if (firmware_has_feature(FW_FEATURE_LPAR)) { |
8d15a3e5 | 492 | vpa_init(boot_cpuid); |
363edbe2 | 493 | ppc_md.power_save = pseries_lpar_idle; |
180a3362 | 494 | ppc_md.enable_pmcs = pseries_lpar_enable_pmcs; |
363edbe2 VS |
495 | } else { |
496 | /* No special idle routine */ | |
180a3362 | 497 | ppc_md.enable_pmcs = power4_enable_pmcs; |
363edbe2 | 498 | } |
fc8effa4 | 499 | |
d82fb31a KSS |
500 | ppc_md.pcibios_root_bridge_prepare = pseries_root_bridge_prepare; |
501 | ||
fc8effa4 IM |
502 | if (firmware_has_feature(FW_FEATURE_SET_MODE)) { |
503 | long rc; | |
504 | if ((rc = pSeries_enable_reloc_on_exc()) != H_SUCCESS) { | |
505 | pr_warn("Unable to enable relocation on exceptions: " | |
506 | "%ld\n", rc); | |
507 | } | |
508 | } | |
1da177e4 LT |
509 | } |
510 | ||
511 | static int __init pSeries_init_panel(void) | |
512 | { | |
513 | /* Manually leave the kernel version on the panel. */ | |
514 | ppc_md.progress("Linux ppc64\n", 0); | |
96b644bd | 515 | ppc_md.progress(init_utsname()->version, 0); |
1da177e4 LT |
516 | |
517 | return 0; | |
518 | } | |
f86d6b9b | 519 | machine_arch_initcall(pseries, pSeries_init_panel); |
1da177e4 | 520 | |
4474ef05 | 521 | static int pseries_set_dabr(unsigned long dabr, unsigned long dabrx) |
cab0af98 | 522 | { |
76032de8 | 523 | return plpar_hcall_norets(H_SET_DABR, dabr); |
cab0af98 ME |
524 | } |
525 | ||
4474ef05 | 526 | static int pseries_set_xdabr(unsigned long dabr, unsigned long dabrx) |
76032de8 | 527 | { |
4474ef05 MN |
528 | /* Have to set at least one bit in the DABRX according to PAPR */ |
529 | if (dabrx == 0 && dabr == 0) | |
530 | dabrx = DABRX_USER; | |
531 | /* PAPR says we can only set kernel and user bits */ | |
cd144573 | 532 | dabrx &= DABRX_KERNEL | DABRX_USER; |
4474ef05 MN |
533 | |
534 | return plpar_hcall_norets(H_SET_XDABR, dabr, dabrx); | |
76032de8 | 535 | } |
1da177e4 | 536 | |
bf99de36 MN |
537 | static int pseries_set_dawr(unsigned long dawr, unsigned long dawrx) |
538 | { | |
539 | /* PAPR says we can't set HYP */ | |
540 | dawrx &= ~DAWRX_HYP; | |
541 | ||
542 | return plapr_set_watchpoint0(dawr, dawrx); | |
543 | } | |
544 | ||
e46de429 RJ |
545 | #define CMO_CHARACTERISTICS_TOKEN 44 |
546 | #define CMO_MAXLENGTH 1026 | |
547 | ||
9ee820fa BK |
548 | void pSeries_coalesce_init(void) |
549 | { | |
550 | struct hvcall_mpp_x_data mpp_x_data; | |
551 | ||
552 | if (firmware_has_feature(FW_FEATURE_CMO) && !h_get_mpp_x(&mpp_x_data)) | |
553 | powerpc_firmware_features |= FW_FEATURE_XCMO; | |
554 | else | |
555 | powerpc_firmware_features &= ~FW_FEATURE_XCMO; | |
556 | } | |
557 | ||
e46de429 RJ |
558 | /** |
559 | * fw_cmo_feature_init - FW_FEATURE_CMO is not stored in ibm,hypertas-functions, | |
560 | * handle that here. (Stolen from parse_system_parameter_string) | |
561 | */ | |
562 | void pSeries_cmo_feature_init(void) | |
563 | { | |
564 | char *ptr, *key, *value, *end; | |
565 | int call_status; | |
e589a440 | 566 | int page_order = IOMMU_PAGE_SHIFT_4K; |
e46de429 RJ |
567 | |
568 | pr_debug(" -> fw_cmo_feature_init()\n"); | |
569 | spin_lock(&rtas_data_buf_lock); | |
570 | memset(rtas_data_buf, 0, RTAS_DATA_BUF_SIZE); | |
571 | call_status = rtas_call(rtas_token("ibm,get-system-parameter"), 3, 1, | |
572 | NULL, | |
573 | CMO_CHARACTERISTICS_TOKEN, | |
574 | __pa(rtas_data_buf), | |
575 | RTAS_DATA_BUF_SIZE); | |
576 | ||
577 | if (call_status != 0) { | |
578 | spin_unlock(&rtas_data_buf_lock); | |
579 | pr_debug("CMO not available\n"); | |
580 | pr_debug(" <- fw_cmo_feature_init()\n"); | |
581 | return; | |
582 | } | |
583 | ||
584 | end = rtas_data_buf + CMO_MAXLENGTH - 2; | |
585 | ptr = rtas_data_buf + 2; /* step over strlen value */ | |
586 | key = value = ptr; | |
587 | ||
588 | while (*ptr && (ptr <= end)) { | |
589 | /* Separate the key and value by replacing '=' with '\0' and | |
590 | * point the value at the string after the '=' | |
591 | */ | |
592 | if (ptr[0] == '=') { | |
593 | ptr[0] = '\0'; | |
594 | value = ptr + 1; | |
595 | } else if (ptr[0] == '\0' || ptr[0] == ',') { | |
596 | /* Terminate the string containing the key/value pair */ | |
597 | ptr[0] = '\0'; | |
598 | ||
599 | if (key == value) { | |
600 | pr_debug("Malformed key/value pair\n"); | |
601 | /* Never found a '=', end processing */ | |
602 | break; | |
603 | } | |
604 | ||
81f14997 RJ |
605 | if (0 == strcmp(key, "CMOPageSize")) |
606 | page_order = simple_strtol(value, NULL, 10); | |
607 | else if (0 == strcmp(key, "PrPSP")) | |
608 | CMO_PrPSP = simple_strtol(value, NULL, 10); | |
e46de429 | 609 | else if (0 == strcmp(key, "SecPSP")) |
81f14997 | 610 | CMO_SecPSP = simple_strtol(value, NULL, 10); |
e46de429 RJ |
611 | value = key = ptr + 1; |
612 | } | |
613 | ptr++; | |
614 | } | |
615 | ||
81f14997 RJ |
616 | /* Page size is returned as the power of 2 of the page size, |
617 | * convert to the page size in bytes before returning | |
618 | */ | |
619 | CMO_PageSize = 1 << page_order; | |
620 | pr_debug("CMO_PageSize = %lu\n", CMO_PageSize); | |
621 | ||
622 | if (CMO_PrPSP != -1 || CMO_SecPSP != -1) { | |
e46de429 | 623 | pr_info("CMO enabled\n"); |
81f14997 RJ |
624 | pr_debug("CMO enabled, PrPSP=%d, SecPSP=%d\n", CMO_PrPSP, |
625 | CMO_SecPSP); | |
e46de429 | 626 | powerpc_firmware_features |= FW_FEATURE_CMO; |
9ee820fa | 627 | pSeries_coalesce_init(); |
e46de429 | 628 | } else |
81f14997 RJ |
629 | pr_debug("CMO not enabled, PrPSP=%d, SecPSP=%d\n", CMO_PrPSP, |
630 | CMO_SecPSP); | |
e46de429 RJ |
631 | spin_unlock(&rtas_data_buf_lock); |
632 | pr_debug(" <- fw_cmo_feature_init()\n"); | |
633 | } | |
634 | ||
1da177e4 LT |
635 | /* |
636 | * Early initialization. Relocation is on but do not reference unbolted pages | |
637 | */ | |
638 | static void __init pSeries_init_early(void) | |
639 | { | |
f7ebf352 | 640 | pr_debug(" -> pSeries_init_early()\n"); |
1da177e4 | 641 | |
4d2bb3f5 | 642 | #ifdef CONFIG_HVC_CONSOLE |
57cfb814 | 643 | if (firmware_has_feature(FW_FEATURE_LPAR)) |
4d2bb3f5 BH |
644 | hvc_vio_init_early(); |
645 | #endif | |
06c88766 | 646 | if (firmware_has_feature(FW_FEATURE_XDABR)) |
76032de8 | 647 | ppc_md.set_dabr = pseries_set_xdabr; |
06c88766 MN |
648 | else if (firmware_has_feature(FW_FEATURE_DABR)) |
649 | ppc_md.set_dabr = pseries_set_dabr; | |
1da177e4 | 650 | |
bf99de36 MN |
651 | if (firmware_has_feature(FW_FEATURE_SET_MODE)) |
652 | ppc_md.set_dawr = pseries_set_dawr; | |
653 | ||
e46de429 | 654 | pSeries_cmo_feature_init(); |
1da177e4 LT |
655 | iommu_init_early_pSeries(); |
656 | ||
f7ebf352 | 657 | pr_debug(" <- pSeries_init_early()\n"); |
1da177e4 LT |
658 | } |
659 | ||
1da177e4 LT |
660 | /* |
661 | * Called very early, MMU is off, device-tree isn't unflattened | |
662 | */ | |
1da177e4 | 663 | |
f0ff7eb4 NF |
664 | static int __init pseries_probe_fw_features(unsigned long node, |
665 | const char *uname, int depth, | |
666 | void *data) | |
1da177e4 | 667 | { |
f0ff7eb4 | 668 | const char *prop; |
ca8ffc97 | 669 | unsigned long len; |
f0ff7eb4 NF |
670 | static int hypertas_found; |
671 | static int vec5_found; | |
ca8ffc97 | 672 | |
f0ff7eb4 | 673 | if (depth != 1) |
ca8ffc97 MN |
674 | return 0; |
675 | ||
f0ff7eb4 NF |
676 | if (!strcmp(uname, "rtas") || !strcmp(uname, "rtas@0")) { |
677 | prop = of_get_flat_dt_prop(node, "ibm,hypertas-functions", | |
678 | &len); | |
679 | if (prop) { | |
680 | powerpc_firmware_features |= FW_FEATURE_LPAR; | |
681 | fw_hypertas_feature_init(prop, len); | |
682 | } | |
683 | ||
684 | hypertas_found = 1; | |
685 | } | |
e8222502 | 686 | |
f0ff7eb4 NF |
687 | if (!strcmp(uname, "chosen")) { |
688 | prop = of_get_flat_dt_prop(node, "ibm,architecture-vec-5", | |
689 | &len); | |
690 | if (prop) | |
691 | fw_vec5_feature_init(prop, len); | |
692 | ||
693 | vec5_found = 1; | |
694 | } | |
e8222502 | 695 | |
f0ff7eb4 | 696 | return hypertas_found && vec5_found; |
e8222502 BH |
697 | } |
698 | ||
699 | static int __init pSeries_probe(void) | |
700 | { | |
133dda1e | 701 | unsigned long root = of_get_flat_dt_root(); |
5773bbcd AB |
702 | char *dtype = of_get_flat_dt_prop(root, "device_type", NULL); |
703 | ||
e8222502 BH |
704 | if (dtype == NULL) |
705 | return 0; | |
706 | if (strcmp(dtype, "chrp")) | |
1da177e4 LT |
707 | return 0; |
708 | ||
133dda1e AB |
709 | /* Cell blades firmware claims to be chrp while it's not. Until this |
710 | * is fixed, we need to avoid those here. | |
711 | */ | |
712 | if (of_flat_dt_is_compatible(root, "IBM,CPBW-1.0") || | |
713 | of_flat_dt_is_compatible(root, "IBM,CBEA")) | |
714 | return 0; | |
715 | ||
f7ebf352 | 716 | pr_debug("pSeries detected, looking for LPAR capability...\n"); |
1da177e4 | 717 | |
e8222502 | 718 | /* Now try to figure out if we are running on LPAR */ |
f0ff7eb4 | 719 | of_scan_flat_dt(pseries_probe_fw_features, NULL); |
e8222502 | 720 | |
e844b1ee AB |
721 | #ifdef __LITTLE_ENDIAN__ |
722 | if (firmware_has_feature(FW_FEATURE_SET_MODE)) { | |
723 | long rc; | |
724 | /* | |
725 | * Tell the hypervisor that we want our exceptions to | |
726 | * be taken in little endian mode. If this fails we don't | |
727 | * want to use BUG() because it will trigger an exception. | |
728 | */ | |
729 | rc = pseries_little_endian_exceptions(); | |
730 | if (rc) { | |
731 | ppc_md.progress("H_SET_MODE LE exception fail", 0); | |
732 | panic("Could not enable little endian exceptions"); | |
733 | } | |
734 | } | |
735 | #endif | |
736 | ||
a2235354 AB |
737 | if (firmware_has_feature(FW_FEATURE_LPAR)) |
738 | hpte_init_lpar(); | |
739 | else | |
740 | hpte_init_native(); | |
741 | ||
f7ebf352 ME |
742 | pr_debug("Machine is%s LPAR !\n", |
743 | (powerpc_firmware_features & FW_FEATURE_LPAR) ? "" : " not"); | |
57cfb814 | 744 | |
1da177e4 LT |
745 | return 1; |
746 | } | |
747 | ||
4267292b PM |
748 | static int pSeries_pci_probe_mode(struct pci_bus *bus) |
749 | { | |
57cfb814 | 750 | if (firmware_has_feature(FW_FEATURE_LPAR)) |
4267292b PM |
751 | return PCI_PROBE_DEVTREE; |
752 | return PCI_PROBE_NORMAL; | |
753 | } | |
754 | ||
5d30bf30 MA |
755 | /** |
756 | * pSeries_power_off - tell firmware about how to power off the system. | |
757 | * | |
758 | * This function calls either the power-off rtas token in normal cases | |
759 | * or the ibm,power-off-ups token (if present & requested) in case of | |
760 | * a power failure. If power-off token is used, power on will only be | |
761 | * possible with power button press. If ibm,power-off-ups token is used | |
762 | * it will allow auto poweron after power is restored. | |
763 | */ | |
541b2755 | 764 | static void pSeries_power_off(void) |
5d30bf30 MA |
765 | { |
766 | int rc; | |
767 | int rtas_poweroff_ups_token = rtas_token("ibm,power-off-ups"); | |
768 | ||
769 | if (rtas_flash_term_hook) | |
770 | rtas_flash_term_hook(SYS_POWER_OFF); | |
771 | ||
772 | if (rtas_poweron_auto == 0 || | |
773 | rtas_poweroff_ups_token == RTAS_UNKNOWN_SERVICE) { | |
774 | rc = rtas_call(rtas_token("power-off"), 2, 1, NULL, -1, -1); | |
775 | printk(KERN_INFO "RTAS power-off returned %d\n", rc); | |
776 | } else { | |
777 | rc = rtas_call(rtas_poweroff_ups_token, 0, 1, NULL); | |
778 | printk(KERN_INFO "RTAS ibm,power-off-ups returned %d\n", rc); | |
779 | } | |
780 | for (;;); | |
781 | } | |
782 | ||
bed59275 SR |
783 | #ifndef CONFIG_PCI |
784 | void pSeries_final_fixup(void) { } | |
785 | #endif | |
786 | ||
e8222502 BH |
787 | define_machine(pseries) { |
788 | .name = "pSeries", | |
1da177e4 LT |
789 | .probe = pSeries_probe, |
790 | .setup_arch = pSeries_setup_arch, | |
791 | .init_early = pSeries_init_early, | |
0dd194d0 | 792 | .show_cpuinfo = pSeries_show_cpuinfo, |
1da177e4 LT |
793 | .log_error = pSeries_log_error, |
794 | .pcibios_fixup = pSeries_final_fixup, | |
4267292b | 795 | .pci_probe_mode = pSeries_pci_probe_mode, |
f4fcbbe9 | 796 | .restart = rtas_restart, |
5d30bf30 | 797 | .power_off = pSeries_power_off, |
f4fcbbe9 | 798 | .halt = rtas_halt, |
8f515061 | 799 | .panic = rtas_os_term, |
773bf9c4 AB |
800 | .get_boot_time = rtas_get_boot_time, |
801 | .get_rtc_time = rtas_get_rtc_time, | |
802 | .set_rtc_time = rtas_set_rtc_time, | |
10f7e7c1 | 803 | .calibrate_decr = generic_calibrate_decr, |
6566c6f1 | 804 | .progress = rtas_progress, |
1da177e4 LT |
805 | .system_reset_exception = pSeries_system_reset_exception, |
806 | .machine_check_exception = pSeries_machine_check_exception, | |
cedddd81 IM |
807 | #ifdef CONFIG_KEXEC |
808 | .machine_kexec = pSeries_machine_kexec, | |
809 | #endif | |
1da177e4 | 810 | }; |