Commit | Line | Data |
---|---|---|
5738ec6d BH |
1 | /* |
2 | * PCI / PCI-X / PCI-Express support for 4xx parts | |
3 | * | |
4 | * Copyright 2007 Ben. Herrenschmidt <benh@kernel.crashing.org>, IBM Corp. | |
5 | * | |
a2d2e1ec BH |
6 | * Most PCI Express code is coming from Stefan Roese implementation for |
7 | * arch/ppc in the Denx tree, slightly reworked by me. | |
8 | * | |
9 | * Copyright 2007 DENX Software Engineering, Stefan Roese <sr@denx.de> | |
10 | * | |
11 | * Some of that comes itself from a previous implementation for 440SPE only | |
12 | * by Roland Dreier: | |
13 | * | |
14 | * Copyright (c) 2005 Cisco Systems. All rights reserved. | |
15 | * Roland Dreier <rolandd@cisco.com> | |
16 | * | |
5738ec6d BH |
17 | */ |
18 | ||
035ee428 BH |
19 | #undef DEBUG |
20 | ||
5738ec6d BH |
21 | #include <linux/kernel.h> |
22 | #include <linux/pci.h> | |
23 | #include <linux/init.h> | |
24 | #include <linux/of.h> | |
a2d2e1ec BH |
25 | #include <linux/bootmem.h> |
26 | #include <linux/delay.h> | |
5a0e3ad6 | 27 | #include <linux/slab.h> |
5738ec6d BH |
28 | |
29 | #include <asm/io.h> | |
30 | #include <asm/pci-bridge.h> | |
31 | #include <asm/machdep.h> | |
a2d2e1ec BH |
32 | #include <asm/dcr.h> |
33 | #include <asm/dcr-regs.h> | |
cc2e113b | 34 | #include <mm/mmu_decl.h> |
5738ec6d BH |
35 | |
36 | #include "ppc4xx_pci.h" | |
37 | ||
38 | static int dma_offset_set; | |
39 | ||
a2d2e1ec BH |
40 | #define U64_TO_U32_LOW(val) ((u32)((val) & 0x00000000ffffffffULL)) |
41 | #define U64_TO_U32_HIGH(val) ((u32)((val) >> 32)) | |
42 | ||
8308c54d JF |
43 | #define RES_TO_U32_LOW(val) \ |
44 | ((sizeof(resource_size_t) > sizeof(u32)) ? U64_TO_U32_LOW(val) : (val)) | |
45 | #define RES_TO_U32_HIGH(val) \ | |
46 | ((sizeof(resource_size_t) > sizeof(u32)) ? U64_TO_U32_HIGH(val) : (0)) | |
a2d2e1ec | 47 | |
accf5ef2 SR |
48 | static inline int ppc440spe_revA(void) |
49 | { | |
50 | /* Catch both 440SPe variants, with and without RAID6 support */ | |
51 | if ((mfspr(SPRN_PVR) & 0xffefffff) == 0x53421890) | |
52 | return 1; | |
53 | else | |
54 | return 0; | |
55 | } | |
56 | ||
c839e0ef BH |
57 | static void fixup_ppc4xx_pci_bridge(struct pci_dev *dev) |
58 | { | |
59 | struct pci_controller *hose; | |
60 | int i; | |
61 | ||
62 | if (dev->devfn != 0 || dev->bus->self != NULL) | |
63 | return; | |
64 | ||
65 | hose = pci_bus_to_host(dev->bus); | |
66 | if (hose == NULL) | |
67 | return; | |
68 | ||
69 | if (!of_device_is_compatible(hose->dn, "ibm,plb-pciex") && | |
70 | !of_device_is_compatible(hose->dn, "ibm,plb-pcix") && | |
71 | !of_device_is_compatible(hose->dn, "ibm,plb-pci")) | |
72 | return; | |
73 | ||
5ce4b596 JB |
74 | if (of_device_is_compatible(hose->dn, "ibm,plb440epx-pci") || |
75 | of_device_is_compatible(hose->dn, "ibm,plb440grx-pci")) { | |
76 | hose->indirect_type |= PPC_INDIRECT_TYPE_BROKEN_MRM; | |
77 | } | |
78 | ||
c839e0ef BH |
79 | /* Hide the PCI host BARs from the kernel as their content doesn't |
80 | * fit well in the resource management | |
81 | */ | |
82 | for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { | |
83 | dev->resource[i].start = dev->resource[i].end = 0; | |
84 | dev->resource[i].flags = 0; | |
85 | } | |
86 | ||
87 | printk(KERN_INFO "PCI: Hiding 4xx host bridge resources %s\n", | |
88 | pci_name(dev)); | |
89 | } | |
90 | DECLARE_PCI_FIXUP_HEADER(PCI_ANY_ID, PCI_ANY_ID, fixup_ppc4xx_pci_bridge); | |
91 | ||
5738ec6d BH |
92 | static int __init ppc4xx_parse_dma_ranges(struct pci_controller *hose, |
93 | void __iomem *reg, | |
94 | struct resource *res) | |
95 | { | |
96 | u64 size; | |
97 | const u32 *ranges; | |
98 | int rlen; | |
99 | int pna = of_n_addr_cells(hose->dn); | |
100 | int np = pna + 5; | |
101 | ||
102 | /* Default */ | |
103 | res->start = 0; | |
cc2e113b IY |
104 | size = 0x80000000; |
105 | res->end = size - 1; | |
5738ec6d BH |
106 | res->flags = IORESOURCE_MEM | IORESOURCE_PREFETCH; |
107 | ||
108 | /* Get dma-ranges property */ | |
109 | ranges = of_get_property(hose->dn, "dma-ranges", &rlen); | |
110 | if (ranges == NULL) | |
111 | goto out; | |
112 | ||
113 | /* Walk it */ | |
114 | while ((rlen -= np * 4) >= 0) { | |
115 | u32 pci_space = ranges[0]; | |
116 | u64 pci_addr = of_read_number(ranges + 1, 2); | |
117 | u64 cpu_addr = of_translate_dma_address(hose->dn, ranges + 3); | |
118 | size = of_read_number(ranges + pna + 3, 2); | |
119 | ranges += np; | |
120 | if (cpu_addr == OF_BAD_ADDR || size == 0) | |
121 | continue; | |
122 | ||
123 | /* We only care about memory */ | |
124 | if ((pci_space & 0x03000000) != 0x02000000) | |
125 | continue; | |
126 | ||
127 | /* We currently only support memory at 0, and pci_addr | |
128 | * within 32 bits space | |
129 | */ | |
130 | if (cpu_addr != 0 || pci_addr > 0xffffffff) { | |
131 | printk(KERN_WARNING "%s: Ignored unsupported dma range" | |
132 | " 0x%016llx...0x%016llx -> 0x%016llx\n", | |
133 | hose->dn->full_name, | |
134 | pci_addr, pci_addr + size - 1, cpu_addr); | |
135 | continue; | |
136 | } | |
137 | ||
138 | /* Check if not prefetchable */ | |
139 | if (!(pci_space & 0x40000000)) | |
140 | res->flags &= ~IORESOURCE_PREFETCH; | |
141 | ||
142 | ||
143 | /* Use that */ | |
144 | res->start = pci_addr; | |
5738ec6d | 145 | /* Beware of 32 bits resources */ |
8308c54d JF |
146 | if (sizeof(resource_size_t) == sizeof(u32) && |
147 | (pci_addr + size) > 0x100000000ull) | |
5738ec6d BH |
148 | res->end = 0xffffffff; |
149 | else | |
5738ec6d BH |
150 | res->end = res->start + size - 1; |
151 | break; | |
152 | } | |
153 | ||
154 | /* We only support one global DMA offset */ | |
155 | if (dma_offset_set && pci_dram_offset != res->start) { | |
156 | printk(KERN_ERR "%s: dma-ranges(s) mismatch\n", | |
157 | hose->dn->full_name); | |
158 | return -ENXIO; | |
159 | } | |
160 | ||
161 | /* Check that we can fit all of memory as we don't support | |
162 | * DMA bounce buffers | |
163 | */ | |
164 | if (size < total_memory) { | |
165 | printk(KERN_ERR "%s: dma-ranges too small " | |
cc2e113b IY |
166 | "(size=%llx total_memory=%llx)\n", |
167 | hose->dn->full_name, size, (u64)total_memory); | |
5738ec6d BH |
168 | return -ENXIO; |
169 | } | |
170 | ||
171 | /* Check we are a power of 2 size and that base is a multiple of size*/ | |
cc2e113b | 172 | if ((size & (size - 1)) != 0 || |
5738ec6d BH |
173 | (res->start & (size - 1)) != 0) { |
174 | printk(KERN_ERR "%s: dma-ranges unaligned\n", | |
175 | hose->dn->full_name); | |
176 | return -ENXIO; | |
177 | } | |
178 | ||
179 | /* Check that we are fully contained within 32 bits space */ | |
180 | if (res->end > 0xffffffff) { | |
181 | printk(KERN_ERR "%s: dma-ranges outside of 32 bits space\n", | |
182 | hose->dn->full_name); | |
183 | return -ENXIO; | |
184 | } | |
185 | out: | |
186 | dma_offset_set = 1; | |
187 | pci_dram_offset = res->start; | |
466c2bc7 TB |
188 | hose->dma_window_base_cur = res->start; |
189 | hose->dma_window_size = resource_size(res); | |
5738ec6d BH |
190 | |
191 | printk(KERN_INFO "4xx PCI DMA offset set to 0x%08lx\n", | |
192 | pci_dram_offset); | |
466c2bc7 TB |
193 | printk(KERN_INFO "4xx PCI DMA window base to 0x%016llx\n", |
194 | (unsigned long long)hose->dma_window_base_cur); | |
195 | printk(KERN_INFO "DMA window size 0x%016llx\n", | |
196 | (unsigned long long)hose->dma_window_size); | |
5738ec6d BH |
197 | return 0; |
198 | } | |
199 | ||
200 | /* | |
201 | * 4xx PCI 2.x part | |
202 | */ | |
c839e0ef | 203 | |
84d727a1 BH |
204 | static int __init ppc4xx_setup_one_pci_PMM(struct pci_controller *hose, |
205 | void __iomem *reg, | |
206 | u64 plb_addr, | |
207 | u64 pci_addr, | |
208 | u64 size, | |
209 | unsigned int flags, | |
210 | int index) | |
211 | { | |
212 | u32 ma, pcila, pciha; | |
213 | ||
1ac00cc2 BH |
214 | /* Hack warning ! The "old" PCI 2.x cell only let us configure the low |
215 | * 32-bit of incoming PLB addresses. The top 4 bits of the 36-bit | |
216 | * address are actually hard wired to a value that appears to depend | |
217 | * on the specific SoC. For example, it's 0 on 440EP and 1 on 440EPx. | |
218 | * | |
219 | * The trick here is we just crop those top bits and ignore them when | |
220 | * programming the chip. That means the device-tree has to be right | |
221 | * for the specific part used (we don't print a warning if it's wrong | |
222 | * but on the other hand, you'll crash quickly enough), but at least | |
223 | * this code should work whatever the hard coded value is | |
224 | */ | |
225 | plb_addr &= 0xffffffffull; | |
226 | ||
227 | /* Note: Due to the above hack, the test below doesn't actually test | |
228 | * if you address is above 4G, but it tests that address and | |
229 | * (address + size) are both contained in the same 4G | |
230 | */ | |
84d727a1 BH |
231 | if ((plb_addr + size) > 0xffffffffull || !is_power_of_2(size) || |
232 | size < 0x1000 || (plb_addr & (size - 1)) != 0) { | |
233 | printk(KERN_WARNING "%s: Resource out of range\n", | |
234 | hose->dn->full_name); | |
235 | return -1; | |
236 | } | |
237 | ma = (0xffffffffu << ilog2(size)) | 1; | |
238 | if (flags & IORESOURCE_PREFETCH) | |
239 | ma |= 2; | |
240 | ||
241 | pciha = RES_TO_U32_HIGH(pci_addr); | |
242 | pcila = RES_TO_U32_LOW(pci_addr); | |
243 | ||
244 | writel(plb_addr, reg + PCIL0_PMM0LA + (0x10 * index)); | |
245 | writel(pcila, reg + PCIL0_PMM0PCILA + (0x10 * index)); | |
246 | writel(pciha, reg + PCIL0_PMM0PCIHA + (0x10 * index)); | |
247 | writel(ma, reg + PCIL0_PMM0MA + (0x10 * index)); | |
248 | ||
249 | return 0; | |
250 | } | |
251 | ||
c839e0ef BH |
252 | static void __init ppc4xx_configure_pci_PMMs(struct pci_controller *hose, |
253 | void __iomem *reg) | |
254 | { | |
84d727a1 | 255 | int i, j, found_isa_hole = 0; |
c839e0ef BH |
256 | |
257 | /* Setup outbound memory windows */ | |
258 | for (i = j = 0; i < 3; i++) { | |
259 | struct resource *res = &hose->mem_resources[i]; | |
260 | ||
261 | /* we only care about memory windows */ | |
262 | if (!(res->flags & IORESOURCE_MEM)) | |
263 | continue; | |
264 | if (j > 2) { | |
265 | printk(KERN_WARNING "%s: Too many ranges\n", | |
266 | hose->dn->full_name); | |
267 | break; | |
268 | } | |
269 | ||
84d727a1 BH |
270 | /* Configure the resource */ |
271 | if (ppc4xx_setup_one_pci_PMM(hose, reg, | |
272 | res->start, | |
273 | res->start - hose->pci_mem_offset, | |
28f65c11 | 274 | resource_size(res), |
84d727a1 BH |
275 | res->flags, |
276 | j) == 0) { | |
277 | j++; | |
278 | ||
279 | /* If the resource PCI address is 0 then we have our | |
280 | * ISA memory hole | |
281 | */ | |
282 | if (res->start == hose->pci_mem_offset) | |
283 | found_isa_hole = 1; | |
c839e0ef | 284 | } |
c839e0ef | 285 | } |
84d727a1 BH |
286 | |
287 | /* Handle ISA memory hole if not already covered */ | |
288 | if (j <= 2 && !found_isa_hole && hose->isa_mem_size) | |
289 | if (ppc4xx_setup_one_pci_PMM(hose, reg, hose->isa_mem_phys, 0, | |
290 | hose->isa_mem_size, 0, j) == 0) | |
291 | printk(KERN_INFO "%s: Legacy ISA memory support enabled\n", | |
292 | hose->dn->full_name); | |
c839e0ef BH |
293 | } |
294 | ||
295 | static void __init ppc4xx_configure_pci_PTMs(struct pci_controller *hose, | |
296 | void __iomem *reg, | |
297 | const struct resource *res) | |
298 | { | |
28f65c11 | 299 | resource_size_t size = resource_size(res); |
c839e0ef BH |
300 | u32 sa; |
301 | ||
302 | /* Calculate window size */ | |
303 | sa = (0xffffffffu << ilog2(size)) | 1; | |
304 | sa |= 0x1; | |
305 | ||
306 | /* RAM is always at 0 local for now */ | |
307 | writel(0, reg + PCIL0_PTM1LA); | |
308 | writel(sa, reg + PCIL0_PTM1MS); | |
309 | ||
310 | /* Map on PCI side */ | |
311 | early_write_config_dword(hose, hose->first_busno, 0, | |
312 | PCI_BASE_ADDRESS_1, res->start); | |
313 | early_write_config_dword(hose, hose->first_busno, 0, | |
314 | PCI_BASE_ADDRESS_2, 0x00000000); | |
315 | early_write_config_word(hose, hose->first_busno, 0, | |
316 | PCI_COMMAND, 0x0006); | |
317 | } | |
318 | ||
5738ec6d BH |
319 | static void __init ppc4xx_probe_pci_bridge(struct device_node *np) |
320 | { | |
321 | /* NYI */ | |
c839e0ef BH |
322 | struct resource rsrc_cfg; |
323 | struct resource rsrc_reg; | |
324 | struct resource dma_window; | |
325 | struct pci_controller *hose = NULL; | |
326 | void __iomem *reg = NULL; | |
327 | const int *bus_range; | |
328 | int primary = 0; | |
329 | ||
5a013fc7 MF |
330 | /* Check if device is enabled */ |
331 | if (!of_device_is_available(np)) { | |
332 | printk(KERN_INFO "%s: Port disabled via device-tree\n", | |
333 | np->full_name); | |
334 | return; | |
335 | } | |
336 | ||
c839e0ef BH |
337 | /* Fetch config space registers address */ |
338 | if (of_address_to_resource(np, 0, &rsrc_cfg)) { | |
5a013fc7 | 339 | printk(KERN_ERR "%s: Can't get PCI config register base !", |
c839e0ef BH |
340 | np->full_name); |
341 | return; | |
342 | } | |
343 | /* Fetch host bridge internal registers address */ | |
344 | if (of_address_to_resource(np, 3, &rsrc_reg)) { | |
345 | printk(KERN_ERR "%s: Can't get PCI internal register base !", | |
346 | np->full_name); | |
347 | return; | |
348 | } | |
349 | ||
350 | /* Check if primary bridge */ | |
351 | if (of_get_property(np, "primary", NULL)) | |
352 | primary = 1; | |
353 | ||
354 | /* Get bus range if any */ | |
355 | bus_range = of_get_property(np, "bus-range", NULL); | |
356 | ||
357 | /* Map registers */ | |
28f65c11 | 358 | reg = ioremap(rsrc_reg.start, resource_size(&rsrc_reg)); |
c839e0ef BH |
359 | if (reg == NULL) { |
360 | printk(KERN_ERR "%s: Can't map registers !", np->full_name); | |
361 | goto fail; | |
362 | } | |
363 | ||
364 | /* Allocate the host controller data structure */ | |
365 | hose = pcibios_alloc_controller(np); | |
366 | if (!hose) | |
367 | goto fail; | |
368 | ||
369 | hose->first_busno = bus_range ? bus_range[0] : 0x0; | |
370 | hose->last_busno = bus_range ? bus_range[1] : 0xff; | |
371 | ||
372 | /* Setup config space */ | |
373 | setup_indirect_pci(hose, rsrc_cfg.start, rsrc_cfg.start + 0x4, 0); | |
374 | ||
375 | /* Disable all windows */ | |
376 | writel(0, reg + PCIL0_PMM0MA); | |
377 | writel(0, reg + PCIL0_PMM1MA); | |
378 | writel(0, reg + PCIL0_PMM2MA); | |
379 | writel(0, reg + PCIL0_PTM1MS); | |
380 | writel(0, reg + PCIL0_PTM2MS); | |
381 | ||
382 | /* Parse outbound mapping resources */ | |
383 | pci_process_bridge_OF_ranges(hose, np, primary); | |
384 | ||
385 | /* Parse inbound mapping resources */ | |
386 | if (ppc4xx_parse_dma_ranges(hose, reg, &dma_window) != 0) | |
387 | goto fail; | |
388 | ||
389 | /* Configure outbound ranges POMs */ | |
390 | ppc4xx_configure_pci_PMMs(hose, reg); | |
391 | ||
392 | /* Configure inbound ranges PIMs */ | |
393 | ppc4xx_configure_pci_PTMs(hose, reg, &dma_window); | |
394 | ||
395 | /* We don't need the registers anymore */ | |
396 | iounmap(reg); | |
397 | return; | |
398 | ||
399 | fail: | |
400 | if (hose) | |
401 | pcibios_free_controller(hose); | |
402 | if (reg) | |
403 | iounmap(reg); | |
5738ec6d BH |
404 | } |
405 | ||
406 | /* | |
407 | * 4xx PCI-X part | |
408 | */ | |
409 | ||
84d727a1 BH |
410 | static int __init ppc4xx_setup_one_pcix_POM(struct pci_controller *hose, |
411 | void __iomem *reg, | |
412 | u64 plb_addr, | |
413 | u64 pci_addr, | |
414 | u64 size, | |
415 | unsigned int flags, | |
416 | int index) | |
417 | { | |
418 | u32 lah, lal, pciah, pcial, sa; | |
419 | ||
420 | if (!is_power_of_2(size) || size < 0x1000 || | |
421 | (plb_addr & (size - 1)) != 0) { | |
422 | printk(KERN_WARNING "%s: Resource out of range\n", | |
423 | hose->dn->full_name); | |
424 | return -1; | |
425 | } | |
426 | ||
427 | /* Calculate register values */ | |
428 | lah = RES_TO_U32_HIGH(plb_addr); | |
429 | lal = RES_TO_U32_LOW(plb_addr); | |
430 | pciah = RES_TO_U32_HIGH(pci_addr); | |
431 | pcial = RES_TO_U32_LOW(pci_addr); | |
432 | sa = (0xffffffffu << ilog2(size)) | 0x1; | |
433 | ||
434 | /* Program register values */ | |
435 | if (index == 0) { | |
436 | writel(lah, reg + PCIX0_POM0LAH); | |
437 | writel(lal, reg + PCIX0_POM0LAL); | |
438 | writel(pciah, reg + PCIX0_POM0PCIAH); | |
439 | writel(pcial, reg + PCIX0_POM0PCIAL); | |
440 | writel(sa, reg + PCIX0_POM0SA); | |
441 | } else { | |
442 | writel(lah, reg + PCIX0_POM1LAH); | |
443 | writel(lal, reg + PCIX0_POM1LAL); | |
444 | writel(pciah, reg + PCIX0_POM1PCIAH); | |
445 | writel(pcial, reg + PCIX0_POM1PCIAL); | |
446 | writel(sa, reg + PCIX0_POM1SA); | |
447 | } | |
448 | ||
449 | return 0; | |
450 | } | |
451 | ||
5738ec6d BH |
452 | static void __init ppc4xx_configure_pcix_POMs(struct pci_controller *hose, |
453 | void __iomem *reg) | |
454 | { | |
84d727a1 | 455 | int i, j, found_isa_hole = 0; |
5738ec6d BH |
456 | |
457 | /* Setup outbound memory windows */ | |
458 | for (i = j = 0; i < 3; i++) { | |
459 | struct resource *res = &hose->mem_resources[i]; | |
460 | ||
461 | /* we only care about memory windows */ | |
462 | if (!(res->flags & IORESOURCE_MEM)) | |
463 | continue; | |
464 | if (j > 1) { | |
465 | printk(KERN_WARNING "%s: Too many ranges\n", | |
466 | hose->dn->full_name); | |
467 | break; | |
468 | } | |
469 | ||
84d727a1 BH |
470 | /* Configure the resource */ |
471 | if (ppc4xx_setup_one_pcix_POM(hose, reg, | |
472 | res->start, | |
473 | res->start - hose->pci_mem_offset, | |
28f65c11 | 474 | resource_size(res), |
84d727a1 BH |
475 | res->flags, |
476 | j) == 0) { | |
477 | j++; | |
478 | ||
479 | /* If the resource PCI address is 0 then we have our | |
480 | * ISA memory hole | |
481 | */ | |
482 | if (res->start == hose->pci_mem_offset) | |
483 | found_isa_hole = 1; | |
5738ec6d | 484 | } |
5738ec6d | 485 | } |
84d727a1 BH |
486 | |
487 | /* Handle ISA memory hole if not already covered */ | |
488 | if (j <= 1 && !found_isa_hole && hose->isa_mem_size) | |
489 | if (ppc4xx_setup_one_pcix_POM(hose, reg, hose->isa_mem_phys, 0, | |
490 | hose->isa_mem_size, 0, j) == 0) | |
491 | printk(KERN_INFO "%s: Legacy ISA memory support enabled\n", | |
492 | hose->dn->full_name); | |
5738ec6d BH |
493 | } |
494 | ||
495 | static void __init ppc4xx_configure_pcix_PIMs(struct pci_controller *hose, | |
496 | void __iomem *reg, | |
497 | const struct resource *res, | |
498 | int big_pim, | |
499 | int enable_msi_hole) | |
500 | { | |
28f65c11 | 501 | resource_size_t size = resource_size(res); |
5738ec6d BH |
502 | u32 sa; |
503 | ||
504 | /* RAM is always at 0 */ | |
505 | writel(0x00000000, reg + PCIX0_PIM0LAH); | |
506 | writel(0x00000000, reg + PCIX0_PIM0LAL); | |
507 | ||
508 | /* Calculate window size */ | |
509 | sa = (0xffffffffu << ilog2(size)) | 1; | |
510 | sa |= 0x1; | |
511 | if (res->flags & IORESOURCE_PREFETCH) | |
512 | sa |= 0x2; | |
513 | if (enable_msi_hole) | |
514 | sa |= 0x4; | |
515 | writel(sa, reg + PCIX0_PIM0SA); | |
516 | if (big_pim) | |
517 | writel(0xffffffff, reg + PCIX0_PIM0SAH); | |
518 | ||
519 | /* Map on PCI side */ | |
520 | writel(0x00000000, reg + PCIX0_BAR0H); | |
521 | writel(res->start, reg + PCIX0_BAR0L); | |
522 | writew(0x0006, reg + PCIX0_COMMAND); | |
523 | } | |
524 | ||
525 | static void __init ppc4xx_probe_pcix_bridge(struct device_node *np) | |
526 | { | |
527 | struct resource rsrc_cfg; | |
528 | struct resource rsrc_reg; | |
529 | struct resource dma_window; | |
530 | struct pci_controller *hose = NULL; | |
531 | void __iomem *reg = NULL; | |
532 | const int *bus_range; | |
533 | int big_pim = 0, msi = 0, primary = 0; | |
534 | ||
535 | /* Fetch config space registers address */ | |
536 | if (of_address_to_resource(np, 0, &rsrc_cfg)) { | |
537 | printk(KERN_ERR "%s:Can't get PCI-X config register base !", | |
538 | np->full_name); | |
539 | return; | |
540 | } | |
541 | /* Fetch host bridge internal registers address */ | |
542 | if (of_address_to_resource(np, 3, &rsrc_reg)) { | |
543 | printk(KERN_ERR "%s: Can't get PCI-X internal register base !", | |
544 | np->full_name); | |
545 | return; | |
546 | } | |
547 | ||
548 | /* Check if it supports large PIMs (440GX) */ | |
549 | if (of_get_property(np, "large-inbound-windows", NULL)) | |
550 | big_pim = 1; | |
551 | ||
552 | /* Check if we should enable MSIs inbound hole */ | |
553 | if (of_get_property(np, "enable-msi-hole", NULL)) | |
554 | msi = 1; | |
555 | ||
556 | /* Check if primary bridge */ | |
557 | if (of_get_property(np, "primary", NULL)) | |
558 | primary = 1; | |
559 | ||
560 | /* Get bus range if any */ | |
561 | bus_range = of_get_property(np, "bus-range", NULL); | |
562 | ||
563 | /* Map registers */ | |
28f65c11 | 564 | reg = ioremap(rsrc_reg.start, resource_size(&rsrc_reg)); |
5738ec6d BH |
565 | if (reg == NULL) { |
566 | printk(KERN_ERR "%s: Can't map registers !", np->full_name); | |
567 | goto fail; | |
568 | } | |
569 | ||
570 | /* Allocate the host controller data structure */ | |
571 | hose = pcibios_alloc_controller(np); | |
572 | if (!hose) | |
573 | goto fail; | |
574 | ||
575 | hose->first_busno = bus_range ? bus_range[0] : 0x0; | |
576 | hose->last_busno = bus_range ? bus_range[1] : 0xff; | |
577 | ||
578 | /* Setup config space */ | |
d234b3c3 SO |
579 | setup_indirect_pci(hose, rsrc_cfg.start, rsrc_cfg.start + 0x4, |
580 | PPC_INDIRECT_TYPE_SET_CFG_TYPE); | |
5738ec6d BH |
581 | |
582 | /* Disable all windows */ | |
583 | writel(0, reg + PCIX0_POM0SA); | |
584 | writel(0, reg + PCIX0_POM1SA); | |
585 | writel(0, reg + PCIX0_POM2SA); | |
586 | writel(0, reg + PCIX0_PIM0SA); | |
587 | writel(0, reg + PCIX0_PIM1SA); | |
588 | writel(0, reg + PCIX0_PIM2SA); | |
589 | if (big_pim) { | |
590 | writel(0, reg + PCIX0_PIM0SAH); | |
591 | writel(0, reg + PCIX0_PIM2SAH); | |
592 | } | |
593 | ||
594 | /* Parse outbound mapping resources */ | |
595 | pci_process_bridge_OF_ranges(hose, np, primary); | |
596 | ||
597 | /* Parse inbound mapping resources */ | |
598 | if (ppc4xx_parse_dma_ranges(hose, reg, &dma_window) != 0) | |
599 | goto fail; | |
600 | ||
601 | /* Configure outbound ranges POMs */ | |
602 | ppc4xx_configure_pcix_POMs(hose, reg); | |
603 | ||
604 | /* Configure inbound ranges PIMs */ | |
605 | ppc4xx_configure_pcix_PIMs(hose, reg, &dma_window, big_pim, msi); | |
606 | ||
607 | /* We don't need the registers anymore */ | |
608 | iounmap(reg); | |
609 | return; | |
610 | ||
611 | fail: | |
612 | if (hose) | |
613 | pcibios_free_controller(hose); | |
614 | if (reg) | |
615 | iounmap(reg); | |
616 | } | |
617 | ||
a2d2e1ec BH |
618 | #ifdef CONFIG_PPC4xx_PCI_EXPRESS |
619 | ||
5738ec6d BH |
620 | /* |
621 | * 4xx PCI-Express part | |
a2d2e1ec BH |
622 | * |
623 | * We support 3 parts currently based on the compatible property: | |
624 | * | |
accf5ef2 | 625 | * ibm,plb-pciex-440spe |
a2d2e1ec | 626 | * ibm,plb-pciex-405ex |
66b7e504 | 627 | * ibm,plb-pciex-460ex |
a2d2e1ec BH |
628 | * |
629 | * Anything else will be rejected for now as they are all subtly | |
630 | * different unfortunately. | |
631 | * | |
5738ec6d | 632 | */ |
a2d2e1ec | 633 | |
78994e24 | 634 | #define MAX_PCIE_BUS_MAPPED 0x40 |
a2d2e1ec BH |
635 | |
636 | struct ppc4xx_pciex_port | |
637 | { | |
638 | struct pci_controller *hose; | |
639 | struct device_node *node; | |
640 | unsigned int index; | |
641 | int endpoint; | |
035ee428 BH |
642 | int link; |
643 | int has_ibpre; | |
a2d2e1ec BH |
644 | unsigned int sdr_base; |
645 | dcr_host_t dcrs; | |
646 | struct resource cfg_space; | |
647 | struct resource utl_regs; | |
035ee428 | 648 | void __iomem *utl_base; |
a2d2e1ec BH |
649 | }; |
650 | ||
651 | static struct ppc4xx_pciex_port *ppc4xx_pciex_ports; | |
652 | static unsigned int ppc4xx_pciex_port_count; | |
653 | ||
654 | struct ppc4xx_pciex_hwops | |
655 | { | |
8115846e | 656 | bool want_sdr; |
a2d2e1ec BH |
657 | int (*core_init)(struct device_node *np); |
658 | int (*port_init_hw)(struct ppc4xx_pciex_port *port); | |
659 | int (*setup_utl)(struct ppc4xx_pciex_port *port); | |
112d1fe9 | 660 | void (*check_link)(struct ppc4xx_pciex_port *port); |
a2d2e1ec BH |
661 | }; |
662 | ||
663 | static struct ppc4xx_pciex_hwops *ppc4xx_pciex_hwops; | |
664 | ||
112d1fe9 TB |
665 | static int __init ppc4xx_pciex_wait_on_sdr(struct ppc4xx_pciex_port *port, |
666 | unsigned int sdr_offset, | |
667 | unsigned int mask, | |
668 | unsigned int value, | |
669 | int timeout_ms) | |
670 | { | |
671 | u32 val; | |
672 | ||
673 | while(timeout_ms--) { | |
674 | val = mfdcri(SDR0, port->sdr_base + sdr_offset); | |
675 | if ((val & mask) == value) { | |
676 | pr_debug("PCIE%d: Wait on SDR %x success with tm %d (%08x)\n", | |
677 | port->index, sdr_offset, timeout_ms, val); | |
678 | return 0; | |
679 | } | |
680 | msleep(1); | |
681 | } | |
682 | return -1; | |
683 | } | |
684 | ||
685 | static int __init ppc4xx_pciex_port_reset_sdr(struct ppc4xx_pciex_port *port) | |
686 | { | |
112d1fe9 TB |
687 | /* Wait for reset to complete */ |
688 | if (ppc4xx_pciex_wait_on_sdr(port, PESDRn_RCSSTS, 1 << 20, 0, 10)) { | |
689 | printk(KERN_WARNING "PCIE%d: PGRST failed\n", | |
690 | port->index); | |
691 | return -1; | |
692 | } | |
693 | return 0; | |
694 | } | |
695 | ||
883a805d | 696 | |
112d1fe9 TB |
697 | static void __init ppc4xx_pciex_check_link_sdr(struct ppc4xx_pciex_port *port) |
698 | { | |
a8e616b9 JB |
699 | printk(KERN_INFO "PCIE%d: Checking link...\n", port->index); |
700 | ||
112d1fe9 TB |
701 | /* Check for card presence detect if supported, if not, just wait for |
702 | * link unconditionally. | |
703 | * | |
704 | * note that we don't fail if there is no link, we just filter out | |
705 | * config space accesses. That way, it will be easier to implement | |
706 | * hotplug later on. | |
707 | */ | |
708 | if (!port->has_ibpre || | |
709 | !ppc4xx_pciex_wait_on_sdr(port, PESDRn_LOOP, | |
710 | 1 << 28, 1 << 28, 100)) { | |
711 | printk(KERN_INFO | |
712 | "PCIE%d: Device detected, waiting for link...\n", | |
713 | port->index); | |
714 | if (ppc4xx_pciex_wait_on_sdr(port, PESDRn_LOOP, | |
715 | 0x1000, 0x1000, 2000)) | |
716 | printk(KERN_WARNING | |
717 | "PCIE%d: Link up failed\n", port->index); | |
718 | else { | |
719 | printk(KERN_INFO | |
720 | "PCIE%d: link is up !\n", port->index); | |
721 | port->link = 1; | |
722 | } | |
723 | } else | |
724 | printk(KERN_INFO "PCIE%d: No device detected.\n", port->index); | |
725 | } | |
726 | ||
883a805d BH |
727 | #ifdef CONFIG_44x |
728 | ||
a2d2e1ec BH |
729 | /* Check various reset bits of the 440SPe PCIe core */ |
730 | static int __init ppc440spe_pciex_check_reset(struct device_node *np) | |
731 | { | |
732 | u32 valPE0, valPE1, valPE2; | |
733 | int err = 0; | |
734 | ||
735 | /* SDR0_PEGPLLLCT1 reset */ | |
736 | if (!(mfdcri(SDR0, PESDR0_PLLLCT1) & 0x01000000)) { | |
737 | /* | |
738 | * the PCIe core was probably already initialised | |
739 | * by firmware - let's re-reset RCSSET regs | |
740 | * | |
741 | * -- Shouldn't we also re-reset the whole thing ? -- BenH | |
742 | */ | |
743 | pr_debug("PCIE: SDR0_PLLLCT1 already reset.\n"); | |
744 | mtdcri(SDR0, PESDR0_440SPE_RCSSET, 0x01010000); | |
745 | mtdcri(SDR0, PESDR1_440SPE_RCSSET, 0x01010000); | |
746 | mtdcri(SDR0, PESDR2_440SPE_RCSSET, 0x01010000); | |
747 | } | |
748 | ||
749 | valPE0 = mfdcri(SDR0, PESDR0_440SPE_RCSSET); | |
750 | valPE1 = mfdcri(SDR0, PESDR1_440SPE_RCSSET); | |
751 | valPE2 = mfdcri(SDR0, PESDR2_440SPE_RCSSET); | |
752 | ||
753 | /* SDR0_PExRCSSET rstgu */ | |
754 | if (!(valPE0 & 0x01000000) || | |
755 | !(valPE1 & 0x01000000) || | |
756 | !(valPE2 & 0x01000000)) { | |
757 | printk(KERN_INFO "PCIE: SDR0_PExRCSSET rstgu error\n"); | |
758 | err = -1; | |
759 | } | |
760 | ||
761 | /* SDR0_PExRCSSET rstdl */ | |
762 | if (!(valPE0 & 0x00010000) || | |
763 | !(valPE1 & 0x00010000) || | |
764 | !(valPE2 & 0x00010000)) { | |
765 | printk(KERN_INFO "PCIE: SDR0_PExRCSSET rstdl error\n"); | |
766 | err = -1; | |
767 | } | |
768 | ||
769 | /* SDR0_PExRCSSET rstpyn */ | |
770 | if ((valPE0 & 0x00001000) || | |
771 | (valPE1 & 0x00001000) || | |
772 | (valPE2 & 0x00001000)) { | |
773 | printk(KERN_INFO "PCIE: SDR0_PExRCSSET rstpyn error\n"); | |
774 | err = -1; | |
775 | } | |
776 | ||
777 | /* SDR0_PExRCSSET hldplb */ | |
778 | if ((valPE0 & 0x10000000) || | |
779 | (valPE1 & 0x10000000) || | |
780 | (valPE2 & 0x10000000)) { | |
781 | printk(KERN_INFO "PCIE: SDR0_PExRCSSET hldplb error\n"); | |
782 | err = -1; | |
783 | } | |
784 | ||
785 | /* SDR0_PExRCSSET rdy */ | |
786 | if ((valPE0 & 0x00100000) || | |
787 | (valPE1 & 0x00100000) || | |
788 | (valPE2 & 0x00100000)) { | |
789 | printk(KERN_INFO "PCIE: SDR0_PExRCSSET rdy error\n"); | |
790 | err = -1; | |
791 | } | |
792 | ||
793 | /* SDR0_PExRCSSET shutdown */ | |
794 | if ((valPE0 & 0x00000100) || | |
795 | (valPE1 & 0x00000100) || | |
796 | (valPE2 & 0x00000100)) { | |
797 | printk(KERN_INFO "PCIE: SDR0_PExRCSSET shutdown error\n"); | |
798 | err = -1; | |
799 | } | |
800 | ||
801 | return err; | |
802 | } | |
803 | ||
804 | /* Global PCIe core initializations for 440SPe core */ | |
805 | static int __init ppc440spe_pciex_core_init(struct device_node *np) | |
806 | { | |
807 | int time_out = 20; | |
808 | ||
809 | /* Set PLL clock receiver to LVPECL */ | |
6e42b21b | 810 | dcri_clrset(SDR0, PESDR0_PLLLCT1, 0, 1 << 28); |
a2d2e1ec BH |
811 | |
812 | /* Shouldn't we do all the calibration stuff etc... here ? */ | |
813 | if (ppc440spe_pciex_check_reset(np)) | |
814 | return -ENXIO; | |
815 | ||
816 | if (!(mfdcri(SDR0, PESDR0_PLLLCT2) & 0x10000)) { | |
817 | printk(KERN_INFO "PCIE: PESDR_PLLCT2 resistance calibration " | |
818 | "failed (0x%08x)\n", | |
819 | mfdcri(SDR0, PESDR0_PLLLCT2)); | |
820 | return -1; | |
821 | } | |
822 | ||
823 | /* De-assert reset of PCIe PLL, wait for lock */ | |
6e42b21b | 824 | dcri_clrset(SDR0, PESDR0_PLLLCT1, 1 << 24, 0); |
a2d2e1ec BH |
825 | udelay(3); |
826 | ||
827 | while (time_out) { | |
828 | if (!(mfdcri(SDR0, PESDR0_PLLLCT3) & 0x10000000)) { | |
829 | time_out--; | |
830 | udelay(1); | |
831 | } else | |
832 | break; | |
833 | } | |
834 | if (!time_out) { | |
835 | printk(KERN_INFO "PCIE: VCO output not locked\n"); | |
836 | return -1; | |
837 | } | |
838 | ||
839 | pr_debug("PCIE initialization OK\n"); | |
840 | ||
841 | return 3; | |
842 | } | |
843 | ||
9c57a32b | 844 | static int __init ppc440spe_pciex_init_port_hw(struct ppc4xx_pciex_port *port) |
a2d2e1ec BH |
845 | { |
846 | u32 val = 1 << 24; | |
847 | ||
848 | if (port->endpoint) | |
849 | val = PTYPE_LEGACY_ENDPOINT << 20; | |
850 | else | |
851 | val = PTYPE_ROOT_PORT << 20; | |
852 | ||
853 | if (port->index == 0) | |
854 | val |= LNKW_X8 << 12; | |
855 | else | |
856 | val |= LNKW_X4 << 12; | |
857 | ||
858 | mtdcri(SDR0, port->sdr_base + PESDRn_DLPSET, val); | |
859 | mtdcri(SDR0, port->sdr_base + PESDRn_UTLSET1, 0x20222222); | |
accf5ef2 | 860 | if (ppc440spe_revA()) |
a2d2e1ec BH |
861 | mtdcri(SDR0, port->sdr_base + PESDRn_UTLSET2, 0x11000000); |
862 | mtdcri(SDR0, port->sdr_base + PESDRn_440SPE_HSSL0SET1, 0x35000000); | |
863 | mtdcri(SDR0, port->sdr_base + PESDRn_440SPE_HSSL1SET1, 0x35000000); | |
864 | mtdcri(SDR0, port->sdr_base + PESDRn_440SPE_HSSL2SET1, 0x35000000); | |
865 | mtdcri(SDR0, port->sdr_base + PESDRn_440SPE_HSSL3SET1, 0x35000000); | |
866 | if (port->index == 0) { | |
867 | mtdcri(SDR0, port->sdr_base + PESDRn_440SPE_HSSL4SET1, | |
868 | 0x35000000); | |
869 | mtdcri(SDR0, port->sdr_base + PESDRn_440SPE_HSSL5SET1, | |
870 | 0x35000000); | |
871 | mtdcri(SDR0, port->sdr_base + PESDRn_440SPE_HSSL6SET1, | |
872 | 0x35000000); | |
873 | mtdcri(SDR0, port->sdr_base + PESDRn_440SPE_HSSL7SET1, | |
874 | 0x35000000); | |
875 | } | |
6e42b21b VB |
876 | dcri_clrset(SDR0, port->sdr_base + PESDRn_RCSSET, |
877 | (1 << 24) | (1 << 16), 1 << 12); | |
a2d2e1ec | 878 | |
112d1fe9 | 879 | return ppc4xx_pciex_port_reset_sdr(port); |
a2d2e1ec BH |
880 | } |
881 | ||
9c57a32b | 882 | static int __init ppc440speA_pciex_init_port_hw(struct ppc4xx_pciex_port *port) |
035ee428 BH |
883 | { |
884 | return ppc440spe_pciex_init_port_hw(port); | |
885 | } | |
886 | ||
9c57a32b | 887 | static int __init ppc440speB_pciex_init_port_hw(struct ppc4xx_pciex_port *port) |
a2d2e1ec | 888 | { |
035ee428 BH |
889 | int rc = ppc440spe_pciex_init_port_hw(port); |
890 | ||
891 | port->has_ibpre = 1; | |
892 | ||
893 | return rc; | |
894 | } | |
a2d2e1ec | 895 | |
035ee428 BH |
896 | static int ppc440speA_pciex_init_utl(struct ppc4xx_pciex_port *port) |
897 | { | |
a2d2e1ec BH |
898 | /* XXX Check what that value means... I hate magic */ |
899 | dcr_write(port->dcrs, DCRO_PEGPL_SPECIAL, 0x68782800); | |
900 | ||
a2d2e1ec BH |
901 | /* |
902 | * Set buffer allocations and then assert VRB and TXE. | |
903 | */ | |
035ee428 BH |
904 | out_be32(port->utl_base + PEUTL_OUTTR, 0x08000000); |
905 | out_be32(port->utl_base + PEUTL_INTR, 0x02000000); | |
906 | out_be32(port->utl_base + PEUTL_OPDBSZ, 0x10000000); | |
907 | out_be32(port->utl_base + PEUTL_PBBSZ, 0x53000000); | |
908 | out_be32(port->utl_base + PEUTL_IPHBSZ, 0x08000000); | |
909 | out_be32(port->utl_base + PEUTL_IPDBSZ, 0x10000000); | |
910 | out_be32(port->utl_base + PEUTL_RCIRQEN, 0x00f00000); | |
911 | out_be32(port->utl_base + PEUTL_PCTL, 0x80800066); | |
a2d2e1ec | 912 | |
035ee428 BH |
913 | return 0; |
914 | } | |
915 | ||
916 | static int ppc440speB_pciex_init_utl(struct ppc4xx_pciex_port *port) | |
917 | { | |
918 | /* Report CRS to the operating system */ | |
919 | out_be32(port->utl_base + PEUTL_PBCTL, 0x08000000); | |
a2d2e1ec BH |
920 | |
921 | return 0; | |
922 | } | |
923 | ||
924 | static struct ppc4xx_pciex_hwops ppc440speA_pcie_hwops __initdata = | |
925 | { | |
8115846e | 926 | .want_sdr = true, |
a2d2e1ec | 927 | .core_init = ppc440spe_pciex_core_init, |
035ee428 | 928 | .port_init_hw = ppc440speA_pciex_init_port_hw, |
a2d2e1ec | 929 | .setup_utl = ppc440speA_pciex_init_utl, |
112d1fe9 | 930 | .check_link = ppc4xx_pciex_check_link_sdr, |
a2d2e1ec BH |
931 | }; |
932 | ||
933 | static struct ppc4xx_pciex_hwops ppc440speB_pcie_hwops __initdata = | |
934 | { | |
8115846e | 935 | .want_sdr = true, |
a2d2e1ec | 936 | .core_init = ppc440spe_pciex_core_init, |
035ee428 BH |
937 | .port_init_hw = ppc440speB_pciex_init_port_hw, |
938 | .setup_utl = ppc440speB_pciex_init_utl, | |
112d1fe9 | 939 | .check_link = ppc4xx_pciex_check_link_sdr, |
a2d2e1ec BH |
940 | }; |
941 | ||
66b7e504 SR |
942 | static int __init ppc460ex_pciex_core_init(struct device_node *np) |
943 | { | |
944 | /* Nothing to do, return 2 ports */ | |
945 | return 2; | |
946 | } | |
947 | ||
9c57a32b | 948 | static int __init ppc460ex_pciex_init_port_hw(struct ppc4xx_pciex_port *port) |
66b7e504 SR |
949 | { |
950 | u32 val; | |
951 | u32 utlset1; | |
952 | ||
5f91925c | 953 | if (port->endpoint) |
66b7e504 | 954 | val = PTYPE_LEGACY_ENDPOINT << 20; |
5f91925c | 955 | else |
66b7e504 | 956 | val = PTYPE_ROOT_PORT << 20; |
66b7e504 SR |
957 | |
958 | if (port->index == 0) { | |
959 | val |= LNKW_X1 << 12; | |
5f91925c | 960 | utlset1 = 0x20000000; |
66b7e504 SR |
961 | } else { |
962 | val |= LNKW_X4 << 12; | |
5f91925c | 963 | utlset1 = 0x20101101; |
66b7e504 SR |
964 | } |
965 | ||
966 | mtdcri(SDR0, port->sdr_base + PESDRn_DLPSET, val); | |
967 | mtdcri(SDR0, port->sdr_base + PESDRn_UTLSET1, utlset1); | |
968 | mtdcri(SDR0, port->sdr_base + PESDRn_UTLSET2, 0x01210000); | |
969 | ||
970 | switch (port->index) { | |
971 | case 0: | |
972 | mtdcri(SDR0, PESDR0_460EX_L0CDRCTL, 0x00003230); | |
e30c9875 | 973 | mtdcri(SDR0, PESDR0_460EX_L0DRV, 0x00000130); |
66b7e504 SR |
974 | mtdcri(SDR0, PESDR0_460EX_L0CLK, 0x00000006); |
975 | ||
976 | mtdcri(SDR0, PESDR0_460EX_PHY_CTL_RST,0x10000000); | |
977 | break; | |
978 | ||
979 | case 1: | |
980 | mtdcri(SDR0, PESDR1_460EX_L0CDRCTL, 0x00003230); | |
981 | mtdcri(SDR0, PESDR1_460EX_L1CDRCTL, 0x00003230); | |
982 | mtdcri(SDR0, PESDR1_460EX_L2CDRCTL, 0x00003230); | |
983 | mtdcri(SDR0, PESDR1_460EX_L3CDRCTL, 0x00003230); | |
e30c9875 TM |
984 | mtdcri(SDR0, PESDR1_460EX_L0DRV, 0x00000130); |
985 | mtdcri(SDR0, PESDR1_460EX_L1DRV, 0x00000130); | |
986 | mtdcri(SDR0, PESDR1_460EX_L2DRV, 0x00000130); | |
987 | mtdcri(SDR0, PESDR1_460EX_L3DRV, 0x00000130); | |
66b7e504 SR |
988 | mtdcri(SDR0, PESDR1_460EX_L0CLK, 0x00000006); |
989 | mtdcri(SDR0, PESDR1_460EX_L1CLK, 0x00000006); | |
990 | mtdcri(SDR0, PESDR1_460EX_L2CLK, 0x00000006); | |
991 | mtdcri(SDR0, PESDR1_460EX_L3CLK, 0x00000006); | |
992 | ||
993 | mtdcri(SDR0, PESDR1_460EX_PHY_CTL_RST,0x10000000); | |
994 | break; | |
995 | } | |
996 | ||
997 | mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, | |
998 | mfdcri(SDR0, port->sdr_base + PESDRn_RCSSET) | | |
999 | (PESDRx_RCSSET_RSTGU | PESDRx_RCSSET_RSTPYN)); | |
1000 | ||
1001 | /* Poll for PHY reset */ | |
1002 | /* XXX FIXME add timeout */ | |
1003 | switch (port->index) { | |
1004 | case 0: | |
1005 | while (!(mfdcri(SDR0, PESDR0_460EX_RSTSTA) & 0x1)) | |
1006 | udelay(10); | |
1007 | break; | |
1008 | case 1: | |
1009 | while (!(mfdcri(SDR0, PESDR1_460EX_RSTSTA) & 0x1)) | |
1010 | udelay(10); | |
1011 | break; | |
1012 | } | |
1013 | ||
1014 | mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, | |
1015 | (mfdcri(SDR0, port->sdr_base + PESDRn_RCSSET) & | |
1016 | ~(PESDRx_RCSSET_RSTGU | PESDRx_RCSSET_RSTDL)) | | |
1017 | PESDRx_RCSSET_RSTPYN); | |
1018 | ||
1019 | port->has_ibpre = 1; | |
1020 | ||
112d1fe9 | 1021 | return ppc4xx_pciex_port_reset_sdr(port); |
66b7e504 SR |
1022 | } |
1023 | ||
1024 | static int ppc460ex_pciex_init_utl(struct ppc4xx_pciex_port *port) | |
1025 | { | |
1026 | dcr_write(port->dcrs, DCRO_PEGPL_SPECIAL, 0x0); | |
1027 | ||
1028 | /* | |
1029 | * Set buffer allocations and then assert VRB and TXE. | |
1030 | */ | |
1031 | out_be32(port->utl_base + PEUTL_PBCTL, 0x0800000c); | |
1032 | out_be32(port->utl_base + PEUTL_OUTTR, 0x08000000); | |
1033 | out_be32(port->utl_base + PEUTL_INTR, 0x02000000); | |
1034 | out_be32(port->utl_base + PEUTL_OPDBSZ, 0x04000000); | |
1035 | out_be32(port->utl_base + PEUTL_PBBSZ, 0x00000000); | |
1036 | out_be32(port->utl_base + PEUTL_IPHBSZ, 0x02000000); | |
1037 | out_be32(port->utl_base + PEUTL_IPDBSZ, 0x04000000); | |
1038 | out_be32(port->utl_base + PEUTL_RCIRQEN,0x00f00000); | |
1039 | out_be32(port->utl_base + PEUTL_PCTL, 0x80800066); | |
1040 | ||
1041 | return 0; | |
1042 | } | |
1043 | ||
1044 | static struct ppc4xx_pciex_hwops ppc460ex_pcie_hwops __initdata = | |
1045 | { | |
8115846e | 1046 | .want_sdr = true, |
66b7e504 SR |
1047 | .core_init = ppc460ex_pciex_core_init, |
1048 | .port_init_hw = ppc460ex_pciex_init_port_hw, | |
1049 | .setup_utl = ppc460ex_pciex_init_utl, | |
112d1fe9 | 1050 | .check_link = ppc4xx_pciex_check_link_sdr, |
66b7e504 SR |
1051 | }; |
1052 | ||
b6bb23b9 VNHT |
1053 | static int __init apm821xx_pciex_core_init(struct device_node *np) |
1054 | { | |
1055 | /* Return the number of pcie port */ | |
1056 | return 1; | |
1057 | } | |
1058 | ||
1059 | static int apm821xx_pciex_init_port_hw(struct ppc4xx_pciex_port *port) | |
1060 | { | |
1061 | u32 val; | |
1062 | ||
1063 | /* | |
1064 | * Do a software reset on PCIe ports. | |
1065 | * This code is to fix the issue that pci drivers doesn't re-assign | |
1066 | * bus number for PCIE devices after Uboot | |
1067 | * scanned and configured all the buses (eg. PCIE NIC IntelPro/1000 | |
1068 | * PT quad port, SAS LSI 1064E) | |
1069 | */ | |
1070 | ||
1071 | mtdcri(SDR0, PESDR0_460EX_PHY_CTL_RST, 0x0); | |
1072 | mdelay(10); | |
1073 | ||
1074 | if (port->endpoint) | |
1075 | val = PTYPE_LEGACY_ENDPOINT << 20; | |
1076 | else | |
1077 | val = PTYPE_ROOT_PORT << 20; | |
1078 | ||
1079 | val |= LNKW_X1 << 12; | |
1080 | ||
1081 | mtdcri(SDR0, port->sdr_base + PESDRn_DLPSET, val); | |
1082 | mtdcri(SDR0, port->sdr_base + PESDRn_UTLSET1, 0x00000000); | |
1083 | mtdcri(SDR0, port->sdr_base + PESDRn_UTLSET2, 0x01010000); | |
1084 | ||
1085 | mtdcri(SDR0, PESDR0_460EX_L0CDRCTL, 0x00003230); | |
1086 | mtdcri(SDR0, PESDR0_460EX_L0DRV, 0x00000130); | |
1087 | mtdcri(SDR0, PESDR0_460EX_L0CLK, 0x00000006); | |
1088 | ||
1089 | mtdcri(SDR0, PESDR0_460EX_PHY_CTL_RST, 0x10000000); | |
1090 | mdelay(50); | |
1091 | mtdcri(SDR0, PESDR0_460EX_PHY_CTL_RST, 0x30000000); | |
1092 | ||
1093 | mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, | |
1094 | mfdcri(SDR0, port->sdr_base + PESDRn_RCSSET) | | |
1095 | (PESDRx_RCSSET_RSTGU | PESDRx_RCSSET_RSTPYN)); | |
1096 | ||
1097 | /* Poll for PHY reset */ | |
1098 | val = PESDR0_460EX_RSTSTA - port->sdr_base; | |
1099 | if (ppc4xx_pciex_wait_on_sdr(port, val, 0x1, 1, 100)) { | |
1100 | printk(KERN_WARNING "%s: PCIE: Can't reset PHY\n", __func__); | |
1101 | return -EBUSY; | |
1102 | } else { | |
1103 | mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, | |
1104 | (mfdcri(SDR0, port->sdr_base + PESDRn_RCSSET) & | |
1105 | ~(PESDRx_RCSSET_RSTGU | PESDRx_RCSSET_RSTDL)) | | |
1106 | PESDRx_RCSSET_RSTPYN); | |
1107 | ||
1108 | port->has_ibpre = 1; | |
1109 | return 0; | |
1110 | } | |
1111 | } | |
1112 | ||
1113 | static struct ppc4xx_pciex_hwops apm821xx_pcie_hwops __initdata = { | |
1114 | .want_sdr = true, | |
1115 | .core_init = apm821xx_pciex_core_init, | |
1116 | .port_init_hw = apm821xx_pciex_init_port_hw, | |
1117 | .setup_utl = ppc460ex_pciex_init_utl, | |
1118 | .check_link = ppc4xx_pciex_check_link_sdr, | |
1119 | }; | |
1120 | ||
e2efc09e TM |
1121 | static int __init ppc460sx_pciex_core_init(struct device_node *np) |
1122 | { | |
1123 | /* HSS drive amplitude */ | |
1124 | mtdcri(SDR0, PESDR0_460SX_HSSL0DAMP, 0xB9843211); | |
1125 | mtdcri(SDR0, PESDR0_460SX_HSSL1DAMP, 0xB9843211); | |
1126 | mtdcri(SDR0, PESDR0_460SX_HSSL2DAMP, 0xB9843211); | |
1127 | mtdcri(SDR0, PESDR0_460SX_HSSL3DAMP, 0xB9843211); | |
1128 | mtdcri(SDR0, PESDR0_460SX_HSSL4DAMP, 0xB9843211); | |
1129 | mtdcri(SDR0, PESDR0_460SX_HSSL5DAMP, 0xB9843211); | |
1130 | mtdcri(SDR0, PESDR0_460SX_HSSL6DAMP, 0xB9843211); | |
1131 | mtdcri(SDR0, PESDR0_460SX_HSSL7DAMP, 0xB9843211); | |
1132 | ||
1133 | mtdcri(SDR0, PESDR1_460SX_HSSL0DAMP, 0xB9843211); | |
1134 | mtdcri(SDR0, PESDR1_460SX_HSSL1DAMP, 0xB9843211); | |
1135 | mtdcri(SDR0, PESDR1_460SX_HSSL2DAMP, 0xB9843211); | |
1136 | mtdcri(SDR0, PESDR1_460SX_HSSL3DAMP, 0xB9843211); | |
1137 | ||
1138 | mtdcri(SDR0, PESDR2_460SX_HSSL0DAMP, 0xB9843211); | |
1139 | mtdcri(SDR0, PESDR2_460SX_HSSL1DAMP, 0xB9843211); | |
1140 | mtdcri(SDR0, PESDR2_460SX_HSSL2DAMP, 0xB9843211); | |
1141 | mtdcri(SDR0, PESDR2_460SX_HSSL3DAMP, 0xB9843211); | |
1142 | ||
1143 | /* HSS TX pre-emphasis */ | |
1144 | mtdcri(SDR0, PESDR0_460SX_HSSL0COEFA, 0xDCB98987); | |
1145 | mtdcri(SDR0, PESDR0_460SX_HSSL1COEFA, 0xDCB98987); | |
1146 | mtdcri(SDR0, PESDR0_460SX_HSSL2COEFA, 0xDCB98987); | |
1147 | mtdcri(SDR0, PESDR0_460SX_HSSL3COEFA, 0xDCB98987); | |
1148 | mtdcri(SDR0, PESDR0_460SX_HSSL4COEFA, 0xDCB98987); | |
1149 | mtdcri(SDR0, PESDR0_460SX_HSSL5COEFA, 0xDCB98987); | |
1150 | mtdcri(SDR0, PESDR0_460SX_HSSL6COEFA, 0xDCB98987); | |
1151 | mtdcri(SDR0, PESDR0_460SX_HSSL7COEFA, 0xDCB98987); | |
1152 | ||
1153 | mtdcri(SDR0, PESDR1_460SX_HSSL0COEFA, 0xDCB98987); | |
1154 | mtdcri(SDR0, PESDR1_460SX_HSSL1COEFA, 0xDCB98987); | |
1155 | mtdcri(SDR0, PESDR1_460SX_HSSL2COEFA, 0xDCB98987); | |
1156 | mtdcri(SDR0, PESDR1_460SX_HSSL3COEFA, 0xDCB98987); | |
1157 | ||
1158 | mtdcri(SDR0, PESDR2_460SX_HSSL0COEFA, 0xDCB98987); | |
1159 | mtdcri(SDR0, PESDR2_460SX_HSSL1COEFA, 0xDCB98987); | |
1160 | mtdcri(SDR0, PESDR2_460SX_HSSL2COEFA, 0xDCB98987); | |
1161 | mtdcri(SDR0, PESDR2_460SX_HSSL3COEFA, 0xDCB98987); | |
1162 | ||
1163 | /* HSS TX calibration control */ | |
1164 | mtdcri(SDR0, PESDR0_460SX_HSSL1CALDRV, 0x22222222); | |
1165 | mtdcri(SDR0, PESDR1_460SX_HSSL1CALDRV, 0x22220000); | |
1166 | mtdcri(SDR0, PESDR2_460SX_HSSL1CALDRV, 0x22220000); | |
1167 | ||
1168 | /* HSS TX slew control */ | |
1169 | mtdcri(SDR0, PESDR0_460SX_HSSSLEW, 0xFFFFFFFF); | |
1170 | mtdcri(SDR0, PESDR1_460SX_HSSSLEW, 0xFFFF0000); | |
1171 | mtdcri(SDR0, PESDR2_460SX_HSSSLEW, 0xFFFF0000); | |
1172 | ||
e7fa1d13 AEK |
1173 | /* Set HSS PRBS enabled */ |
1174 | mtdcri(SDR0, PESDR0_460SX_HSSCTLSET, 0x00001130); | |
1175 | mtdcri(SDR0, PESDR2_460SX_HSSCTLSET, 0x00001130); | |
1176 | ||
e2efc09e TM |
1177 | udelay(100); |
1178 | ||
1179 | /* De-assert PLLRESET */ | |
1180 | dcri_clrset(SDR0, PESDR0_PLLLCT2, 0x00000100, 0); | |
1181 | ||
1182 | /* Reset DL, UTL, GPL before configuration */ | |
1183 | mtdcri(SDR0, PESDR0_460SX_RCSSET, | |
1184 | PESDRx_RCSSET_RSTDL | PESDRx_RCSSET_RSTGU); | |
1185 | mtdcri(SDR0, PESDR1_460SX_RCSSET, | |
1186 | PESDRx_RCSSET_RSTDL | PESDRx_RCSSET_RSTGU); | |
1187 | mtdcri(SDR0, PESDR2_460SX_RCSSET, | |
1188 | PESDRx_RCSSET_RSTDL | PESDRx_RCSSET_RSTGU); | |
1189 | ||
1190 | udelay(100); | |
1191 | ||
1192 | /* | |
1193 | * If bifurcation is not enabled, u-boot would have disabled the | |
1194 | * third PCIe port | |
1195 | */ | |
1196 | if (((mfdcri(SDR0, PESDR1_460SX_HSSCTLSET) & 0x00000001) == | |
1197 | 0x00000001)) { | |
1198 | printk(KERN_INFO "PCI: PCIE bifurcation setup successfully.\n"); | |
1199 | printk(KERN_INFO "PCI: Total 3 PCIE ports are present\n"); | |
1200 | return 3; | |
1201 | } | |
1202 | ||
1203 | printk(KERN_INFO "PCI: Total 2 PCIE ports are present\n"); | |
1204 | return 2; | |
1205 | } | |
1206 | ||
9c57a32b | 1207 | static int __init ppc460sx_pciex_init_port_hw(struct ppc4xx_pciex_port *port) |
e2efc09e TM |
1208 | { |
1209 | ||
1210 | if (port->endpoint) | |
1211 | dcri_clrset(SDR0, port->sdr_base + PESDRn_UTLSET2, | |
1212 | 0x01000000, 0); | |
1213 | else | |
1214 | dcri_clrset(SDR0, port->sdr_base + PESDRn_UTLSET2, | |
1215 | 0, 0x01000000); | |
1216 | ||
e2efc09e TM |
1217 | dcri_clrset(SDR0, port->sdr_base + PESDRn_RCSSET, |
1218 | (PESDRx_RCSSET_RSTGU | PESDRx_RCSSET_RSTDL), | |
1219 | PESDRx_RCSSET_RSTPYN); | |
1220 | ||
1221 | port->has_ibpre = 1; | |
1222 | ||
112d1fe9 | 1223 | return ppc4xx_pciex_port_reset_sdr(port); |
e2efc09e TM |
1224 | } |
1225 | ||
1226 | static int ppc460sx_pciex_init_utl(struct ppc4xx_pciex_port *port) | |
1227 | { | |
1228 | /* Max 128 Bytes */ | |
1229 | out_be32 (port->utl_base + PEUTL_PBBSZ, 0x00000000); | |
e7fa1d13 AEK |
1230 | /* Assert VRB and TXE - per datasheet turn off addr validation */ |
1231 | out_be32(port->utl_base + PEUTL_PCTL, 0x80800000); | |
e2efc09e TM |
1232 | return 0; |
1233 | } | |
1234 | ||
e7fa1d13 AEK |
1235 | static void __init ppc460sx_pciex_check_link(struct ppc4xx_pciex_port *port) |
1236 | { | |
1237 | void __iomem *mbase; | |
1238 | int attempt = 50; | |
1239 | ||
1240 | port->link = 0; | |
1241 | ||
1242 | mbase = ioremap(port->cfg_space.start + 0x10000000, 0x1000); | |
1243 | if (mbase == NULL) { | |
1244 | printk(KERN_ERR "%s: Can't map internal config space !", | |
1245 | port->node->full_name); | |
1246 | goto done; | |
1247 | } | |
1248 | ||
1249 | while (attempt && (0 == (in_le32(mbase + PECFG_460SX_DLLSTA) | |
1250 | & PECFG_460SX_DLLSTA_LINKUP))) { | |
1251 | attempt--; | |
1252 | mdelay(10); | |
1253 | } | |
1254 | if (attempt) | |
1255 | port->link = 1; | |
1256 | done: | |
1257 | iounmap(mbase); | |
1258 | ||
1259 | } | |
1260 | ||
e2efc09e | 1261 | static struct ppc4xx_pciex_hwops ppc460sx_pcie_hwops __initdata = { |
8115846e | 1262 | .want_sdr = true, |
e2efc09e TM |
1263 | .core_init = ppc460sx_pciex_core_init, |
1264 | .port_init_hw = ppc460sx_pciex_init_port_hw, | |
1265 | .setup_utl = ppc460sx_pciex_init_utl, | |
e7fa1d13 | 1266 | .check_link = ppc460sx_pciex_check_link, |
e2efc09e TM |
1267 | }; |
1268 | ||
a2d2e1ec BH |
1269 | #endif /* CONFIG_44x */ |
1270 | ||
1271 | #ifdef CONFIG_40x | |
1272 | ||
1273 | static int __init ppc405ex_pciex_core_init(struct device_node *np) | |
1274 | { | |
1275 | /* Nothing to do, return 2 ports */ | |
1276 | return 2; | |
1277 | } | |
1278 | ||
1279 | static void ppc405ex_pcie_phy_reset(struct ppc4xx_pciex_port *port) | |
1280 | { | |
1281 | /* Assert the PE0_PHY reset */ | |
1282 | mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, 0x01010000); | |
1283 | msleep(1); | |
1284 | ||
1285 | /* deassert the PE0_hotreset */ | |
1286 | if (port->endpoint) | |
1287 | mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, 0x01111000); | |
1288 | else | |
1289 | mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, 0x01101000); | |
1290 | ||
1291 | /* poll for phy !reset */ | |
1292 | /* XXX FIXME add timeout */ | |
1293 | while (!(mfdcri(SDR0, port->sdr_base + PESDRn_405EX_PHYSTA) & 0x00001000)) | |
1294 | ; | |
1295 | ||
1296 | /* deassert the PE0_gpl_utl_reset */ | |
1297 | mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, 0x00101000); | |
1298 | } | |
1299 | ||
9c57a32b | 1300 | static int __init ppc405ex_pciex_init_port_hw(struct ppc4xx_pciex_port *port) |
a2d2e1ec BH |
1301 | { |
1302 | u32 val; | |
1303 | ||
1304 | if (port->endpoint) | |
1305 | val = PTYPE_LEGACY_ENDPOINT; | |
1306 | else | |
1307 | val = PTYPE_ROOT_PORT; | |
1308 | ||
1309 | mtdcri(SDR0, port->sdr_base + PESDRn_DLPSET, | |
1310 | 1 << 24 | val << 20 | LNKW_X1 << 12); | |
1311 | ||
1312 | mtdcri(SDR0, port->sdr_base + PESDRn_UTLSET1, 0x00000000); | |
1313 | mtdcri(SDR0, port->sdr_base + PESDRn_UTLSET2, 0x01010000); | |
1314 | mtdcri(SDR0, port->sdr_base + PESDRn_405EX_PHYSET1, 0x720F0000); | |
1315 | mtdcri(SDR0, port->sdr_base + PESDRn_405EX_PHYSET2, 0x70600003); | |
1316 | ||
1317 | /* | |
1318 | * Only reset the PHY when no link is currently established. | |
1319 | * This is for the Atheros PCIe board which has problems to establish | |
1320 | * the link (again) after this PHY reset. All other currently tested | |
1321 | * PCIe boards don't show this problem. | |
1322 | * This has to be re-tested and fixed in a later release! | |
1323 | */ | |
a2d2e1ec BH |
1324 | val = mfdcri(SDR0, port->sdr_base + PESDRn_LOOP); |
1325 | if (!(val & 0x00001000)) | |
1326 | ppc405ex_pcie_phy_reset(port); | |
a2d2e1ec BH |
1327 | |
1328 | dcr_write(port->dcrs, DCRO_PEGPL_CFG, 0x10000000); /* guarded on */ | |
1329 | ||
55aaf6ec SR |
1330 | port->has_ibpre = 1; |
1331 | ||
112d1fe9 | 1332 | return ppc4xx_pciex_port_reset_sdr(port); |
a2d2e1ec BH |
1333 | } |
1334 | ||
1335 | static int ppc405ex_pciex_init_utl(struct ppc4xx_pciex_port *port) | |
1336 | { | |
a2d2e1ec BH |
1337 | dcr_write(port->dcrs, DCRO_PEGPL_SPECIAL, 0x0); |
1338 | ||
a2d2e1ec BH |
1339 | /* |
1340 | * Set buffer allocations and then assert VRB and TXE. | |
1341 | */ | |
035ee428 BH |
1342 | out_be32(port->utl_base + PEUTL_OUTTR, 0x02000000); |
1343 | out_be32(port->utl_base + PEUTL_INTR, 0x02000000); | |
1344 | out_be32(port->utl_base + PEUTL_OPDBSZ, 0x04000000); | |
1345 | out_be32(port->utl_base + PEUTL_PBBSZ, 0x21000000); | |
1346 | out_be32(port->utl_base + PEUTL_IPHBSZ, 0x02000000); | |
1347 | out_be32(port->utl_base + PEUTL_IPDBSZ, 0x04000000); | |
1348 | out_be32(port->utl_base + PEUTL_RCIRQEN, 0x00f00000); | |
1349 | out_be32(port->utl_base + PEUTL_PCTL, 0x80800066); | |
a2d2e1ec | 1350 | |
035ee428 | 1351 | out_be32(port->utl_base + PEUTL_PBCTL, 0x08000000); |
a2d2e1ec BH |
1352 | |
1353 | return 0; | |
1354 | } | |
1355 | ||
1356 | static struct ppc4xx_pciex_hwops ppc405ex_pcie_hwops __initdata = | |
1357 | { | |
8115846e | 1358 | .want_sdr = true, |
a2d2e1ec BH |
1359 | .core_init = ppc405ex_pciex_core_init, |
1360 | .port_init_hw = ppc405ex_pciex_init_port_hw, | |
1361 | .setup_utl = ppc405ex_pciex_init_utl, | |
112d1fe9 | 1362 | .check_link = ppc4xx_pciex_check_link_sdr, |
a2d2e1ec BH |
1363 | }; |
1364 | ||
1365 | #endif /* CONFIG_40x */ | |
1366 | ||
df777bd3 TB |
1367 | #ifdef CONFIG_476FPE |
1368 | static int __init ppc_476fpe_pciex_core_init(struct device_node *np) | |
1369 | { | |
1370 | return 4; | |
1371 | } | |
1372 | ||
1373 | static void __init ppc_476fpe_pciex_check_link(struct ppc4xx_pciex_port *port) | |
1374 | { | |
1375 | u32 timeout_ms = 20; | |
1376 | u32 val = 0, mask = (PECFG_TLDLP_LNKUP|PECFG_TLDLP_PRESENT); | |
1377 | void __iomem *mbase = ioremap(port->cfg_space.start + 0x10000000, | |
1378 | 0x1000); | |
1379 | ||
1380 | printk(KERN_INFO "PCIE%d: Checking link...\n", port->index); | |
1381 | ||
1382 | if (mbase == NULL) { | |
1383 | printk(KERN_WARNING "PCIE%d: failed to get cfg space\n", | |
1384 | port->index); | |
1385 | return; | |
1386 | } | |
1387 | ||
1388 | while (timeout_ms--) { | |
1389 | val = in_le32(mbase + PECFG_TLDLP); | |
1390 | ||
1391 | if ((val & mask) == mask) | |
1392 | break; | |
1393 | msleep(10); | |
1394 | } | |
1395 | ||
1396 | if (val & PECFG_TLDLP_PRESENT) { | |
1397 | printk(KERN_INFO "PCIE%d: link is up !\n", port->index); | |
1398 | port->link = 1; | |
1399 | } else | |
1400 | printk(KERN_WARNING "PCIE%d: Link up failed\n", port->index); | |
1401 | ||
1402 | iounmap(mbase); | |
1403 | return; | |
1404 | } | |
1405 | ||
1406 | static struct ppc4xx_pciex_hwops ppc_476fpe_pcie_hwops __initdata = | |
1407 | { | |
1408 | .core_init = ppc_476fpe_pciex_core_init, | |
1409 | .check_link = ppc_476fpe_pciex_check_link, | |
1410 | }; | |
1411 | #endif /* CONFIG_476FPE */ | |
1412 | ||
a2d2e1ec BH |
1413 | /* Check that the core has been initied and if not, do it */ |
1414 | static int __init ppc4xx_pciex_check_core_init(struct device_node *np) | |
1415 | { | |
1416 | static int core_init; | |
1417 | int count = -ENODEV; | |
1418 | ||
1419 | if (core_init++) | |
1420 | return 0; | |
1421 | ||
1422 | #ifdef CONFIG_44x | |
accf5ef2 SR |
1423 | if (of_device_is_compatible(np, "ibm,plb-pciex-440spe")) { |
1424 | if (ppc440spe_revA()) | |
1425 | ppc4xx_pciex_hwops = &ppc440speA_pcie_hwops; | |
1426 | else | |
1427 | ppc4xx_pciex_hwops = &ppc440speB_pcie_hwops; | |
1428 | } | |
66b7e504 SR |
1429 | if (of_device_is_compatible(np, "ibm,plb-pciex-460ex")) |
1430 | ppc4xx_pciex_hwops = &ppc460ex_pcie_hwops; | |
e2efc09e TM |
1431 | if (of_device_is_compatible(np, "ibm,plb-pciex-460sx")) |
1432 | ppc4xx_pciex_hwops = &ppc460sx_pcie_hwops; | |
b6bb23b9 VNHT |
1433 | if (of_device_is_compatible(np, "ibm,plb-pciex-apm821xx")) |
1434 | ppc4xx_pciex_hwops = &apm821xx_pcie_hwops; | |
a2d2e1ec BH |
1435 | #endif /* CONFIG_44x */ |
1436 | #ifdef CONFIG_40x | |
1437 | if (of_device_is_compatible(np, "ibm,plb-pciex-405ex")) | |
1438 | ppc4xx_pciex_hwops = &ppc405ex_pcie_hwops; | |
df777bd3 TB |
1439 | #endif |
1440 | #ifdef CONFIG_476FPE | |
1441 | if (of_device_is_compatible(np, "ibm,plb-pciex-476fpe")) | |
1442 | ppc4xx_pciex_hwops = &ppc_476fpe_pcie_hwops; | |
a2d2e1ec BH |
1443 | #endif |
1444 | if (ppc4xx_pciex_hwops == NULL) { | |
1445 | printk(KERN_WARNING "PCIE: unknown host type %s\n", | |
1446 | np->full_name); | |
1447 | return -ENODEV; | |
1448 | } | |
1449 | ||
1450 | count = ppc4xx_pciex_hwops->core_init(np); | |
1451 | if (count > 0) { | |
1452 | ppc4xx_pciex_ports = | |
1453 | kzalloc(count * sizeof(struct ppc4xx_pciex_port), | |
1454 | GFP_KERNEL); | |
1455 | if (ppc4xx_pciex_ports) { | |
1456 | ppc4xx_pciex_port_count = count; | |
1457 | return 0; | |
1458 | } | |
1459 | printk(KERN_WARNING "PCIE: failed to allocate ports array\n"); | |
1460 | return -ENOMEM; | |
1461 | } | |
1462 | return -ENODEV; | |
1463 | } | |
1464 | ||
1465 | static void __init ppc4xx_pciex_port_init_mapping(struct ppc4xx_pciex_port *port) | |
1466 | { | |
1467 | /* We map PCI Express configuration based on the reg property */ | |
1468 | dcr_write(port->dcrs, DCRO_PEGPL_CFGBAH, | |
1469 | RES_TO_U32_HIGH(port->cfg_space.start)); | |
1470 | dcr_write(port->dcrs, DCRO_PEGPL_CFGBAL, | |
1471 | RES_TO_U32_LOW(port->cfg_space.start)); | |
1472 | ||
1473 | /* XXX FIXME: Use size from reg property. For now, map 512M */ | |
1474 | dcr_write(port->dcrs, DCRO_PEGPL_CFGMSK, 0xe0000001); | |
1475 | ||
1476 | /* We map UTL registers based on the reg property */ | |
1477 | dcr_write(port->dcrs, DCRO_PEGPL_REGBAH, | |
1478 | RES_TO_U32_HIGH(port->utl_regs.start)); | |
1479 | dcr_write(port->dcrs, DCRO_PEGPL_REGBAL, | |
1480 | RES_TO_U32_LOW(port->utl_regs.start)); | |
1481 | ||
1482 | /* XXX FIXME: Use size from reg property */ | |
1483 | dcr_write(port->dcrs, DCRO_PEGPL_REGMSK, 0x00007001); | |
1484 | ||
1485 | /* Disable all other outbound windows */ | |
1486 | dcr_write(port->dcrs, DCRO_PEGPL_OMR1MSKL, 0); | |
1487 | dcr_write(port->dcrs, DCRO_PEGPL_OMR2MSKL, 0); | |
1488 | dcr_write(port->dcrs, DCRO_PEGPL_OMR3MSKL, 0); | |
1489 | dcr_write(port->dcrs, DCRO_PEGPL_MSGMSK, 0); | |
1490 | } | |
1491 | ||
035ee428 BH |
1492 | static int __init ppc4xx_pciex_port_init(struct ppc4xx_pciex_port *port) |
1493 | { | |
1494 | int rc = 0; | |
a2d2e1ec BH |
1495 | |
1496 | /* Init HW */ | |
1497 | if (ppc4xx_pciex_hwops->port_init_hw) | |
1498 | rc = ppc4xx_pciex_hwops->port_init_hw(port); | |
1499 | if (rc != 0) | |
1500 | return rc; | |
1501 | ||
a2d2e1ec BH |
1502 | /* |
1503 | * Initialize mapping: disable all regions and configure | |
1504 | * CFG and REG regions based on resources in the device tree | |
1505 | */ | |
1506 | ppc4xx_pciex_port_init_mapping(port); | |
1507 | ||
e7fa1d13 AEK |
1508 | if (ppc4xx_pciex_hwops->check_link) |
1509 | ppc4xx_pciex_hwops->check_link(port); | |
1510 | ||
a2d2e1ec | 1511 | /* |
035ee428 BH |
1512 | * Map UTL |
1513 | */ | |
1514 | port->utl_base = ioremap(port->utl_regs.start, 0x100); | |
1515 | BUG_ON(port->utl_base == NULL); | |
1516 | ||
1517 | /* | |
1518 | * Setup UTL registers --BenH. | |
a2d2e1ec BH |
1519 | */ |
1520 | if (ppc4xx_pciex_hwops->setup_utl) | |
1521 | ppc4xx_pciex_hwops->setup_utl(port); | |
1522 | ||
1523 | /* | |
e7fa1d13 | 1524 | * Check for VC0 active or PLL Locked and assert RDY. |
a2d2e1ec | 1525 | */ |
112d1fe9 | 1526 | if (port->sdr_base) { |
e7fa1d13 AEK |
1527 | if (of_device_is_compatible(port->node, |
1528 | "ibm,plb-pciex-460sx")){ | |
1529 | if (port->link && ppc4xx_pciex_wait_on_sdr(port, | |
1530 | PESDRn_RCSSTS, | |
1531 | 1 << 12, 1 << 12, 5000)) { | |
1532 | printk(KERN_INFO "PCIE%d: PLL not locked\n", | |
1533 | port->index); | |
1534 | port->link = 0; | |
1535 | } | |
1536 | } else if (port->link && | |
1537 | ppc4xx_pciex_wait_on_sdr(port, PESDRn_RCSSTS, | |
1538 | 1 << 16, 1 << 16, 5000)) { | |
1539 | printk(KERN_INFO "PCIE%d: VC0 not active\n", | |
1540 | port->index); | |
112d1fe9 TB |
1541 | port->link = 0; |
1542 | } | |
1543 | ||
1544 | dcri_clrset(SDR0, port->sdr_base + PESDRn_RCSSET, 0, 1 << 20); | |
a2d2e1ec | 1545 | } |
035ee428 | 1546 | |
a2d2e1ec BH |
1547 | msleep(100); |
1548 | ||
1549 | return 0; | |
1550 | } | |
1551 | ||
1552 | static int ppc4xx_pciex_validate_bdf(struct ppc4xx_pciex_port *port, | |
1553 | struct pci_bus *bus, | |
1554 | unsigned int devfn) | |
1555 | { | |
1556 | static int message; | |
1557 | ||
1558 | /* Endpoint can not generate upstream(remote) config cycles */ | |
1559 | if (port->endpoint && bus->number != port->hose->first_busno) | |
1560 | return PCIBIOS_DEVICE_NOT_FOUND; | |
1561 | ||
1562 | /* Check we are within the mapped range */ | |
1563 | if (bus->number > port->hose->last_busno) { | |
1564 | if (!message) { | |
1565 | printk(KERN_WARNING "Warning! Probing bus %u" | |
1566 | " out of range !\n", bus->number); | |
1567 | message++; | |
1568 | } | |
1569 | return PCIBIOS_DEVICE_NOT_FOUND; | |
1570 | } | |
1571 | ||
1572 | /* The root complex has only one device / function */ | |
1573 | if (bus->number == port->hose->first_busno && devfn != 0) | |
1574 | return PCIBIOS_DEVICE_NOT_FOUND; | |
1575 | ||
1576 | /* The other side of the RC has only one device as well */ | |
1577 | if (bus->number == (port->hose->first_busno + 1) && | |
1578 | PCI_SLOT(devfn) != 0) | |
1579 | return PCIBIOS_DEVICE_NOT_FOUND; | |
1580 | ||
035ee428 BH |
1581 | /* Check if we have a link */ |
1582 | if ((bus->number != port->hose->first_busno) && !port->link) | |
1583 | return PCIBIOS_DEVICE_NOT_FOUND; | |
1584 | ||
a2d2e1ec BH |
1585 | return 0; |
1586 | } | |
1587 | ||
1588 | static void __iomem *ppc4xx_pciex_get_config_base(struct ppc4xx_pciex_port *port, | |
1589 | struct pci_bus *bus, | |
1590 | unsigned int devfn) | |
1591 | { | |
1592 | int relbus; | |
1593 | ||
1594 | /* Remove the casts when we finally remove the stupid volatile | |
1595 | * in struct pci_controller | |
1596 | */ | |
1597 | if (bus->number == port->hose->first_busno) | |
1598 | return (void __iomem *)port->hose->cfg_addr; | |
1599 | ||
1600 | relbus = bus->number - (port->hose->first_busno + 1); | |
1601 | return (void __iomem *)port->hose->cfg_data + | |
1602 | ((relbus << 20) | (devfn << 12)); | |
1603 | } | |
1604 | ||
1605 | static int ppc4xx_pciex_read_config(struct pci_bus *bus, unsigned int devfn, | |
1606 | int offset, int len, u32 *val) | |
1607 | { | |
f159edae | 1608 | struct pci_controller *hose = pci_bus_to_host(bus); |
a2d2e1ec BH |
1609 | struct ppc4xx_pciex_port *port = |
1610 | &ppc4xx_pciex_ports[hose->indirect_type]; | |
1611 | void __iomem *addr; | |
1612 | u32 gpl_cfg; | |
1613 | ||
1614 | BUG_ON(hose != port->hose); | |
1615 | ||
1616 | if (ppc4xx_pciex_validate_bdf(port, bus, devfn) != 0) | |
1617 | return PCIBIOS_DEVICE_NOT_FOUND; | |
1618 | ||
1619 | addr = ppc4xx_pciex_get_config_base(port, bus, devfn); | |
1620 | ||
1621 | /* | |
1622 | * Reading from configuration space of non-existing device can | |
1623 | * generate transaction errors. For the read duration we suppress | |
1624 | * assertion of machine check exceptions to avoid those. | |
1625 | */ | |
1626 | gpl_cfg = dcr_read(port->dcrs, DCRO_PEGPL_CFG); | |
1627 | dcr_write(port->dcrs, DCRO_PEGPL_CFG, gpl_cfg | GPL_DMER_MASK_DISA); | |
1628 | ||
035ee428 BH |
1629 | /* Make sure no CRS is recorded */ |
1630 | out_be32(port->utl_base + PEUTL_RCSTA, 0x00040000); | |
1631 | ||
a2d2e1ec BH |
1632 | switch (len) { |
1633 | case 1: | |
1634 | *val = in_8((u8 *)(addr + offset)); | |
1635 | break; | |
1636 | case 2: | |
1637 | *val = in_le16((u16 *)(addr + offset)); | |
1638 | break; | |
1639 | default: | |
1640 | *val = in_le32((u32 *)(addr + offset)); | |
1641 | break; | |
1642 | } | |
1643 | ||
1644 | pr_debug("pcie-config-read: bus=%3d [%3d..%3d] devfn=0x%04x" | |
1645 | " offset=0x%04x len=%d, addr=0x%p val=0x%08x\n", | |
1646 | bus->number, hose->first_busno, hose->last_busno, | |
1647 | devfn, offset, len, addr + offset, *val); | |
1648 | ||
035ee428 BH |
1649 | /* Check for CRS (440SPe rev B does that for us but heh ..) */ |
1650 | if (in_be32(port->utl_base + PEUTL_RCSTA) & 0x00040000) { | |
1651 | pr_debug("Got CRS !\n"); | |
1652 | if (len != 4 || offset != 0) | |
1653 | return PCIBIOS_DEVICE_NOT_FOUND; | |
1654 | *val = 0xffff0001; | |
1655 | } | |
1656 | ||
a2d2e1ec BH |
1657 | dcr_write(port->dcrs, DCRO_PEGPL_CFG, gpl_cfg); |
1658 | ||
1659 | return PCIBIOS_SUCCESSFUL; | |
1660 | } | |
1661 | ||
1662 | static int ppc4xx_pciex_write_config(struct pci_bus *bus, unsigned int devfn, | |
1663 | int offset, int len, u32 val) | |
1664 | { | |
f159edae | 1665 | struct pci_controller *hose = pci_bus_to_host(bus); |
a2d2e1ec BH |
1666 | struct ppc4xx_pciex_port *port = |
1667 | &ppc4xx_pciex_ports[hose->indirect_type]; | |
1668 | void __iomem *addr; | |
1669 | u32 gpl_cfg; | |
1670 | ||
1671 | if (ppc4xx_pciex_validate_bdf(port, bus, devfn) != 0) | |
1672 | return PCIBIOS_DEVICE_NOT_FOUND; | |
1673 | ||
1674 | addr = ppc4xx_pciex_get_config_base(port, bus, devfn); | |
1675 | ||
1676 | /* | |
1677 | * Reading from configuration space of non-existing device can | |
1678 | * generate transaction errors. For the read duration we suppress | |
1679 | * assertion of machine check exceptions to avoid those. | |
1680 | */ | |
1681 | gpl_cfg = dcr_read(port->dcrs, DCRO_PEGPL_CFG); | |
1682 | dcr_write(port->dcrs, DCRO_PEGPL_CFG, gpl_cfg | GPL_DMER_MASK_DISA); | |
1683 | ||
1684 | pr_debug("pcie-config-write: bus=%3d [%3d..%3d] devfn=0x%04x" | |
1685 | " offset=0x%04x len=%d, addr=0x%p val=0x%08x\n", | |
1686 | bus->number, hose->first_busno, hose->last_busno, | |
1687 | devfn, offset, len, addr + offset, val); | |
1688 | ||
1689 | switch (len) { | |
1690 | case 1: | |
1691 | out_8((u8 *)(addr + offset), val); | |
1692 | break; | |
1693 | case 2: | |
1694 | out_le16((u16 *)(addr + offset), val); | |
1695 | break; | |
1696 | default: | |
1697 | out_le32((u32 *)(addr + offset), val); | |
1698 | break; | |
1699 | } | |
1700 | ||
1701 | dcr_write(port->dcrs, DCRO_PEGPL_CFG, gpl_cfg); | |
1702 | ||
1703 | return PCIBIOS_SUCCESSFUL; | |
1704 | } | |
1705 | ||
1706 | static struct pci_ops ppc4xx_pciex_pci_ops = | |
1707 | { | |
1708 | .read = ppc4xx_pciex_read_config, | |
1709 | .write = ppc4xx_pciex_write_config, | |
1710 | }; | |
1711 | ||
84d727a1 BH |
1712 | static int __init ppc4xx_setup_one_pciex_POM(struct ppc4xx_pciex_port *port, |
1713 | struct pci_controller *hose, | |
1714 | void __iomem *mbase, | |
1715 | u64 plb_addr, | |
1716 | u64 pci_addr, | |
1717 | u64 size, | |
1718 | unsigned int flags, | |
1719 | int index) | |
1720 | { | |
1721 | u32 lah, lal, pciah, pcial, sa; | |
1722 | ||
1723 | if (!is_power_of_2(size) || | |
1724 | (index < 2 && size < 0x100000) || | |
1725 | (index == 2 && size < 0x100) || | |
1726 | (plb_addr & (size - 1)) != 0) { | |
1727 | printk(KERN_WARNING "%s: Resource out of range\n", | |
1728 | hose->dn->full_name); | |
1729 | return -1; | |
1730 | } | |
1731 | ||
1732 | /* Calculate register values */ | |
1733 | lah = RES_TO_U32_HIGH(plb_addr); | |
1734 | lal = RES_TO_U32_LOW(plb_addr); | |
1735 | pciah = RES_TO_U32_HIGH(pci_addr); | |
1736 | pcial = RES_TO_U32_LOW(pci_addr); | |
1737 | sa = (0xffffffffu << ilog2(size)) | 0x1; | |
1738 | ||
1739 | /* Program register values */ | |
1740 | switch (index) { | |
1741 | case 0: | |
1742 | out_le32(mbase + PECFG_POM0LAH, pciah); | |
1743 | out_le32(mbase + PECFG_POM0LAL, pcial); | |
1744 | dcr_write(port->dcrs, DCRO_PEGPL_OMR1BAH, lah); | |
1745 | dcr_write(port->dcrs, DCRO_PEGPL_OMR1BAL, lal); | |
1746 | dcr_write(port->dcrs, DCRO_PEGPL_OMR1MSKH, 0x7fffffff); | |
e7fa1d13 AEK |
1747 | /*Enabled and single region */ |
1748 | if (of_device_is_compatible(port->node, "ibm,plb-pciex-460sx")) | |
1749 | dcr_write(port->dcrs, DCRO_PEGPL_OMR1MSKL, | |
1750 | sa | DCRO_PEGPL_460SX_OMR1MSKL_UOT | |
1751 | | DCRO_PEGPL_OMRxMSKL_VAL); | |
df777bd3 TB |
1752 | else if (of_device_is_compatible(port->node, "ibm,plb-pciex-476fpe")) |
1753 | dcr_write(port->dcrs, DCRO_PEGPL_OMR1MSKL, | |
1754 | sa | DCRO_PEGPL_476FPE_OMR1MSKL_UOT | |
1755 | | DCRO_PEGPL_OMRxMSKL_VAL); | |
e7fa1d13 AEK |
1756 | else |
1757 | dcr_write(port->dcrs, DCRO_PEGPL_OMR1MSKL, | |
1758 | sa | DCRO_PEGPL_OMR1MSKL_UOT | |
1759 | | DCRO_PEGPL_OMRxMSKL_VAL); | |
84d727a1 BH |
1760 | break; |
1761 | case 1: | |
1762 | out_le32(mbase + PECFG_POM1LAH, pciah); | |
1763 | out_le32(mbase + PECFG_POM1LAL, pcial); | |
1764 | dcr_write(port->dcrs, DCRO_PEGPL_OMR2BAH, lah); | |
1765 | dcr_write(port->dcrs, DCRO_PEGPL_OMR2BAL, lal); | |
1766 | dcr_write(port->dcrs, DCRO_PEGPL_OMR2MSKH, 0x7fffffff); | |
e7fa1d13 AEK |
1767 | dcr_write(port->dcrs, DCRO_PEGPL_OMR2MSKL, |
1768 | sa | DCRO_PEGPL_OMRxMSKL_VAL); | |
84d727a1 BH |
1769 | break; |
1770 | case 2: | |
1771 | out_le32(mbase + PECFG_POM2LAH, pciah); | |
1772 | out_le32(mbase + PECFG_POM2LAL, pcial); | |
1773 | dcr_write(port->dcrs, DCRO_PEGPL_OMR3BAH, lah); | |
1774 | dcr_write(port->dcrs, DCRO_PEGPL_OMR3BAL, lal); | |
1775 | dcr_write(port->dcrs, DCRO_PEGPL_OMR3MSKH, 0x7fffffff); | |
1776 | /* Note that 3 here means enabled | IO space !!! */ | |
e7fa1d13 AEK |
1777 | dcr_write(port->dcrs, DCRO_PEGPL_OMR3MSKL, |
1778 | sa | DCRO_PEGPL_OMR3MSKL_IO | |
1779 | | DCRO_PEGPL_OMRxMSKL_VAL); | |
84d727a1 BH |
1780 | break; |
1781 | } | |
1782 | ||
1783 | return 0; | |
1784 | } | |
1785 | ||
a2d2e1ec BH |
1786 | static void __init ppc4xx_configure_pciex_POMs(struct ppc4xx_pciex_port *port, |
1787 | struct pci_controller *hose, | |
1788 | void __iomem *mbase) | |
1789 | { | |
84d727a1 | 1790 | int i, j, found_isa_hole = 0; |
a2d2e1ec BH |
1791 | |
1792 | /* Setup outbound memory windows */ | |
1793 | for (i = j = 0; i < 3; i++) { | |
1794 | struct resource *res = &hose->mem_resources[i]; | |
1795 | ||
1796 | /* we only care about memory windows */ | |
1797 | if (!(res->flags & IORESOURCE_MEM)) | |
1798 | continue; | |
1799 | if (j > 1) { | |
1800 | printk(KERN_WARNING "%s: Too many ranges\n", | |
1801 | port->node->full_name); | |
1802 | break; | |
1803 | } | |
1804 | ||
84d727a1 BH |
1805 | /* Configure the resource */ |
1806 | if (ppc4xx_setup_one_pciex_POM(port, hose, mbase, | |
1807 | res->start, | |
1808 | res->start - hose->pci_mem_offset, | |
28f65c11 | 1809 | resource_size(res), |
84d727a1 BH |
1810 | res->flags, |
1811 | j) == 0) { | |
1812 | j++; | |
1813 | ||
1814 | /* If the resource PCI address is 0 then we have our | |
1815 | * ISA memory hole | |
1816 | */ | |
1817 | if (res->start == hose->pci_mem_offset) | |
1818 | found_isa_hole = 1; | |
a2d2e1ec | 1819 | } |
a2d2e1ec BH |
1820 | } |
1821 | ||
84d727a1 BH |
1822 | /* Handle ISA memory hole if not already covered */ |
1823 | if (j <= 1 && !found_isa_hole && hose->isa_mem_size) | |
1824 | if (ppc4xx_setup_one_pciex_POM(port, hose, mbase, | |
1825 | hose->isa_mem_phys, 0, | |
1826 | hose->isa_mem_size, 0, j) == 0) | |
1827 | printk(KERN_INFO "%s: Legacy ISA memory support enabled\n", | |
1828 | hose->dn->full_name); | |
1829 | ||
1830 | /* Configure IO, always 64K starting at 0. We hard wire it to 64K ! | |
1831 | * Note also that it -has- to be region index 2 on this HW | |
1832 | */ | |
1833 | if (hose->io_resource.flags & IORESOURCE_IO) | |
1834 | ppc4xx_setup_one_pciex_POM(port, hose, mbase, | |
1835 | hose->io_base_phys, 0, | |
1836 | 0x10000, IORESOURCE_IO, 2); | |
a2d2e1ec BH |
1837 | } |
1838 | ||
1839 | static void __init ppc4xx_configure_pciex_PIMs(struct ppc4xx_pciex_port *port, | |
1840 | struct pci_controller *hose, | |
1841 | void __iomem *mbase, | |
1842 | struct resource *res) | |
1843 | { | |
28f65c11 | 1844 | resource_size_t size = resource_size(res); |
a2d2e1ec BH |
1845 | u64 sa; |
1846 | ||
80daac3f SR |
1847 | if (port->endpoint) { |
1848 | resource_size_t ep_addr = 0; | |
1849 | resource_size_t ep_size = 32 << 20; | |
1850 | ||
1851 | /* Currently we map a fixed 64MByte window to PLB address | |
1852 | * 0 (SDRAM). This should probably be configurable via a dts | |
1853 | * property. | |
1854 | */ | |
1855 | ||
1856 | /* Calculate window size */ | |
d258e64e | 1857 | sa = (0xffffffffffffffffull << ilog2(ep_size)); |
80daac3f SR |
1858 | |
1859 | /* Setup BAR0 */ | |
1860 | out_le32(mbase + PECFG_BAR0HMPA, RES_TO_U32_HIGH(sa)); | |
1861 | out_le32(mbase + PECFG_BAR0LMPA, RES_TO_U32_LOW(sa) | | |
1862 | PCI_BASE_ADDRESS_MEM_TYPE_64); | |
a2d2e1ec | 1863 | |
80daac3f SR |
1864 | /* Disable BAR1 & BAR2 */ |
1865 | out_le32(mbase + PECFG_BAR1MPA, 0); | |
1866 | out_le32(mbase + PECFG_BAR2HMPA, 0); | |
1867 | out_le32(mbase + PECFG_BAR2LMPA, 0); | |
a2d2e1ec | 1868 | |
80daac3f SR |
1869 | out_le32(mbase + PECFG_PIM01SAH, RES_TO_U32_HIGH(sa)); |
1870 | out_le32(mbase + PECFG_PIM01SAL, RES_TO_U32_LOW(sa)); | |
1871 | ||
1872 | out_le32(mbase + PCI_BASE_ADDRESS_0, RES_TO_U32_LOW(ep_addr)); | |
1873 | out_le32(mbase + PCI_BASE_ADDRESS_1, RES_TO_U32_HIGH(ep_addr)); | |
1874 | } else { | |
1875 | /* Calculate window size */ | |
d258e64e | 1876 | sa = (0xffffffffffffffffull << ilog2(size)); |
80daac3f | 1877 | if (res->flags & IORESOURCE_PREFETCH) |
9fb55296 | 1878 | sa |= PCI_BASE_ADDRESS_MEM_PREFETCH; |
80daac3f | 1879 | |
df777bd3 TB |
1880 | if (of_device_is_compatible(port->node, "ibm,plb-pciex-460sx") || |
1881 | of_device_is_compatible(port->node, "ibm,plb-pciex-476fpe")) | |
e7fa1d13 AEK |
1882 | sa |= PCI_BASE_ADDRESS_MEM_TYPE_64; |
1883 | ||
80daac3f SR |
1884 | out_le32(mbase + PECFG_BAR0HMPA, RES_TO_U32_HIGH(sa)); |
1885 | out_le32(mbase + PECFG_BAR0LMPA, RES_TO_U32_LOW(sa)); | |
1886 | ||
1887 | /* The setup of the split looks weird to me ... let's see | |
1888 | * if it works | |
1889 | */ | |
1890 | out_le32(mbase + PECFG_PIM0LAL, 0x00000000); | |
1891 | out_le32(mbase + PECFG_PIM0LAH, 0x00000000); | |
1892 | out_le32(mbase + PECFG_PIM1LAL, 0x00000000); | |
1893 | out_le32(mbase + PECFG_PIM1LAH, 0x00000000); | |
1894 | out_le32(mbase + PECFG_PIM01SAH, 0xffff0000); | |
1895 | out_le32(mbase + PECFG_PIM01SAL, 0x00000000); | |
1896 | ||
1897 | out_le32(mbase + PCI_BASE_ADDRESS_0, RES_TO_U32_LOW(res->start)); | |
1898 | out_le32(mbase + PCI_BASE_ADDRESS_1, RES_TO_U32_HIGH(res->start)); | |
1899 | } | |
a2d2e1ec BH |
1900 | |
1901 | /* Enable inbound mapping */ | |
1902 | out_le32(mbase + PECFG_PIMEN, 0x1); | |
1903 | ||
a2d2e1ec BH |
1904 | /* Enable I/O, Mem, and Busmaster cycles */ |
1905 | out_le16(mbase + PCI_COMMAND, | |
1906 | in_le16(mbase + PCI_COMMAND) | | |
1907 | PCI_COMMAND_IO | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER); | |
1908 | } | |
1909 | ||
1910 | static void __init ppc4xx_pciex_port_setup_hose(struct ppc4xx_pciex_port *port) | |
1911 | { | |
1912 | struct resource dma_window; | |
1913 | struct pci_controller *hose = NULL; | |
1914 | const int *bus_range; | |
1915 | int primary = 0, busses; | |
1916 | void __iomem *mbase = NULL, *cfg_data = NULL; | |
80daac3f SR |
1917 | const u32 *pval; |
1918 | u32 val; | |
a2d2e1ec BH |
1919 | |
1920 | /* Check if primary bridge */ | |
1921 | if (of_get_property(port->node, "primary", NULL)) | |
1922 | primary = 1; | |
1923 | ||
1924 | /* Get bus range if any */ | |
1925 | bus_range = of_get_property(port->node, "bus-range", NULL); | |
1926 | ||
1927 | /* Allocate the host controller data structure */ | |
1928 | hose = pcibios_alloc_controller(port->node); | |
1929 | if (!hose) | |
1930 | goto fail; | |
1931 | ||
1932 | /* We stick the port number in "indirect_type" so the config space | |
1933 | * ops can retrieve the port data structure easily | |
1934 | */ | |
1935 | hose->indirect_type = port->index; | |
1936 | ||
1937 | /* Get bus range */ | |
1938 | hose->first_busno = bus_range ? bus_range[0] : 0x0; | |
1939 | hose->last_busno = bus_range ? bus_range[1] : 0xff; | |
1940 | ||
1941 | /* Because of how big mapping the config space is (1M per bus), we | |
1942 | * limit how many busses we support. In the long run, we could replace | |
1943 | * that with something akin to kmap_atomic instead. We set aside 1 bus | |
1944 | * for the host itself too. | |
1945 | */ | |
1946 | busses = hose->last_busno - hose->first_busno; /* This is off by 1 */ | |
1947 | if (busses > MAX_PCIE_BUS_MAPPED) { | |
1948 | busses = MAX_PCIE_BUS_MAPPED; | |
1949 | hose->last_busno = hose->first_busno + busses; | |
1950 | } | |
1951 | ||
80daac3f SR |
1952 | if (!port->endpoint) { |
1953 | /* Only map the external config space in cfg_data for | |
1954 | * PCIe root-complexes. External space is 1M per bus | |
1955 | */ | |
1956 | cfg_data = ioremap(port->cfg_space.start + | |
1957 | (hose->first_busno + 1) * 0x100000, | |
1958 | busses * 0x100000); | |
1959 | if (cfg_data == NULL) { | |
1960 | printk(KERN_ERR "%s: Can't map external config space !", | |
1961 | port->node->full_name); | |
1962 | goto fail; | |
1963 | } | |
1964 | hose->cfg_data = cfg_data; | |
1965 | } | |
1966 | ||
1967 | /* Always map the host config space in cfg_addr. | |
1968 | * Internal space is 4K | |
a2d2e1ec | 1969 | */ |
a2d2e1ec | 1970 | mbase = ioremap(port->cfg_space.start + 0x10000000, 0x1000); |
80daac3f SR |
1971 | if (mbase == NULL) { |
1972 | printk(KERN_ERR "%s: Can't map internal config space !", | |
a2d2e1ec BH |
1973 | port->node->full_name); |
1974 | goto fail; | |
1975 | } | |
a2d2e1ec BH |
1976 | hose->cfg_addr = mbase; |
1977 | ||
1978 | pr_debug("PCIE %s, bus %d..%d\n", port->node->full_name, | |
1979 | hose->first_busno, hose->last_busno); | |
1980 | pr_debug(" config space mapped at: root @0x%p, other @0x%p\n", | |
1981 | hose->cfg_addr, hose->cfg_data); | |
1982 | ||
1983 | /* Setup config space */ | |
1984 | hose->ops = &ppc4xx_pciex_pci_ops; | |
1985 | port->hose = hose; | |
1986 | mbase = (void __iomem *)hose->cfg_addr; | |
1987 | ||
80daac3f SR |
1988 | if (!port->endpoint) { |
1989 | /* | |
1990 | * Set bus numbers on our root port | |
1991 | */ | |
1992 | out_8(mbase + PCI_PRIMARY_BUS, hose->first_busno); | |
1993 | out_8(mbase + PCI_SECONDARY_BUS, hose->first_busno + 1); | |
1994 | out_8(mbase + PCI_SUBORDINATE_BUS, hose->last_busno); | |
1995 | } | |
a2d2e1ec BH |
1996 | |
1997 | /* | |
1998 | * OMRs are already reset, also disable PIMs | |
1999 | */ | |
2000 | out_le32(mbase + PECFG_PIMEN, 0); | |
2001 | ||
2002 | /* Parse outbound mapping resources */ | |
2003 | pci_process_bridge_OF_ranges(hose, port->node, primary); | |
2004 | ||
2005 | /* Parse inbound mapping resources */ | |
2006 | if (ppc4xx_parse_dma_ranges(hose, mbase, &dma_window) != 0) | |
2007 | goto fail; | |
2008 | ||
2009 | /* Configure outbound ranges POMs */ | |
2010 | ppc4xx_configure_pciex_POMs(port, hose, mbase); | |
2011 | ||
2012 | /* Configure inbound ranges PIMs */ | |
2013 | ppc4xx_configure_pciex_PIMs(port, hose, mbase, &dma_window); | |
2014 | ||
2015 | /* The root complex doesn't show up if we don't set some vendor | |
80daac3f SR |
2016 | * and device IDs into it. The defaults below are the same bogus |
2017 | * one that the initial code in arch/ppc had. This can be | |
2018 | * overwritten by setting the "vendor-id/device-id" properties | |
2019 | * in the pciex node. | |
a2d2e1ec | 2020 | */ |
a2d2e1ec | 2021 | |
80daac3f SR |
2022 | /* Get the (optional) vendor-/device-id from the device-tree */ |
2023 | pval = of_get_property(port->node, "vendor-id", NULL); | |
2024 | if (pval) { | |
2025 | val = *pval; | |
2026 | } else { | |
2027 | if (!port->endpoint) | |
2028 | val = 0xaaa0 + port->index; | |
2029 | else | |
2030 | val = 0xeee0 + port->index; | |
2031 | } | |
2032 | out_le16(mbase + 0x200, val); | |
2033 | ||
2034 | pval = of_get_property(port->node, "device-id", NULL); | |
2035 | if (pval) { | |
2036 | val = *pval; | |
2037 | } else { | |
2038 | if (!port->endpoint) | |
2039 | val = 0xbed0 + port->index; | |
2040 | else | |
2041 | val = 0xfed0 + port->index; | |
2042 | } | |
2043 | out_le16(mbase + 0x202, val); | |
2044 | ||
e7fa1d13 AEK |
2045 | /* Enable Bus master, memory, and io space */ |
2046 | if (of_device_is_compatible(port->node, "ibm,plb-pciex-460sx")) | |
2047 | out_le16(mbase + 0x204, 0x7); | |
2048 | ||
80daac3f SR |
2049 | if (!port->endpoint) { |
2050 | /* Set Class Code to PCI-PCI bridge and Revision Id to 1 */ | |
2051 | out_le32(mbase + 0x208, 0x06040001); | |
2052 | ||
2053 | printk(KERN_INFO "PCIE%d: successfully set as root-complex\n", | |
2054 | port->index); | |
2055 | } else { | |
2056 | /* Set Class Code to Processor/PPC */ | |
2057 | out_le32(mbase + 0x208, 0x0b200001); | |
2058 | ||
2059 | printk(KERN_INFO "PCIE%d: successfully set as endpoint\n", | |
2060 | port->index); | |
2061 | } | |
a2d2e1ec | 2062 | |
a2d2e1ec BH |
2063 | return; |
2064 | fail: | |
2065 | if (hose) | |
2066 | pcibios_free_controller(hose); | |
2067 | if (cfg_data) | |
2068 | iounmap(cfg_data); | |
2069 | if (mbase) | |
2070 | iounmap(mbase); | |
2071 | } | |
2072 | ||
5738ec6d BH |
2073 | static void __init ppc4xx_probe_pciex_bridge(struct device_node *np) |
2074 | { | |
a2d2e1ec BH |
2075 | struct ppc4xx_pciex_port *port; |
2076 | const u32 *pval; | |
2077 | int portno; | |
2078 | unsigned int dcrs; | |
80daac3f | 2079 | const char *val; |
a2d2e1ec BH |
2080 | |
2081 | /* First, proceed to core initialization as we assume there's | |
2082 | * only one PCIe core in the system | |
2083 | */ | |
2084 | if (ppc4xx_pciex_check_core_init(np)) | |
2085 | return; | |
2086 | ||
2087 | /* Get the port number from the device-tree */ | |
2088 | pval = of_get_property(np, "port", NULL); | |
2089 | if (pval == NULL) { | |
2090 | printk(KERN_ERR "PCIE: Can't find port number for %s\n", | |
2091 | np->full_name); | |
2092 | return; | |
2093 | } | |
2094 | portno = *pval; | |
2095 | if (portno >= ppc4xx_pciex_port_count) { | |
2096 | printk(KERN_ERR "PCIE: port number out of range for %s\n", | |
2097 | np->full_name); | |
2098 | return; | |
2099 | } | |
2100 | port = &ppc4xx_pciex_ports[portno]; | |
2101 | port->index = portno; | |
995ada8d SR |
2102 | |
2103 | /* | |
2104 | * Check if device is enabled | |
2105 | */ | |
2106 | if (!of_device_is_available(np)) { | |
2107 | printk(KERN_INFO "PCIE%d: Port disabled via device-tree\n", port->index); | |
2108 | return; | |
2109 | } | |
2110 | ||
a2d2e1ec | 2111 | port->node = of_node_get(np); |
8115846e TB |
2112 | if (ppc4xx_pciex_hwops->want_sdr) { |
2113 | pval = of_get_property(np, "sdr-base", NULL); | |
2114 | if (pval == NULL) { | |
2115 | printk(KERN_ERR "PCIE: missing sdr-base for %s\n", | |
2116 | np->full_name); | |
2117 | return; | |
2118 | } | |
2119 | port->sdr_base = *pval; | |
a2d2e1ec | 2120 | } |
a2d2e1ec | 2121 | |
80daac3f SR |
2122 | /* Check if device_type property is set to "pci" or "pci-endpoint". |
2123 | * Resulting from this setup this PCIe port will be configured | |
2124 | * as root-complex or as endpoint. | |
2125 | */ | |
2126 | val = of_get_property(port->node, "device_type", NULL); | |
2127 | if (!strcmp(val, "pci-endpoint")) { | |
2128 | port->endpoint = 1; | |
2129 | } else if (!strcmp(val, "pci")) { | |
2130 | port->endpoint = 0; | |
2131 | } else { | |
2132 | printk(KERN_ERR "PCIE: missing or incorrect device_type for %s\n", | |
2133 | np->full_name); | |
2134 | return; | |
2135 | } | |
035ee428 | 2136 | |
a2d2e1ec BH |
2137 | /* Fetch config space registers address */ |
2138 | if (of_address_to_resource(np, 0, &port->cfg_space)) { | |
2139 | printk(KERN_ERR "%s: Can't get PCI-E config space !", | |
2140 | np->full_name); | |
2141 | return; | |
2142 | } | |
2143 | /* Fetch host bridge internal registers address */ | |
2144 | if (of_address_to_resource(np, 1, &port->utl_regs)) { | |
2145 | printk(KERN_ERR "%s: Can't get UTL register base !", | |
2146 | np->full_name); | |
2147 | return; | |
2148 | } | |
2149 | ||
2150 | /* Map DCRs */ | |
2151 | dcrs = dcr_resource_start(np, 0); | |
2152 | if (dcrs == 0) { | |
2153 | printk(KERN_ERR "%s: Can't get DCR register base !", | |
2154 | np->full_name); | |
2155 | return; | |
2156 | } | |
2157 | port->dcrs = dcr_map(np, dcrs, dcr_resource_len(np, 0)); | |
2158 | ||
2159 | /* Initialize the port specific registers */ | |
035ee428 BH |
2160 | if (ppc4xx_pciex_port_init(port)) { |
2161 | printk(KERN_WARNING "PCIE%d: Port init failed\n", port->index); | |
a2d2e1ec | 2162 | return; |
035ee428 | 2163 | } |
a2d2e1ec BH |
2164 | |
2165 | /* Setup the linux hose data structure */ | |
2166 | ppc4xx_pciex_port_setup_hose(port); | |
5738ec6d BH |
2167 | } |
2168 | ||
a2d2e1ec BH |
2169 | #endif /* CONFIG_PPC4xx_PCI_EXPRESS */ |
2170 | ||
5738ec6d BH |
2171 | static int __init ppc4xx_pci_find_bridges(void) |
2172 | { | |
2173 | struct device_node *np; | |
2174 | ||
0e47ff1c | 2175 | pci_add_flags(PCI_ENABLE_PROC_DOMAINS | PCI_COMPAT_DOMAIN_0); |
41b6a085 | 2176 | |
a2d2e1ec | 2177 | #ifdef CONFIG_PPC4xx_PCI_EXPRESS |
5738ec6d BH |
2178 | for_each_compatible_node(np, NULL, "ibm,plb-pciex") |
2179 | ppc4xx_probe_pciex_bridge(np); | |
a2d2e1ec | 2180 | #endif |
5738ec6d BH |
2181 | for_each_compatible_node(np, NULL, "ibm,plb-pcix") |
2182 | ppc4xx_probe_pcix_bridge(np); | |
2183 | for_each_compatible_node(np, NULL, "ibm,plb-pci") | |
2184 | ppc4xx_probe_pci_bridge(np); | |
2185 | ||
2186 | return 0; | |
2187 | } | |
2188 | arch_initcall(ppc4xx_pci_find_bridges); | |
2189 |