Merge branch 'irq-urgent-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...
[deliverable/linux.git] / arch / s390 / include / asm / cpu_mf.h
CommitLineData
212188a5
HB
1/*
2 * CPU-measurement facilities
3 *
4 * Copyright IBM Corp. 2012
5 * Author(s): Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
6 * Jan Glauber <jang@linux.vnet.ibm.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License (version 2 only)
10 * as published by the Free Software Foundation.
11 */
b03d541a
JG
12#ifndef _ASM_S390_CPU_MF_H
13#define _ASM_S390_CPU_MF_H
14
cb16b91a 15#include <linux/errno.h>
1e3cab2f
HC
16#include <asm/facility.h>
17
b03d541a
JG
18#define CPU_MF_INT_SF_IAE (1 << 31) /* invalid entry address */
19#define CPU_MF_INT_SF_ISE (1 << 30) /* incorrect SDBT entry */
20#define CPU_MF_INT_SF_PRA (1 << 29) /* program request alert */
21#define CPU_MF_INT_SF_SACA (1 << 23) /* sampler auth. change alert */
22#define CPU_MF_INT_SF_LSDA (1 << 22) /* loss of sample data alert */
212188a5
HB
23#define CPU_MF_INT_CF_CACA (1 << 7) /* counter auth. change alert */
24#define CPU_MF_INT_CF_LCDA (1 << 6) /* loss of counter data alert */
212188a5
HB
25#define CPU_MF_INT_CF_MASK (CPU_MF_INT_CF_CACA|CPU_MF_INT_CF_LCDA)
26#define CPU_MF_INT_SF_MASK (CPU_MF_INT_SF_IAE|CPU_MF_INT_SF_ISE| \
27 CPU_MF_INT_SF_PRA|CPU_MF_INT_SF_SACA| \
28 CPU_MF_INT_SF_LSDA)
29
30/* CPU measurement facility support */
31static inline int cpum_cf_avail(void)
32{
23d18e8d 33 return MACHINE_HAS_LPP && test_facility(67);
212188a5
HB
34}
35
36static inline int cpum_sf_avail(void)
37{
23d18e8d 38 return MACHINE_HAS_LPP && test_facility(68);
212188a5
HB
39}
40
41
42struct cpumf_ctr_info {
43 u16 cfvn;
44 u16 auth_ctl;
45 u16 enable_ctl;
46 u16 act_ctl;
47 u16 max_cpu;
48 u16 csvn;
49 u16 max_cg;
50 u16 reserved1;
51 u32 reserved2[12];
52} __packed;
53
cf48ad83
HB
54/* QUERY SAMPLING INFORMATION block */
55struct hws_qsi_info_block { /* Bit(s) */
56 unsigned int b0_13:14; /* 0-13: zeros */
7e75fc3f
HB
57 unsigned int as:1; /* 14: basic-sampling authorization */
58 unsigned int ad:1; /* 15: diag-sampling authorization */
59 unsigned int b16_21:6; /* 16-21: zeros */
60 unsigned int es:1; /* 22: basic-sampling enable control */
61 unsigned int ed:1; /* 23: diag-sampling enable control */
62 unsigned int b24_29:6; /* 24-29: zeros */
63 unsigned int cs:1; /* 30: basic-sampling activation control */
64 unsigned int cd:1; /* 31: diag-sampling activation control */
65 unsigned int bsdes:16; /* 4-5: size of basic sampling entry */
cf48ad83
HB
66 unsigned int dsdes:16; /* 6-7: size of diagnostic sampling entry */
67 unsigned long min_sampl_rate; /* 8-15: minimum sampling interval */
68 unsigned long max_sampl_rate; /* 16-23: maximum sampling interval*/
69 unsigned long tear; /* 24-31: TEAR contents */
70 unsigned long dear; /* 32-39: DEAR contents */
71 unsigned int rsvrd0; /* 40-43: reserved */
72 unsigned int cpu_speed; /* 44-47: CPU speed */
73 unsigned long long rsvrd1; /* 48-55: reserved */
74 unsigned long long rsvrd2; /* 56-63: reserved */
75} __packed;
76
77/* SET SAMPLING CONTROLS request block */
78struct hws_lsctl_request_block {
79 unsigned int s:1; /* 0: maximum buffer indicator */
80 unsigned int h:1; /* 1: part. level reserved for VM use*/
81 unsigned long long b2_53:52;/* 2-53: zeros */
7e75fc3f
HB
82 unsigned int es:1; /* 54: basic-sampling enable control */
83 unsigned int ed:1; /* 55: diag-sampling enable control */
84 unsigned int b56_61:6; /* 56-61: - zeros */
85 unsigned int cs:1; /* 62: basic-sampling activation control */
86 unsigned int cd:1; /* 63: diag-sampling activation control */
cf48ad83
HB
87 unsigned long interval; /* 8-15: sampling interval */
88 unsigned long tear; /* 16-23: TEAR contents */
89 unsigned long dear; /* 24-31: DEAR contents */
90 /* 32-63: */
91 unsigned long rsvrd1; /* reserved */
92 unsigned long rsvrd2; /* reserved */
93 unsigned long rsvrd3; /* reserved */
94 unsigned long rsvrd4; /* reserved */
95} __packed;
96
7e75fc3f 97struct hws_basic_entry {
cf48ad83
HB
98 unsigned int def:16; /* 0-15 Data Entry Format */
99 unsigned int R:4; /* 16-19 reserved */
100 unsigned int U:4; /* 20-23 Number of unique instruct. */
101 unsigned int z:2; /* zeros */
102 unsigned int T:1; /* 26 PSW DAT mode */
103 unsigned int W:1; /* 27 PSW wait state */
104 unsigned int P:1; /* 28 PSW Problem state */
105 unsigned int AS:2; /* 29-30 PSW address-space control */
106 unsigned int I:1; /* 31 entry valid or invalid */
107 unsigned int:16;
108 unsigned int prim_asn:16; /* primary ASN */
109 unsigned long long ia; /* Instruction Address */
110 unsigned long long gpp; /* Guest Program Parameter */
111 unsigned long long hpp; /* Host Program Parameter */
112} __packed;
113
7e75fc3f
HB
114struct hws_diag_entry {
115 unsigned int def:16; /* 0-15 Data Entry Format */
116 unsigned int R:14; /* 16-19 and 20-30 reserved */
117 unsigned int I:1; /* 31 entry valid or invalid */
118 u8 data[]; /* Machine-dependent sample data */
119} __packed;
120
121struct hws_combined_entry {
122 struct hws_basic_entry basic; /* Basic-sampling data entry */
123 struct hws_diag_entry diag; /* Diagnostic-sampling data entry */
124} __packed;
125
cf48ad83 126struct hws_trailer_entry {
fcc77f50
HB
127 union {
128 struct {
129 unsigned int f:1; /* 0 - Block Full Indicator */
130 unsigned int a:1; /* 1 - Alert request control */
131 unsigned int t:1; /* 2 - Timestamp format */
132 unsigned long long:61; /* 3 - 63: Reserved */
133 };
134 unsigned long long flags; /* 0 - 63: All indicators */
135 };
cf48ad83 136 unsigned long long overflow; /* 64 - sample Overflow count */
443d4beb 137 unsigned char timestamp[16]; /* 16 - 31 timestamp */
cf48ad83
HB
138 unsigned long long reserved1; /* 32 -Reserved */
139 unsigned long long reserved2; /* */
140 unsigned long long progusage1; /* 48 - reserved for programming use */
141 unsigned long long progusage2; /* */
142} __packed;
143
212188a5
HB
144/* Query counter information */
145static inline int qctri(struct cpumf_ctr_info *info)
146{
147 int rc = -EINVAL;
148
149 asm volatile (
150 "0: .insn s,0xb28e0000,%1\n"
151 "1: lhi %0,0\n"
152 "2:\n"
153 EX_TABLE(1b, 2b)
154 : "+d" (rc), "=Q" (*info));
155 return rc;
156}
157
158/* Load CPU-counter-set controls */
159static inline int lcctl(u64 ctl)
160{
161 int cc;
162
163 asm volatile (
164 " .insn s,0xb2840000,%1\n"
165 " ipm %0\n"
166 " srl %0,28\n"
167 : "=d" (cc) : "m" (ctl) : "cc");
168 return cc;
169}
170
171/* Extract CPU counter */
172static inline int ecctr(u64 ctr, u64 *val)
173{
174 register u64 content asm("4") = 0;
175 int cc;
176
177 asm volatile (
178 " .insn rre,0xb2e40000,%0,%2\n"
179 " ipm %1\n"
180 " srl %1,28\n"
181 : "=d" (content), "=d" (cc) : "d" (ctr) : "cc");
182 if (!cc)
183 *val = content;
184 return cc;
185}
b03d541a 186
10ad34bc
MS
187/* Store CPU counter multiple for the MT utilization counter set */
188static inline int stcctm5(u64 num, u64 *val)
189{
190 typedef struct { u64 _[num]; } addrtype;
191 int cc;
192
193 asm volatile (
194 " .insn rsy,0xeb0000000017,%2,5,%1\n"
195 " ipm %0\n"
196 " srl %0,28\n"
197 : "=d" (cc), "=Q" (*(addrtype *) val) : "d" (num) : "cc");
198 return cc;
199}
200
cf48ad83
HB
201/* Query sampling information */
202static inline int qsi(struct hws_qsi_info_block *info)
203{
204 int cc;
205 cc = 1;
206
207 asm volatile(
208 "0: .insn s,0xb2860000,0(%1)\n"
209 "1: lhi %0,0\n"
210 "2:\n"
211 EX_TABLE(0b, 2b) EX_TABLE(1b, 2b)
212 : "=d" (cc), "+a" (info)
213 : "m" (*info)
214 : "cc", "memory");
215
216 return cc ? -EINVAL : 0;
217}
218
219/* Load sampling controls */
220static inline int lsctl(struct hws_lsctl_request_block *req)
221{
222 int cc;
223
224 cc = 1;
225 asm volatile(
226 "0: .insn s,0xb2870000,0(%1)\n"
227 "1: ipm %0\n"
228 " srl %0,28\n"
229 "2:\n"
230 EX_TABLE(0b, 2b) EX_TABLE(1b, 2b)
231 : "+d" (cc), "+a" (req)
232 : "m" (*req)
233 : "cc", "memory");
234
235 return cc ? -EINVAL : 0;
236}
237
238/* Sampling control helper functions */
239
8c069ff4
HB
240#include <linux/time.h>
241
242static inline unsigned long freq_to_sample_rate(struct hws_qsi_info_block *qsi,
243 unsigned long freq)
244{
245 return (USEC_PER_SEC / freq) * qsi->cpu_speed;
246}
247
248static inline unsigned long sample_rate_to_freq(struct hws_qsi_info_block *qsi,
249 unsigned long rate)
250{
251 return USEC_PER_SEC * qsi->cpu_speed / rate;
252}
253
cf48ad83
HB
254#define SDB_TE_ALERT_REQ_MASK 0x4000000000000000UL
255#define SDB_TE_BUFFER_FULL_MASK 0x8000000000000000UL
256
443d4beb
HB
257/* Return TOD timestamp contained in an trailer entry */
258static inline unsigned long long trailer_timestamp(struct hws_trailer_entry *te)
259{
260 /* TOD in STCKE format */
261 if (te->t)
262 return *((unsigned long long *) &te->timestamp[1]);
263
264 /* TOD in STCK format */
265 return *((unsigned long long *) &te->timestamp[0]);
266}
267
cf48ad83
HB
268/* Return pointer to trailer entry of an sample data block */
269static inline unsigned long *trailer_entry_ptr(unsigned long v)
270{
271 void *ret;
272
273 ret = (void *) v;
274 ret += PAGE_SIZE;
275 ret -= sizeof(struct hws_trailer_entry);
276
277 return (unsigned long *) ret;
278}
279
280/* Return if the entry in the sample data block table (sdbt)
281 * is a link to the next sdbt */
282static inline int is_link_entry(unsigned long *s)
283{
284 return *s & 0x1ul ? 1 : 0;
285}
286
287/* Return pointer to the linked sdbt */
288static inline unsigned long *get_next_sdbt(unsigned long *s)
289{
290 return (unsigned long *) (*s & ~0x1ul);
291}
212188a5 292#endif /* _ASM_S390_CPU_MF_H */
This page took 0.219194 seconds and 5 git commands to generate.