s390: rename struct _lowcore to struct lowcore
[deliverable/linux.git] / arch / s390 / kernel / asm-offsets.c
CommitLineData
1da177e4
LT
1/*
2 * Generate definitions needed by assembly language modules.
3 * This code generates raw asm output which is post-processed to extract
4 * and format the required data.
5 */
6
cbb870c8
HC
7#define ASM_OFFSETS_C
8
7a88d7a8 9#include <linux/kbuild.h>
95d38fd0 10#include <linux/kvm_host.h>
cbb870c8 11#include <linux/sched.h>
b5f87f15 12#include <asm/idle.h>
b020632e 13#include <asm/vdso.h>
480e5926 14#include <asm/pgtable.h>
1da177e4 15
987bcdac
MS
16/*
17 * Make sure that the compiler is new enough. We want a compiler that
18 * is known to work with the "Q" assembler constraint.
19 */
f318a122
MS
20#if __GNUC__ < 4 || (__GNUC__ == 4 && __GNUC_MINOR__ < 3)
21#error Your compiler is too old; please use version 4.3 or newer
987bcdac
MS
22#endif
23
1da177e4
LT
24int main(void)
25{
6a62b485
MS
26 /* task struct offsets */
27 OFFSET(__TASK_thread_info, task_struct, stack);
28 OFFSET(__TASK_thread, task_struct, thread);
29 OFFSET(__TASK_pid, task_struct, pid);
1da177e4 30 BLANK();
6a62b485
MS
31 /* thread struct offsets */
32 OFFSET(__THREAD_ksp, thread_struct, ksp);
33 OFFSET(__THREAD_FPU_fpc, thread_struct, fpu.fpc);
34 OFFSET(__THREAD_FPU_regs, thread_struct, fpu.regs);
35 OFFSET(__THREAD_per_cause, thread_struct, per_event.cause);
36 OFFSET(__THREAD_per_address, thread_struct, per_event.address);
37 OFFSET(__THREAD_per_paid, thread_struct, per_event.paid);
38 OFFSET(__THREAD_trap_tdb, thread_struct, trap_tdb);
1da177e4 39 BLANK();
6a62b485
MS
40 /* thread info offsets */
41 OFFSET(__TI_task, thread_info, task);
42 OFFSET(__TI_flags, thread_info, flags);
43 OFFSET(__TI_sysc_table, thread_info, sys_call_table);
44 OFFSET(__TI_cpu, thread_info, cpu);
45 OFFSET(__TI_precount, thread_info, preempt_count);
46 OFFSET(__TI_user_timer, thread_info, user_timer);
47 OFFSET(__TI_system_timer, thread_info, system_timer);
48 OFFSET(__TI_last_break, thread_info, last_break);
1da177e4 49 BLANK();
6a62b485
MS
50 /* pt_regs offsets */
51 OFFSET(__PT_ARGS, pt_regs, args);
52 OFFSET(__PT_PSW, pt_regs, psw);
53 OFFSET(__PT_GPRS, pt_regs, gprs);
54 OFFSET(__PT_ORIG_GPR2, pt_regs, orig_gpr2);
55 OFFSET(__PT_INT_CODE, pt_regs, int_code);
56 OFFSET(__PT_INT_PARM, pt_regs, int_parm);
57 OFFSET(__PT_INT_PARM_LONG, pt_regs, int_parm_long);
58 OFFSET(__PT_FLAGS, pt_regs, flags);
4ca4d7bf 59 DEFINE(__PT_SIZE, sizeof(struct pt_regs));
1da177e4 60 BLANK();
6a62b485
MS
61 /* stack_frame offsets */
62 OFFSET(__SF_BACKCHAIN, stack_frame, back_chain);
63 OFFSET(__SF_GPRS, stack_frame, gprs);
64 OFFSET(__SF_EMPTY, stack_frame, empty1);
b020632e
MS
65 BLANK();
66 /* timeval/timezone offsets for use by vdso */
6a62b485
MS
67 OFFSET(__VDSO_UPD_COUNT, vdso_data, tb_update_count);
68 OFFSET(__VDSO_XTIME_STAMP, vdso_data, xtime_tod_stamp);
69 OFFSET(__VDSO_XTIME_SEC, vdso_data, xtime_clock_sec);
70 OFFSET(__VDSO_XTIME_NSEC, vdso_data, xtime_clock_nsec);
71 OFFSET(__VDSO_XTIME_CRS_SEC, vdso_data, xtime_coarse_sec);
72 OFFSET(__VDSO_XTIME_CRS_NSEC, vdso_data, xtime_coarse_nsec);
73 OFFSET(__VDSO_WTOM_SEC, vdso_data, wtom_clock_sec);
74 OFFSET(__VDSO_WTOM_NSEC, vdso_data, wtom_clock_nsec);
75 OFFSET(__VDSO_WTOM_CRS_SEC, vdso_data, wtom_coarse_sec);
76 OFFSET(__VDSO_WTOM_CRS_NSEC, vdso_data, wtom_coarse_nsec);
77 OFFSET(__VDSO_TIMEZONE, vdso_data, tz_minuteswest);
78 OFFSET(__VDSO_ECTG_OK, vdso_data, ectg_available);
79 OFFSET(__VDSO_TK_MULT, vdso_data, tk_mult);
80 OFFSET(__VDSO_TK_SHIFT, vdso_data, tk_shift);
81 OFFSET(__VDSO_ECTG_BASE, vdso_per_cpu_data, ectg_timer_base);
82 OFFSET(__VDSO_ECTG_USER, vdso_per_cpu_data, ectg_user_time);
83 BLANK();
b020632e 84 /* constants used by the vdso */
b3423982
HC
85 DEFINE(__CLOCK_REALTIME, CLOCK_REALTIME);
86 DEFINE(__CLOCK_MONOTONIC, CLOCK_MONOTONIC);
b7eacb59
MS
87 DEFINE(__CLOCK_REALTIME_COARSE, CLOCK_REALTIME_COARSE);
88 DEFINE(__CLOCK_MONOTONIC_COARSE, CLOCK_MONOTONIC_COARSE);
b5e64b3d 89 DEFINE(__CLOCK_THREAD_CPUTIME_ID, CLOCK_THREAD_CPUTIME_ID);
b3423982 90 DEFINE(__CLOCK_REALTIME_RES, MONOTONIC_RES_NSEC);
b7eacb59 91 DEFINE(__CLOCK_COARSE_RES, LOW_RES_NSEC);
cbb870c8 92 BLANK();
4c1051e3 93 /* idle data offsets */
6a62b485
MS
94 OFFSET(__CLOCK_IDLE_ENTER, s390_idle_data, clock_idle_enter);
95 OFFSET(__CLOCK_IDLE_EXIT, s390_idle_data, clock_idle_exit);
96 OFFSET(__TIMER_IDLE_ENTER, s390_idle_data, timer_idle_enter);
97 OFFSET(__TIMER_IDLE_EXIT, s390_idle_data, timer_idle_exit);
8b646bd7 98 BLANK();
6a62b485 99 /* hardware defined lowcore locations 0x000 - 0x1ff */
c667aeac
HC
100 OFFSET(__LC_EXT_PARAMS, lowcore, ext_params);
101 OFFSET(__LC_EXT_CPU_ADDR, lowcore, ext_cpu_addr);
102 OFFSET(__LC_EXT_INT_CODE, lowcore, ext_int_code);
103 OFFSET(__LC_SVC_ILC, lowcore, svc_ilc);
104 OFFSET(__LC_SVC_INT_CODE, lowcore, svc_code);
105 OFFSET(__LC_PGM_ILC, lowcore, pgm_ilc);
106 OFFSET(__LC_PGM_INT_CODE, lowcore, pgm_code);
107 OFFSET(__LC_DATA_EXC_CODE, lowcore, data_exc_code);
108 OFFSET(__LC_MON_CLASS_NR, lowcore, mon_class_num);
109 OFFSET(__LC_PER_CODE, lowcore, per_code);
110 OFFSET(__LC_PER_ATMID, lowcore, per_atmid);
111 OFFSET(__LC_PER_ADDRESS, lowcore, per_address);
112 OFFSET(__LC_EXC_ACCESS_ID, lowcore, exc_access_id);
113 OFFSET(__LC_PER_ACCESS_ID, lowcore, per_access_id);
114 OFFSET(__LC_OP_ACCESS_ID, lowcore, op_access_id);
115 OFFSET(__LC_AR_MODE_ID, lowcore, ar_mode_id);
116 OFFSET(__LC_TRANS_EXC_CODE, lowcore, trans_exc_code);
117 OFFSET(__LC_MON_CODE, lowcore, monitor_code);
118 OFFSET(__LC_SUBCHANNEL_ID, lowcore, subchannel_id);
119 OFFSET(__LC_SUBCHANNEL_NR, lowcore, subchannel_nr);
120 OFFSET(__LC_IO_INT_PARM, lowcore, io_int_parm);
121 OFFSET(__LC_IO_INT_WORD, lowcore, io_int_word);
122 OFFSET(__LC_STFL_FAC_LIST, lowcore, stfl_fac_list);
123 OFFSET(__LC_STFLE_FAC_LIST, lowcore, stfle_fac_list);
124 OFFSET(__LC_MCCK_CODE, lowcore, mcck_interruption_code);
125 OFFSET(__LC_MCCK_FAIL_STOR_ADDR, lowcore, failing_storage_address);
126 OFFSET(__LC_LAST_BREAK, lowcore, breaking_event_addr);
127 OFFSET(__LC_RST_OLD_PSW, lowcore, restart_old_psw);
128 OFFSET(__LC_EXT_OLD_PSW, lowcore, external_old_psw);
129 OFFSET(__LC_SVC_OLD_PSW, lowcore, svc_old_psw);
130 OFFSET(__LC_PGM_OLD_PSW, lowcore, program_old_psw);
131 OFFSET(__LC_MCK_OLD_PSW, lowcore, mcck_old_psw);
132 OFFSET(__LC_IO_OLD_PSW, lowcore, io_old_psw);
133 OFFSET(__LC_RST_NEW_PSW, lowcore, restart_psw);
134 OFFSET(__LC_EXT_NEW_PSW, lowcore, external_new_psw);
135 OFFSET(__LC_SVC_NEW_PSW, lowcore, svc_new_psw);
136 OFFSET(__LC_PGM_NEW_PSW, lowcore, program_new_psw);
137 OFFSET(__LC_MCK_NEW_PSW, lowcore, mcck_new_psw);
138 OFFSET(__LC_IO_NEW_PSW, lowcore, io_new_psw);
6a62b485 139 /* software defined lowcore locations 0x200 - 0xdff*/
c667aeac
HC
140 OFFSET(__LC_SAVE_AREA_SYNC, lowcore, save_area_sync);
141 OFFSET(__LC_SAVE_AREA_ASYNC, lowcore, save_area_async);
142 OFFSET(__LC_SAVE_AREA_RESTART, lowcore, save_area_restart);
143 OFFSET(__LC_CPU_FLAGS, lowcore, cpu_flags);
144 OFFSET(__LC_RETURN_PSW, lowcore, return_psw);
145 OFFSET(__LC_RETURN_MCCK_PSW, lowcore, return_mcck_psw);
146 OFFSET(__LC_SYNC_ENTER_TIMER, lowcore, sync_enter_timer);
147 OFFSET(__LC_ASYNC_ENTER_TIMER, lowcore, async_enter_timer);
148 OFFSET(__LC_MCCK_ENTER_TIMER, lowcore, mcck_enter_timer);
149 OFFSET(__LC_EXIT_TIMER, lowcore, exit_timer);
150 OFFSET(__LC_USER_TIMER, lowcore, user_timer);
151 OFFSET(__LC_SYSTEM_TIMER, lowcore, system_timer);
152 OFFSET(__LC_STEAL_TIMER, lowcore, steal_timer);
153 OFFSET(__LC_LAST_UPDATE_TIMER, lowcore, last_update_timer);
154 OFFSET(__LC_LAST_UPDATE_CLOCK, lowcore, last_update_clock);
155 OFFSET(__LC_INT_CLOCK, lowcore, int_clock);
156 OFFSET(__LC_MCCK_CLOCK, lowcore, mcck_clock);
157 OFFSET(__LC_CURRENT, lowcore, current_task);
158 OFFSET(__LC_THREAD_INFO, lowcore, thread_info);
159 OFFSET(__LC_KERNEL_STACK, lowcore, kernel_stack);
160 OFFSET(__LC_ASYNC_STACK, lowcore, async_stack);
161 OFFSET(__LC_PANIC_STACK, lowcore, panic_stack);
162 OFFSET(__LC_RESTART_STACK, lowcore, restart_stack);
163 OFFSET(__LC_RESTART_FN, lowcore, restart_fn);
164 OFFSET(__LC_RESTART_DATA, lowcore, restart_data);
165 OFFSET(__LC_RESTART_SOURCE, lowcore, restart_source);
166 OFFSET(__LC_USER_ASCE, lowcore, user_asce);
167 OFFSET(__LC_LPP, lowcore, lpp);
168 OFFSET(__LC_CURRENT_PID, lowcore, current_pid);
169 OFFSET(__LC_PERCPU_OFFSET, lowcore, percpu_offset);
170 OFFSET(__LC_VDSO_PER_CPU, lowcore, vdso_per_cpu_data);
171 OFFSET(__LC_MACHINE_FLAGS, lowcore, machine_flags);
172 OFFSET(__LC_GMAP, lowcore, gmap);
173 OFFSET(__LC_PASTE, lowcore, paste);
6a62b485 174 /* software defined ABI-relevant lowcore locations 0xe00 - 0xe20 */
c667aeac 175 OFFSET(__LC_DUMP_REIPL, lowcore, ipib);
6a62b485 176 /* hardware defined lowcore locations 0x1000 - 0x18ff */
c667aeac
HC
177 OFFSET(__LC_VX_SAVE_AREA_ADDR, lowcore, vector_save_area_addr);
178 OFFSET(__LC_EXT_PARAMS2, lowcore, ext_params2);
179 OFFSET(__LC_FPREGS_SAVE_AREA, lowcore, floating_pt_save_area);
180 OFFSET(__LC_GPREGS_SAVE_AREA, lowcore, gpregs_save_area);
181 OFFSET(__LC_PSW_SAVE_AREA, lowcore, psw_save_area);
182 OFFSET(__LC_PREFIX_SAVE_AREA, lowcore, prefixreg_save_area);
183 OFFSET(__LC_FP_CREG_SAVE_AREA, lowcore, fpt_creg_save_area);
184 OFFSET(__LC_TOD_PROGREG_SAVE_AREA, lowcore, tod_progreg_save_area);
185 OFFSET(__LC_CPU_TIMER_SAVE_AREA, lowcore, cpu_timer_save_area);
186 OFFSET(__LC_CLOCK_COMP_SAVE_AREA, lowcore, clock_comp_save_area);
187 OFFSET(__LC_AREGS_SAVE_AREA, lowcore, access_regs_save_area);
188 OFFSET(__LC_CREGS_SAVE_AREA, lowcore, cregs_save_area);
189 OFFSET(__LC_PGM_TDB, lowcore, pgm_tdb);
8b646bd7 190 BLANK();
6a62b485
MS
191 /* gmap/sie offsets */
192 OFFSET(__GMAP_ASCE, gmap, asce);
193 OFFSET(__SIE_PROG0C, kvm_s390_sie_block, prog0c);
194 OFFSET(__SIE_PROG20, kvm_s390_sie_block, prog20);
1da177e4
LT
195 return 0;
196}
This page took 1.18091 seconds and 5 git commands to generate.