Merge branch 'master' of git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux-2.6
[deliverable/linux.git] / arch / sh / Kconfig
CommitLineData
1da177e4
LT
1#
2# For a description of the syntax of this configuration file,
3# see Documentation/kbuild/kconfig-language.txt.
4#
5
6mainmenu "Linux/SuperH Kernel Configuration"
7
8config SUPERH
9 bool
10 default y
7a440c95 11 select EMBEDDED
1da177e4
LT
12 help
13 The SuperH is a RISC processor targeted for use in embedded systems
14 and consumer electronics; it was also used in the Sega Dreamcast
15 gaming console. The SuperH port has a home page at
16 <http://www.linux-sh.org/>.
17
1da177e4
LT
18config RWSEM_GENERIC_SPINLOCK
19 bool
20 default y
21
22config RWSEM_XCHGADD_ALGORITHM
23 bool
24
e2268c71
AM
25config GENERIC_FIND_NEXT_BIT
26 bool
27 default y
28
29config GENERIC_HWEIGHT
30 bool
31 default y
32
1da177e4
LT
33config GENERIC_HARDIRQS
34 bool
35 default y
36
37config GENERIC_IRQ_PROBE
38 bool
39 default y
40
41config GENERIC_CALIBRATE_DELAY
42 bool
43 default y
44
cad82448
PM
45config GENERIC_IOMAP
46 bool
47
45882145
PM
48config GENERIC_TIME
49 def_bool n
50
a08b6b79
Z
51config ARCH_MAY_HAVE_PC_FDC
52 bool
a08b6b79 53
1da177e4
LT
54source "init/Kconfig"
55
56menu "System type"
57
bc8fb5d0
PM
58config SOLUTION_ENGINE
59 bool
60
1da177e4
LT
61choice
62 prompt "SuperH system type"
63 default SH_UNKNOWN
64
65config SH_SOLUTION_ENGINE
66 bool "SolutionEngine"
bc8fb5d0 67 select SOLUTION_ENGINE
1da177e4
LT
68 help
69 Select SolutionEngine if configuring for a Hitachi SH7709
70 or SH7750 evaluation board.
71
72config SH_7751_SOLUTION_ENGINE
73 bool "SolutionEngine7751"
bc8fb5d0 74 select SOLUTION_ENGINE
cad82448 75 select CPU_SUBTYPE_SH7751
1da177e4
LT
76 help
77 Select 7751 SolutionEngine if configuring for a Hitachi SH7751
78 evaluation board.
79
80config SH_7300_SOLUTION_ENGINE
81 bool "SolutionEngine7300"
bc8fb5d0 82 select SOLUTION_ENGINE
cad82448 83 select CPU_SUBTYPE_SH7300
1da177e4 84 help
bc8fb5d0
PM
85 Select 7300 SolutionEngine if configuring for a Hitachi
86 SH7300(SH-Mobile V) evaluation board.
87
88config SH_7343_SOLUTION_ENGINE
89 bool "SolutionEngine7343"
90 select SOLUTION_ENGINE
91 select CPU_SUBTYPE_SH7343
92 help
93 Select 7343 SolutionEngine if configuring for a Hitachi
94 SH7343 (SH-Mobile 3AS) evaluation board.
1da177e4
LT
95
96config SH_73180_SOLUTION_ENGINE
97 bool "SolutionEngine73180"
bc8fb5d0
PM
98 select SOLUTION_ENGINE
99 select CPU_SUBTYPE_SH73180
100 help
101 Select 73180 SolutionEngine if configuring for a Hitachi
102 SH73180(SH-Mobile 3) evaluation board.
1da177e4
LT
103
104config SH_7751_SYSTEMH
105 bool "SystemH7751R"
cad82448 106 select CPU_SUBTYPE_SH7751R
1da177e4
LT
107 help
108 Select SystemH if you are configuring for a Renesas SystemH
109 7751R evaluation board.
110
cad82448
PM
111config SH_HP6XX
112 bool "HP6XX"
1da177e4 113 help
cad82448 114 Select HP6XX if configuring for a HP jornada HP6xx.
1da177e4
LT
115 More information (hardware only) at
116 <http://www.hp.com/jornada/>.
117
1da177e4
LT
118config SH_EC3104
119 bool "EC3104"
120 help
121 Select EC3104 if configuring for a system with an Eclipse
122 International EC3104 chip, e.g. the Harris AD2000.
123
124config SH_SATURN
125 bool "Saturn"
cad82448 126 select CPU_SUBTYPE_SH7604
1da177e4
LT
127 help
128 Select Saturn if configuring for a SEGA Saturn.
129
130config SH_DREAMCAST
131 bool "Dreamcast"
cad82448 132 select CPU_SUBTYPE_SH7091
1da177e4
LT
133 help
134 Select Dreamcast if configuring for a SEGA Dreamcast.
135 More information at
136 <http://www.m17n.org/linux-sh/dreamcast/>. There is a
137 Dreamcast project is at <http://linuxdc.sourceforge.net/>.
138
1da177e4
LT
139config SH_BIGSUR
140 bool "BigSur"
141
1da177e4 142config SH_MPC1211
cad82448
PM
143 bool "Interface MPC1211"
144 help
145 CTP/PCI-SH02 is a CPU module computer that is produced
146 by Interface Corporation.
147 More information at <http://www.interface.co.jp>
1da177e4
LT
148
149config SH_SH03
cad82448 150 bool "Interface CTP/PCI-SH03"
1da177e4 151 help
cad82448 152 CTP/PCI-SH03 is a CPU module computer that is produced
1da177e4 153 by Interface Corporation.
1da177e4
LT
154 More information at <http://www.interface.co.jp>
155
156config SH_SECUREEDGE5410
157 bool "SecureEdge5410"
cad82448 158 select CPU_SUBTYPE_SH7751R
1da177e4
LT
159 help
160 Select SecureEdge5410 if configuring for a SnapGear SH board.
161 This includes both the OEM SecureEdge products as well as the
162 SME product line.
163
164config SH_HS7751RVOIP
165 bool "HS7751RVOIP"
cad82448 166 select CPU_SUBTYPE_SH7751R
1da177e4
LT
167 help
168 Select HS7751RVOIP if configuring for a Renesas Technology
169 Sales VoIP board.
170
91b91d01
PM
171config SH_7710VOIPGW
172 bool "SH7710-VOIP-GW"
173 select CPU_SUBTYPE_SH7710
174 help
175 Select this option to build a kernel for the SH7710 based
176 VOIP GW.
177
1da177e4
LT
178config SH_RTS7751R2D
179 bool "RTS7751R2D"
cad82448 180 select CPU_SUBTYPE_SH7751R
1da177e4
LT
181 help
182 Select RTS7751R2D if configuring for a Renesas Technology
183 Sales SH-Graphics board.
184
cad82448
PM
185config SH_R7780RP
186 bool "R7780RP-1"
187 select CPU_SUBTYPE_SH7780
188 help
189 Select R7780RP-1 if configuring for a Renesas Solutions
190 HIGHLANDER board.
191
1da177e4
LT
192config SH_EDOSK7705
193 bool "EDOSK7705"
cad82448 194 select CPU_SUBTYPE_SH7705
1da177e4
LT
195
196config SH_SH4202_MICRODEV
197 bool "SH4-202 MicroDev"
cad82448 198 select CPU_SUBTYPE_SH4_202
1da177e4
LT
199 help
200 Select SH4-202 MicroDev if configuring for a SuperH MicroDev board
201 with an SH4-202 CPU.
202
cad82448
PM
203config SH_LANDISK
204 bool "LANDISK"
205 select CPU_SUBTYPE_SH7751R
206 help
207 I-O DATA DEVICE, INC. "LANDISK Series" support.
208
209config SH_TITAN
210 bool "TITAN"
211 select CPU_SUBTYPE_SH7751R
212 help
213 Select Titan if you are configuring for a Nimble Microsystems
214 NetEngine NP51R.
215
51e22e7a
TY
216config SH_SHMIN
217 bool "SHMIN"
218 select CPU_SUBTYPE_SH7706
219 help
3cb2fccc 220 Select SHMIN if configuring for the SHMIN board.
51e22e7a 221
1da177e4
LT
222config SH_UNKNOWN
223 bool "BareCPU"
224 help
225 "Bare CPU" aka "unknown" means an SH-based system which is not one
226 of the specific ones mentioned above, which means you need to enter
227 all sorts of stuff like CONFIG_MEMORY_START because the config
228 system doesn't already know what it is. You get a machine vector
229 without any platform-specific code in it, so things like the RTC may
230 not work.
231
232 This option is for the early stages of porting to a new machine.
233
234endchoice
235
cad82448 236source "arch/sh/mm/Kconfig"
1da177e4 237
1da177e4
LT
238config CF_ENABLER
239 bool "Compact Flash Enabler support"
5a4053b2 240 depends on SH_SOLUTION_ENGINE || SH_UNKNOWN || SH_SH03
1da177e4
LT
241 ---help---
242 Compact Flash is a small, removable mass storage device introduced
243 in 1994 originally as a PCMCIA device. If you say `Y' here, you
244 compile in support for Compact Flash devices directly connected to
245 a SuperH processor. A Compact Flash FAQ is available at
246 <http://www.compactflash.org/faqs/faq.htm>.
247
248 If your board has "Directly Connected" CompactFlash at area 5 or 6,
249 you may want to enable this option. Then, you can use CF as
250 primary IDE drive (only tested for SanDisk).
251
252 If in doubt, select 'N'.
253
254choice
255 prompt "Compact Flash Connection Area"
256 depends on CF_ENABLER
257 default CF_AREA6
258
259config CF_AREA5
260 bool "Area5"
261 help
262 If your board has "Directly Connected" CompactFlash, You should
263 select the area where your CF is connected to.
264
265 - "Area5" if CompactFlash is connected to Area 5 (0x14000000)
266 - "Area6" if it is connected to Area 6 (0x18000000)
267
5a4053b2 268 "Area6" will work for most boards.
1da177e4
LT
269
270config CF_AREA6
271 bool "Area6"
272
273endchoice
274
275config CF_BASE_ADDR
276 hex
277 depends on CF_ENABLER
278 default "0xb8000000" if CF_AREA6
279 default "0xb4000000" if CF_AREA5
280
cad82448
PM
281menu "Processor features"
282
283config CPU_LITTLE_ENDIAN
284 bool "Little Endian"
285 help
286 Some SuperH machines can be configured for either little or big
287 endian byte order. These modes require different kernels. Say Y if
288 your machine is little endian, N if it's a big endian machine.
289
1da177e4
LT
290config SH_FPU
291 bool "FPU support"
292 depends on !CPU_SH3
293 default y
294 help
295 Selecting this option will enable support for SH processors that
296 have FPU units (ie, SH77xx).
297
298 This option must be set in order to enable the FPU.
299
4b565680
TY
300config SH_FPU_EMU
301 bool "FPU emulation support"
302 depends on !SH_FPU && EXPERIMENTAL
303 default n
304 help
305 Selecting this option will enable support for software FPU emulation.
306 Most SH-3 users will want to say Y here, whereas most SH-4 users will
307 want to say N.
308
1da177e4
LT
309config SH_DSP
310 bool "DSP support"
e5723e0e
PM
311 default y if SH4AL_DSP || !CPU_SH4
312 default n
1da177e4
LT
313 help
314 Selecting this option will enable support for SH processors that
e5723e0e 315 have DSP units (ie, SH2-DSP, SH3-DSP, and SH4AL-DSP).
1da177e4
LT
316
317 This option must be set in order to enable the DSP.
318
319config SH_ADC
320 bool "ADC support"
321 depends on CPU_SH3
322 default y
323 help
324 Selecting this option will allow the Linux kernel to use SH3 on-chip
325 ADC module.
326
327 If unsure, say N.
328
cad82448
PM
329config SH_STORE_QUEUES
330 bool "Support for Store Queues"
331 depends on CPU_SH4
332 help
333 Selecting this option will enable an in-kernel API for manipulating
334 the store queues integrated in the SH-4 processors.
335
336config CPU_HAS_INTEVT
1da177e4 337 bool
1da177e4 338
cad82448
PM
339config CPU_HAS_PINT_IRQ
340 bool
1da177e4 341
ba463937
PM
342config CPU_HAS_MASKREG_IRQ
343 bool
344
cad82448
PM
345config CPU_HAS_INTC2_IRQ
346 bool
3f22ab27 347
cad82448
PM
348config CPU_HAS_SR_RB
349 bool "CPU has SR.RB"
350 depends on CPU_SH3 || CPU_SH4
351 default y
1da177e4 352 help
cad82448
PM
353 This will enable the use of SR.RB register bank usage. Processors
354 that are lacking this bit must have another method in place for
355 accomplishing what is taken care of by the banked registers.
1da177e4 356
cad82448
PM
357 See <file:Documentation/sh/register-banks.txt> for further
358 information on SR.RB and register banking in the kernel in general.
1da177e4 359
cad82448 360endmenu
1da177e4 361
cad82448 362menu "Timer support"
45882145 363depends on !GENERIC_TIME
1da177e4 364
cad82448
PM
365config SH_TMU
366 bool "TMU timer support"
1da177e4 367 default y
1da177e4 368 help
cad82448 369 This enables the use of the TMU as the system timer.
1da177e4 370
cad82448 371endmenu
1da177e4 372
e8fb67f8 373source "arch/sh/boards/renesas/hs7751rvoip/Kconfig"
1da177e4 374
36efc354 375source "arch/sh/boards/renesas/rts7751r2d/Kconfig"
cad82448 376
5283ecb5
PM
377source "arch/sh/boards/renesas/r7780rp/Kconfig"
378
cad82448
PM
379config SH_PCLK_FREQ
380 int "Peripheral clock frequency (in Hz)"
cad82448
PM
381 default "50000000" if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7780
382 default "60000000" if CPU_SUBTYPE_SH7751
e5723e0e 383 default "33333333" if CPU_SUBTYPE_SH7300 || CPU_SUBTYPE_SH7770 || \
c9148567 384 CPU_SUBTYPE_SH7760 || CPU_SUBTYPE_SH7705
e5723e0e 385 default "27000000" if CPU_SUBTYPE_SH73180 || CPU_SUBTYPE_SH7343
cad82448 386 default "66000000" if CPU_SUBTYPE_SH4_202
1da177e4 387 help
cad82448
PM
388 This option is used to specify the peripheral clock frequency.
389 This is necessary for determining the reference clock value on
390 platforms lacking an RTC.
1da177e4 391
cad82448
PM
392menu "CPU Frequency scaling"
393
394source "drivers/cpufreq/Kconfig"
1da177e4 395
cad82448
PM
396config SH_CPU_FREQ
397 tristate "SuperH CPU Frequency driver"
398 depends on CPU_FREQ
399 select CPU_FREQ_TABLE
1da177e4 400 help
cad82448
PM
401 This adds the cpufreq driver for SuperH. At present, only
402 the SH-4 is supported.
1da177e4 403
cad82448 404 For details, take a look at <file:Documentation/cpu-freq>.
1da177e4
LT
405
406 If unsure, say N.
407
cad82448
PM
408endmenu
409
410source "arch/sh/drivers/dma/Kconfig"
411
412source "arch/sh/cchips/Kconfig"
413
414config HEARTBEAT
415 bool "Heartbeat LED"
5a4053b2 416 depends on SH_MPC1211 || SH_SH03 || \
bc8fb5d0 417 SH_BIGSUR || SOLUTION_ENGINE || \
cad82448 418 SH_RTS7751R2D || SH_SH4202_MICRODEV || SH_LANDISK
1da177e4 419 help
cad82448
PM
420 Use the power-on LED on your machine as a load meter. The exact
421 behavior is platform-dependent, but normally the flash frequency is
422 a hyperbolic function of the 5-minute load average.
1da177e4 423
cad82448 424endmenu
1da177e4 425
cad82448
PM
426config ISA_DMA_API
427 bool
05efc67d 428 depends on SH_MPC1211
cad82448 429 default y
1da177e4 430
cad82448
PM
431menu "Kernel features"
432
91b91d01
PM
433source kernel/Kconfig.hz
434
cad82448
PM
435config KEXEC
436 bool "kexec system call (EXPERIMENTAL)"
437 depends on EXPERIMENTAL
1da177e4 438 help
cad82448
PM
439 kexec is a system call that implements the ability to shutdown your
440 current kernel, and to start another kernel. It is like a reboot
1f1332f7 441 but it is independent of the system firmware. And like a reboot
cad82448
PM
442 you can start any kernel with it, not just Linux.
443
1f1332f7 444 The name comes from the similarity to the exec system call.
cad82448
PM
445
446 It is an ongoing process to be certain the hardware in a machine
447 is properly shutdown, so do not be surprised if this code does not
448 initially work for you. It may help to enable device hotplugging
449 support. As of this writing the exact hardware interface is
450 strongly in flux, so no good recommendation can be made.
451
1da177e4
LT
452config SMP
453 bool "Symmetric multi-processing support"
454 ---help---
455 This enables support for systems with more than one CPU. If you have
456 a system with only one CPU, like most personal computers, say N. If
457 you have a system with more than one CPU, say Y.
458
459 If you say N here, the kernel will run on single and multiprocessor
460 machines, but will use only one CPU of a multiprocessor machine. If
461 you say Y here, the kernel will run on many, but not all,
462 singleprocessor machines. On a singleprocessor machine, the kernel
463 will run faster if you say N here.
464
465 People using multiprocessor machines who say Y here should also say
466 Y to "Enhanced Real Time Clock Support", below.
467
468 See also the <file:Documentation/smp.txt>,
469 <file:Documentation/nmi_watchdog.txt> and the SMP-HOWTO available
470 at <http://www.tldp.org/docs.html#howto>.
471
472 If you don't know what to do here, say N.
473
474config NR_CPUS
475 int "Maximum number of CPUs (2-32)"
476 range 2 32
477 depends on SMP
478 default "2"
479 help
480 This allows you to specify the maximum number of CPUs which this
481 kernel will support. The maximum supported value is 32 and the
482 minimum value which makes sense is 2.
483
484 This is purely to save memory - each supported CPU adds
485 approximately eight kilobytes to the kernel image.
486
91b91d01
PM
487source "kernel/Kconfig.preempt"
488
cad82448
PM
489config CPU_HAS_SR_RB
490 bool "CPU has SR.RB"
491 depends on CPU_SH3 || CPU_SH4
1da177e4
LT
492 default y
493 help
cad82448
PM
494 This will enable the use of SR.RB register bank usage. Processors
495 that are lacking this bit must have another method in place for
496 accomplishing what is taken care of by the banked registers.
1da177e4 497
cad82448
PM
498 See <file:Documentation/sh/register-banks.txt> for further
499 information on SR.RB and register banking in the kernel in general.
1da177e4 500
c80d79d7
YG
501config NODES_SHIFT
502 int
503 default "1"
504 depends on NEED_MULTIPLE_NODES
505
cad82448 506endmenu
1da177e4 507
cad82448 508menu "Boot options"
1da177e4 509
cad82448
PM
510config ZERO_PAGE_OFFSET
511 hex "Zero page offset"
512 default "0x00004000" if SH_MPC1211 || SH_SH03
513 default "0x00001000"
1da177e4 514 help
cad82448 515 This sets the default offset of zero page.
1da177e4 516
cad82448
PM
517config BOOT_LINK_OFFSET
518 hex "Link address offset for booting"
519 default "0x00800000"
520 help
521 This option allows you to set the link address offset of the zImage.
522 This can be useful if you are on a board which has a small amount of
523 memory.
1da177e4 524
cad82448
PM
525config UBC_WAKEUP
526 bool "Wakeup UBC on startup"
527 help
528 Selecting this option will wakeup the User Break Controller (UBC) on
529 startup. Although the UBC is left in an awake state when the processor
530 comes up, some boot loaders misbehave by putting the UBC to sleep in a
531 power saving state, which causes issues with things like ptrace().
1da177e4 532
cad82448 533 If unsure, say N.
1da177e4 534
cad82448
PM
535config CMDLINE_BOOL
536 bool "Default bootloader kernel arguments"
1da177e4 537
cad82448
PM
538config CMDLINE
539 string "Initial kernel command string"
540 depends on CMDLINE_BOOL
541 default "console=ttySC1,115200"
1da177e4
LT
542
543endmenu
544
cad82448 545menu "Bus options"
1da177e4
LT
546
547# Even on SuperH devices which don't have an ISA bus,
548# this variable helps the PCMCIA modules handle
549# IRQ requesting properly -- Greg Banks.
550#
551# Though we're generally not interested in it when
552# we're not using PCMCIA, so we make it dependent on
553# PCMCIA outright. -- PFM.
554config ISA
555 bool
cad82448 556 default y if PCMCIA
1da177e4
LT
557 help
558 Find out whether you have ISA slots on your motherboard. ISA is the
559 name of a bus system, i.e. the way the CPU talks to the other stuff
560 inside your box. Other bus systems are PCI, EISA, MicroChannel
561 (MCA) or VESA. ISA is an older system, now being displaced by PCI;
562 newer boards don't support it. If you have ISA, say Y, otherwise N.
563
564config EISA
565 bool
566 ---help---
567 The Extended Industry Standard Architecture (EISA) bus was
568 developed as an open alternative to the IBM MicroChannel bus.
569
570 The EISA bus provided some of the features of the IBM MicroChannel
571 bus while maintaining backward compatibility with cards made for
572 the older ISA bus. The EISA bus saw limited use between 1988 and
573 1995 when it was made obsolete by the PCI bus.
574
575 Say Y here if you are building a kernel for an EISA-based machine.
576
577 Otherwise, say N.
578
579config MCA
580 bool
581 help
582 MicroChannel Architecture is found in some IBM PS/2 machines and
583 laptops. It is a bus system similar to PCI or ISA. See
584 <file:Documentation/mca.txt> (and especially the web page given
585 there) before attempting to build an MCA bus kernel.
586
587config SBUS
588 bool
589
cad82448
PM
590config SUPERHYWAY
591 tristate "SuperHyway Bus support"
592 depends on CPU_SUBTYPE_SH4_202
1da177e4
LT
593
594source "arch/sh/drivers/pci/Kconfig"
595
596source "drivers/pci/Kconfig"
597
598source "drivers/pcmcia/Kconfig"
599
600source "drivers/pci/hotplug/Kconfig"
601
602endmenu
603
604menu "Executable file formats"
605
606source "fs/Kconfig.binfmt"
607
608endmenu
609
3aa770e7
AS
610menu "Power management options (EXPERIMENTAL)"
611depends on EXPERIMENTAL
612
613source kernel/power/Kconfig
614
615config APM
616 bool "Advanced Power Management Emulation"
617 depends on PM
618endmenu
619
d5950b43
SR
620source "net/Kconfig"
621
1da177e4
LT
622source "drivers/Kconfig"
623
624source "fs/Kconfig"
625
626source "arch/sh/oprofile/Kconfig"
627
628source "arch/sh/Kconfig.debug"
629
630source "security/Kconfig"
631
632source "crypto/Kconfig"
633
634source "lib/Kconfig"
This page took 0.201885 seconds and 5 git commands to generate.