Commit | Line | Data |
---|---|---|
70f784ec MD |
1 | /* |
2 | * Renesas System Solutions Asia Pte. Ltd - Migo-R | |
3 | * | |
4 | * Copyright (C) 2008 Magnus Damm | |
5 | * | |
6 | * This file is subject to the terms and conditions of the GNU General Public | |
7 | * License. See the file "COPYING" in the main directory of this archive | |
8 | * for more details. | |
9 | */ | |
10 | #include <linux/init.h> | |
11 | #include <linux/platform_device.h> | |
12 | #include <linux/interrupt.h> | |
92cfeb61 | 13 | #include <linux/input.h> |
b8808786 | 14 | #include <linux/mtd/physmap.h> |
3c803a9a | 15 | #include <linux/mtd/nand.h> |
0c6111ec | 16 | #include <linux/i2c.h> |
8a3ee0fc | 17 | #include <linux/smc91x.h> |
1765534c MD |
18 | #include <linux/delay.h> |
19 | #include <linux/clk.h> | |
91b6f3c5 | 20 | #include <linux/gpio.h> |
1765534c MD |
21 | #include <media/soc_camera_platform.h> |
22 | #include <media/sh_mobile_ceu.h> | |
225c9a8d | 23 | #include <video/sh_mobile_lcdc.h> |
6c7d826c | 24 | #include <asm/clock.h> |
70f784ec MD |
25 | #include <asm/machvec.h> |
26 | #include <asm/io.h> | |
92cfeb61 | 27 | #include <asm/sh_keysc.h> |
7639a454 | 28 | #include <mach/migor.h> |
f7275650 | 29 | #include <cpu/sh7722.h> |
70f784ec MD |
30 | |
31 | /* Address IRQ Size Bus Description | |
32 | * 0x00000000 64MB 16 NOR Flash (SP29PL256N) | |
33 | * 0x0c000000 64MB 64 SDRAM (2xK4M563233G) | |
34 | * 0x10000000 IRQ0 16 Ethernet (SMC91C111) | |
35 | * 0x14000000 IRQ4 16 USB 2.0 Host Controller (M66596) | |
36 | * 0x18000000 8GB 8 NAND Flash (K9K8G08U0A) | |
37 | */ | |
38 | ||
8a3ee0fc | 39 | static struct smc91x_platdata smc91x_info = { |
a30c89ad | 40 | .flags = SMC91X_USE_16BIT | SMC91X_NOWAIT, |
8a3ee0fc MD |
41 | }; |
42 | ||
70f784ec MD |
43 | static struct resource smc91x_eth_resources[] = { |
44 | [0] = { | |
b026a23c MD |
45 | .name = "SMC91C111" , |
46 | .start = 0x10000300, | |
47 | .end = 0x1000030f, | |
70f784ec MD |
48 | .flags = IORESOURCE_MEM, |
49 | }, | |
50 | [1] = { | |
51 | .start = 32, /* IRQ0 */ | |
d280eadc | 52 | .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL, |
70f784ec MD |
53 | }, |
54 | }; | |
55 | ||
56 | static struct platform_device smc91x_eth_device = { | |
57 | .name = "smc91x", | |
58 | .num_resources = ARRAY_SIZE(smc91x_eth_resources), | |
59 | .resource = smc91x_eth_resources, | |
8a3ee0fc MD |
60 | .dev = { |
61 | .platform_data = &smc91x_info, | |
62 | }, | |
70f784ec MD |
63 | }; |
64 | ||
92cfeb61 MD |
65 | static struct sh_keysc_info sh_keysc_info = { |
66 | .mode = SH_KEYSC_MODE_2, /* KEYOUT0->4, KEYIN1->5 */ | |
67 | .scan_timing = 3, | |
68 | .delay = 5, | |
69 | .keycodes = { | |
70 | 0, KEY_UP, KEY_DOWN, KEY_LEFT, KEY_RIGHT, KEY_ENTER, | |
71 | 0, KEY_F, KEY_C, KEY_D, KEY_H, KEY_1, | |
72 | 0, KEY_2, KEY_3, KEY_4, KEY_5, KEY_6, | |
73 | 0, KEY_7, KEY_8, KEY_9, KEY_S, KEY_0, | |
74 | 0, KEY_P, KEY_STOP, KEY_REWIND, KEY_PLAY, KEY_FASTFORWARD, | |
75 | }, | |
76 | }; | |
77 | ||
78 | static struct resource sh_keysc_resources[] = { | |
79 | [0] = { | |
80 | .start = 0x044b0000, | |
81 | .end = 0x044b000f, | |
82 | .flags = IORESOURCE_MEM, | |
83 | }, | |
84 | [1] = { | |
85 | .start = 79, | |
86 | .flags = IORESOURCE_IRQ, | |
87 | }, | |
88 | }; | |
89 | ||
90 | static struct platform_device sh_keysc_device = { | |
91 | .name = "sh_keysc", | |
090d951b | 92 | .id = 0, /* "keysc0" clock */ |
92cfeb61 MD |
93 | .num_resources = ARRAY_SIZE(sh_keysc_resources), |
94 | .resource = sh_keysc_resources, | |
95 | .dev = { | |
96 | .platform_data = &sh_keysc_info, | |
97 | }, | |
98 | }; | |
99 | ||
b8808786 MD |
100 | static struct mtd_partition migor_nor_flash_partitions[] = |
101 | { | |
102 | { | |
103 | .name = "uboot", | |
104 | .offset = 0, | |
105 | .size = (1 * 1024 * 1024), | |
106 | .mask_flags = MTD_WRITEABLE, /* Read-only */ | |
107 | }, | |
108 | { | |
109 | .name = "rootfs", | |
110 | .offset = MTDPART_OFS_APPEND, | |
111 | .size = (15 * 1024 * 1024), | |
112 | }, | |
113 | { | |
114 | .name = "other", | |
115 | .offset = MTDPART_OFS_APPEND, | |
116 | .size = MTDPART_SIZ_FULL, | |
117 | }, | |
118 | }; | |
119 | ||
120 | static struct physmap_flash_data migor_nor_flash_data = { | |
121 | .width = 2, | |
122 | .parts = migor_nor_flash_partitions, | |
123 | .nr_parts = ARRAY_SIZE(migor_nor_flash_partitions), | |
124 | }; | |
125 | ||
126 | static struct resource migor_nor_flash_resources[] = { | |
127 | [0] = { | |
128 | .name = "NOR Flash", | |
129 | .start = 0x00000000, | |
130 | .end = 0x03ffffff, | |
131 | .flags = IORESOURCE_MEM, | |
132 | } | |
133 | }; | |
134 | ||
135 | static struct platform_device migor_nor_flash_device = { | |
136 | .name = "physmap-flash", | |
137 | .resource = migor_nor_flash_resources, | |
138 | .num_resources = ARRAY_SIZE(migor_nor_flash_resources), | |
139 | .dev = { | |
140 | .platform_data = &migor_nor_flash_data, | |
141 | }, | |
142 | }; | |
143 | ||
3c803a9a MD |
144 | static struct mtd_partition migor_nand_flash_partitions[] = { |
145 | { | |
146 | .name = "nanddata1", | |
147 | .offset = 0x0, | |
148 | .size = 512 * 1024 * 1024, | |
149 | }, | |
150 | { | |
151 | .name = "nanddata2", | |
152 | .offset = MTDPART_OFS_APPEND, | |
153 | .size = 512 * 1024 * 1024, | |
154 | }, | |
155 | }; | |
156 | ||
157 | static void migor_nand_flash_cmd_ctl(struct mtd_info *mtd, int cmd, | |
158 | unsigned int ctrl) | |
159 | { | |
160 | struct nand_chip *chip = mtd->priv; | |
161 | ||
162 | if (cmd == NAND_CMD_NONE) | |
163 | return; | |
164 | ||
165 | if (ctrl & NAND_CLE) | |
166 | writeb(cmd, chip->IO_ADDR_W + 0x00400000); | |
167 | else if (ctrl & NAND_ALE) | |
168 | writeb(cmd, chip->IO_ADDR_W + 0x00800000); | |
169 | else | |
170 | writeb(cmd, chip->IO_ADDR_W); | |
171 | } | |
172 | ||
173 | static int migor_nand_flash_ready(struct mtd_info *mtd) | |
174 | { | |
91b6f3c5 | 175 | return gpio_get_value(GPIO_PTA1); /* NAND_RBn */ |
3c803a9a MD |
176 | } |
177 | ||
178 | struct platform_nand_data migor_nand_flash_data = { | |
179 | .chip = { | |
180 | .nr_chips = 1, | |
181 | .partitions = migor_nand_flash_partitions, | |
182 | .nr_partitions = ARRAY_SIZE(migor_nand_flash_partitions), | |
183 | .chip_delay = 20, | |
184 | .part_probe_types = (const char *[]) { "cmdlinepart", NULL }, | |
185 | }, | |
186 | .ctrl = { | |
187 | .dev_ready = migor_nand_flash_ready, | |
188 | .cmd_ctrl = migor_nand_flash_cmd_ctl, | |
189 | }, | |
190 | }; | |
191 | ||
192 | static struct resource migor_nand_flash_resources[] = { | |
193 | [0] = { | |
194 | .name = "NAND Flash", | |
195 | .start = 0x18000000, | |
196 | .end = 0x18ffffff, | |
197 | .flags = IORESOURCE_MEM, | |
198 | }, | |
199 | }; | |
200 | ||
201 | static struct platform_device migor_nand_flash_device = { | |
202 | .name = "gen_nand", | |
203 | .resource = migor_nand_flash_resources, | |
204 | .num_resources = ARRAY_SIZE(migor_nand_flash_resources), | |
205 | .dev = { | |
206 | .platform_data = &migor_nand_flash_data, | |
207 | } | |
208 | }; | |
209 | ||
8b1285f1 MD |
210 | static struct sh_mobile_lcdc_info sh_mobile_lcdc_info = { |
211 | #ifdef CONFIG_SH_MIGOR_RTA_WVGA | |
212 | .clock_source = LCDC_CLK_BUS, | |
213 | .ch[0] = { | |
214 | .chan = LCDC_CHAN_MAINLCD, | |
215 | .bpp = 16, | |
216 | .interface_type = RGB16, | |
217 | .clock_divider = 2, | |
218 | .lcd_cfg = { | |
219 | .name = "LB070WV1", | |
220 | .xres = 800, | |
221 | .yres = 480, | |
222 | .left_margin = 64, | |
223 | .right_margin = 16, | |
224 | .hsync_len = 120, | |
225 | .upper_margin = 1, | |
226 | .lower_margin = 17, | |
227 | .vsync_len = 2, | |
228 | .sync = 0, | |
229 | }, | |
ce9c008c MD |
230 | .lcd_size_cfg = { /* 7.0 inch */ |
231 | .width = 152, | |
232 | .height = 91, | |
233 | }, | |
8b1285f1 MD |
234 | } |
235 | #endif | |
236 | #ifdef CONFIG_SH_MIGOR_QVGA | |
237 | .clock_source = LCDC_CLK_PERIPHERAL, | |
238 | .ch[0] = { | |
239 | .chan = LCDC_CHAN_MAINLCD, | |
240 | .bpp = 16, | |
241 | .interface_type = SYS16A, | |
242 | .clock_divider = 10, | |
243 | .lcd_cfg = { | |
244 | .name = "PH240320T", | |
245 | .xres = 320, | |
246 | .yres = 240, | |
247 | .left_margin = 0, | |
248 | .right_margin = 16, | |
249 | .hsync_len = 8, | |
250 | .upper_margin = 1, | |
251 | .lower_margin = 17, | |
252 | .vsync_len = 2, | |
253 | .sync = FB_SYNC_HOR_HIGH_ACT, | |
254 | }, | |
ce9c008c MD |
255 | .lcd_size_cfg = { /* 2.4 inch */ |
256 | .width = 49, | |
257 | .height = 37, | |
258 | }, | |
8b1285f1 MD |
259 | .board_cfg = { |
260 | .setup_sys = migor_lcd_qvga_setup, | |
261 | }, | |
262 | .sys_bus_cfg = { | |
263 | .ldmt2r = 0x06000a09, | |
264 | .ldmt3r = 0x180e3418, | |
265 | }, | |
266 | } | |
267 | #endif | |
268 | }; | |
269 | ||
270 | static struct resource migor_lcdc_resources[] = { | |
271 | [0] = { | |
272 | .name = "LCDC", | |
273 | .start = 0xfe940000, /* P4-only space */ | |
274 | .end = 0xfe941fff, | |
275 | .flags = IORESOURCE_MEM, | |
276 | }, | |
07905554 MD |
277 | [1] = { |
278 | .start = 28, | |
279 | .flags = IORESOURCE_IRQ, | |
280 | }, | |
8b1285f1 MD |
281 | }; |
282 | ||
283 | static struct platform_device migor_lcdc_device = { | |
284 | .name = "sh_mobile_lcdc_fb", | |
285 | .num_resources = ARRAY_SIZE(migor_lcdc_resources), | |
286 | .resource = migor_lcdc_resources, | |
287 | .dev = { | |
288 | .platform_data = &sh_mobile_lcdc_info, | |
289 | }, | |
290 | }; | |
291 | ||
1765534c MD |
292 | static struct clk *camera_clk; |
293 | ||
294 | static void camera_power_on(void) | |
295 | { | |
22ee3ba6 MD |
296 | /* Use 10 MHz VIO_CKO instead of 24 MHz to work |
297 | * around signal quality issues on Panel Board V2.1. | |
298 | */ | |
1765534c | 299 | camera_clk = clk_get(NULL, "video_clk"); |
22ee3ba6 | 300 | clk_set_rate(camera_clk, 10000000); |
1765534c MD |
301 | clk_enable(camera_clk); /* start VIO_CKO */ |
302 | ||
91b6f3c5 | 303 | /* use VIO_RST to take camera out of reset */ |
1765534c | 304 | mdelay(10); |
91b6f3c5 | 305 | gpio_set_value(GPIO_PTT3, 0); |
1765534c | 306 | mdelay(10); |
91b6f3c5 | 307 | gpio_set_value(GPIO_PTT3, 1); |
4545bfa0 | 308 | mdelay(10); /* wait to let chip come out of reset */ |
1765534c MD |
309 | } |
310 | ||
311 | static void camera_power_off(void) | |
312 | { | |
313 | clk_disable(camera_clk); /* stop VIO_CKO */ | |
314 | clk_put(camera_clk); | |
315 | ||
91b6f3c5 | 316 | gpio_set_value(GPIO_PTT3, 0); |
1765534c MD |
317 | } |
318 | ||
58419abd GL |
319 | static void camera_power(int mode) |
320 | { | |
321 | if (mode) | |
322 | camera_power_on(); | |
323 | else | |
324 | camera_power_off(); | |
325 | } | |
326 | ||
e565b518 | 327 | #ifdef CONFIG_I2C |
1765534c MD |
328 | static unsigned char camera_ov772x_magic[] = |
329 | { | |
3b495513 | 330 | 0x09, 0x01, 0x0c, 0x20, 0x0d, 0x41, 0x0e, 0x01, |
1765534c MD |
331 | 0x12, 0x00, 0x13, 0x8F, 0x14, 0x4A, 0x15, 0x00, |
332 | 0x16, 0x00, 0x17, 0x23, 0x18, 0xa0, 0x19, 0x07, | |
333 | 0x1a, 0xf0, 0x1b, 0x40, 0x1f, 0x00, 0x20, 0x10, | |
334 | 0x22, 0xff, 0x23, 0x01, 0x28, 0x00, 0x29, 0xa0, | |
335 | 0x2a, 0x00, 0x2b, 0x00, 0x2c, 0xf0, 0x2d, 0x00, | |
336 | 0x2e, 0x00, 0x30, 0x80, 0x31, 0x60, 0x32, 0x00, | |
337 | 0x33, 0x00, 0x34, 0x00, 0x3d, 0x80, 0x3e, 0xe2, | |
338 | 0x3f, 0x1f, 0x42, 0x80, 0x43, 0x80, 0x44, 0x80, | |
339 | 0x45, 0x80, 0x46, 0x00, 0x47, 0x00, 0x48, 0x00, | |
340 | 0x49, 0x50, 0x4a, 0x30, 0x4b, 0x50, 0x4c, 0x50, | |
341 | 0x4d, 0x00, 0x4e, 0xef, 0x4f, 0x10, 0x50, 0x60, | |
342 | 0x51, 0x00, 0x52, 0x00, 0x53, 0x24, 0x54, 0x7a, | |
343 | 0x55, 0xfc, 0x62, 0xff, 0x63, 0xf0, 0x64, 0x1f, | |
344 | 0x65, 0x00, 0x66, 0x10, 0x67, 0x00, 0x68, 0x00, | |
345 | 0x69, 0x5c, 0x6a, 0x11, 0x6b, 0xa2, 0x6c, 0x01, | |
346 | 0x6d, 0x50, 0x6e, 0x80, 0x6f, 0x80, 0x70, 0x0f, | |
347 | 0x71, 0x00, 0x72, 0x00, 0x73, 0x0f, 0x74, 0x0f, | |
348 | 0x75, 0xff, 0x78, 0x10, 0x79, 0x70, 0x7a, 0x70, | |
349 | 0x7b, 0xf0, 0x7c, 0xf0, 0x7d, 0xf0, 0x7e, 0x0e, | |
350 | 0x7f, 0x1a, 0x80, 0x31, 0x81, 0x5a, 0x82, 0x69, | |
351 | 0x83, 0x75, 0x84, 0x7e, 0x85, 0x88, 0x86, 0x8f, | |
352 | 0x87, 0x96, 0x88, 0xa3, 0x89, 0xaf, 0x8a, 0xc4, | |
353 | 0x8b, 0xd7, 0x8c, 0xe8, 0x8d, 0x20, 0x8e, 0x00, | |
354 | 0x8f, 0x00, 0x90, 0x08, 0x91, 0x10, 0x92, 0x1f, | |
355 | 0x93, 0x01, 0x94, 0x2c, 0x95, 0x24, 0x96, 0x08, | |
356 | 0x97, 0x14, 0x98, 0x24, 0x99, 0x38, 0x9a, 0x9e, | |
357 | 0x9b, 0x00, 0x9c, 0x40, 0x9e, 0x11, 0x9f, 0x02, | |
358 | 0xa0, 0x00, 0xa1, 0x40, 0xa2, 0x40, 0xa3, 0x06, | |
359 | 0xa4, 0x00, 0xa6, 0x00, 0xa7, 0x40, 0xa8, 0x40, | |
360 | 0xa9, 0x80, 0xaa, 0x80, 0xab, 0x06, 0xac, 0xff, | |
361 | 0x12, 0x06, 0x64, 0x3f, 0x12, 0x46, 0x17, 0x3f, | |
362 | 0x18, 0x50, 0x19, 0x03, 0x1a, 0x78, 0x29, 0x50, | |
363 | 0x2c, 0x78, | |
364 | }; | |
365 | ||
366 | static int ov772x_set_capture(struct soc_camera_platform_info *info, | |
367 | int enable) | |
368 | { | |
369 | struct i2c_adapter *a = i2c_get_adapter(0); | |
370 | struct i2c_msg msg; | |
371 | int ret = 0; | |
372 | int i; | |
373 | ||
374 | if (!enable) | |
375 | return 0; /* camera_power_off() is enough */ | |
376 | ||
377 | for (i = 0; i < ARRAY_SIZE(camera_ov772x_magic); i += 2) { | |
378 | u_int8_t buf[8]; | |
379 | ||
380 | msg.addr = 0x21; | |
381 | msg.buf = buf; | |
382 | msg.len = 2; | |
383 | msg.flags = 0; | |
384 | ||
385 | buf[0] = camera_ov772x_magic[i]; | |
386 | buf[1] = camera_ov772x_magic[i + 1]; | |
387 | ||
388 | ret = (ret < 0) ? ret : i2c_transfer(a, &msg, 1); | |
389 | } | |
390 | ||
391 | return ret; | |
392 | } | |
393 | ||
394 | static struct soc_camera_platform_info ov772x_info = { | |
395 | .iface = 0, | |
396 | .format_name = "RGB565", | |
397 | .format_depth = 16, | |
398 | .format = { | |
399 | .pixelformat = V4L2_PIX_FMT_RGB565, | |
400 | .colorspace = V4L2_COLORSPACE_SRGB, | |
401 | .width = 320, | |
402 | .height = 240, | |
403 | }, | |
404 | .bus_param = SOCAM_PCLK_SAMPLE_RISING | SOCAM_HSYNC_ACTIVE_HIGH | | |
405 | SOCAM_VSYNC_ACTIVE_HIGH | SOCAM_MASTER | SOCAM_DATAWIDTH_8, | |
58419abd | 406 | .power = camera_power, |
1765534c MD |
407 | .set_capture = ov772x_set_capture, |
408 | }; | |
409 | ||
410 | static struct platform_device migor_camera_device = { | |
411 | .name = "soc_camera_platform", | |
412 | .dev = { | |
413 | .platform_data = &ov772x_info, | |
414 | }, | |
415 | }; | |
e565b518 | 416 | #endif /* CONFIG_I2C */ |
1765534c MD |
417 | |
418 | static struct sh_mobile_ceu_info sh_mobile_ceu_info = { | |
419 | .flags = SOCAM_MASTER | SOCAM_DATAWIDTH_8 | SOCAM_PCLK_SAMPLE_RISING \ | |
420 | | SOCAM_HSYNC_ACTIVE_HIGH | SOCAM_VSYNC_ACTIVE_HIGH, | |
1765534c MD |
421 | }; |
422 | ||
423 | static struct resource migor_ceu_resources[] = { | |
424 | [0] = { | |
425 | .name = "CEU", | |
426 | .start = 0xfe910000, | |
427 | .end = 0xfe91009f, | |
428 | .flags = IORESOURCE_MEM, | |
429 | }, | |
430 | [1] = { | |
431 | .start = 52, | |
432 | .flags = IORESOURCE_IRQ, | |
433 | }, | |
434 | [2] = { | |
435 | /* place holder for contiguous memory */ | |
436 | }, | |
437 | }; | |
438 | ||
439 | static struct platform_device migor_ceu_device = { | |
440 | .name = "sh_mobile_ceu", | |
a42b6dd6 | 441 | .id = 0, /* "ceu0" clock */ |
1765534c MD |
442 | .num_resources = ARRAY_SIZE(migor_ceu_resources), |
443 | .resource = migor_ceu_resources, | |
444 | .dev = { | |
445 | .platform_data = &sh_mobile_ceu_info, | |
446 | }, | |
447 | }; | |
448 | ||
70f784ec MD |
449 | static struct platform_device *migor_devices[] __initdata = { |
450 | &smc91x_eth_device, | |
92cfeb61 | 451 | &sh_keysc_device, |
8b1285f1 | 452 | &migor_lcdc_device, |
1765534c | 453 | &migor_ceu_device, |
e565b518 | 454 | #ifdef CONFIG_I2C |
1765534c | 455 | &migor_camera_device, |
e565b518 | 456 | #endif |
b8808786 | 457 | &migor_nor_flash_device, |
3c803a9a | 458 | &migor_nand_flash_device, |
70f784ec MD |
459 | }; |
460 | ||
1765534c | 461 | static struct i2c_board_info migor_i2c_devices[] = { |
57795867 | 462 | { |
3760f736 | 463 | I2C_BOARD_INFO("rs5c372b", 0x32), |
57795867 | 464 | }, |
67908abf MD |
465 | { |
466 | I2C_BOARD_INFO("migor_ts", 0x51), | |
467 | .irq = 38, /* IRQ6 */ | |
468 | }, | |
0c6111ec MD |
469 | }; |
470 | ||
70f784ec MD |
471 | static int __init migor_devices_setup(void) |
472 | { | |
91b6f3c5 MD |
473 | /* Lit D11 LED */ |
474 | gpio_request(GPIO_PTJ7, NULL); | |
475 | gpio_direction_output(GPIO_PTJ7, 1); | |
476 | gpio_export(GPIO_PTJ7, 0); | |
477 | ||
478 | /* Lit D12 LED */ | |
479 | gpio_request(GPIO_PTJ5, NULL); | |
480 | gpio_direction_output(GPIO_PTJ5, 1); | |
481 | gpio_export(GPIO_PTJ5, 0); | |
482 | ||
a30c89ad | 483 | /* SMC91C111 - Enable IRQ0, Setup CS4 for 16-bit fast access */ |
91b6f3c5 | 484 | gpio_request(GPIO_FN_IRQ0, NULL); |
a30c89ad MD |
485 | ctrl_outl(0x00003400, BSC_CS4BCR); |
486 | ctrl_outl(0x00110080, BSC_CS4WCR); | |
91b6f3c5 MD |
487 | |
488 | /* KEYSC */ | |
91b6f3c5 MD |
489 | gpio_request(GPIO_FN_KEYOUT0, NULL); |
490 | gpio_request(GPIO_FN_KEYOUT1, NULL); | |
491 | gpio_request(GPIO_FN_KEYOUT2, NULL); | |
492 | gpio_request(GPIO_FN_KEYOUT3, NULL); | |
493 | gpio_request(GPIO_FN_KEYOUT4_IN6, NULL); | |
494 | gpio_request(GPIO_FN_KEYIN1, NULL); | |
495 | gpio_request(GPIO_FN_KEYIN2, NULL); | |
496 | gpio_request(GPIO_FN_KEYIN3, NULL); | |
497 | gpio_request(GPIO_FN_KEYIN4, NULL); | |
498 | gpio_request(GPIO_FN_KEYOUT5_IN5, NULL); | |
499 | ||
500 | /* NAND Flash */ | |
501 | gpio_request(GPIO_FN_CS6A_CE2B, NULL); | |
502 | ctrl_outl((ctrl_inl(BSC_CS6ABCR) & ~0x0600) | 0x0200, BSC_CS6ABCR); | |
503 | gpio_request(GPIO_PTA1, NULL); | |
504 | gpio_direction_input(GPIO_PTA1); | |
505 | ||
506 | /* Touch Panel */ | |
507 | gpio_request(GPIO_FN_IRQ6, NULL); | |
508 | ||
509 | /* LCD Panel */ | |
91b6f3c5 MD |
510 | #ifdef CONFIG_SH_MIGOR_QVGA /* LCDC - QVGA - Enable SYS Interface signals */ |
511 | gpio_request(GPIO_FN_LCDD17, NULL); | |
512 | gpio_request(GPIO_FN_LCDD16, NULL); | |
513 | gpio_request(GPIO_FN_LCDD15, NULL); | |
514 | gpio_request(GPIO_FN_LCDD14, NULL); | |
515 | gpio_request(GPIO_FN_LCDD13, NULL); | |
516 | gpio_request(GPIO_FN_LCDD12, NULL); | |
517 | gpio_request(GPIO_FN_LCDD11, NULL); | |
518 | gpio_request(GPIO_FN_LCDD10, NULL); | |
519 | gpio_request(GPIO_FN_LCDD8, NULL); | |
520 | gpio_request(GPIO_FN_LCDD7, NULL); | |
521 | gpio_request(GPIO_FN_LCDD6, NULL); | |
522 | gpio_request(GPIO_FN_LCDD5, NULL); | |
523 | gpio_request(GPIO_FN_LCDD4, NULL); | |
524 | gpio_request(GPIO_FN_LCDD3, NULL); | |
525 | gpio_request(GPIO_FN_LCDD2, NULL); | |
526 | gpio_request(GPIO_FN_LCDD1, NULL); | |
527 | gpio_request(GPIO_FN_LCDRS, NULL); | |
528 | gpio_request(GPIO_FN_LCDCS, NULL); | |
529 | gpio_request(GPIO_FN_LCDRD, NULL); | |
530 | gpio_request(GPIO_FN_LCDWR, NULL); | |
531 | gpio_request(GPIO_PTH2, NULL); /* LCD_DON */ | |
532 | gpio_direction_output(GPIO_PTH2, 1); | |
533 | #endif | |
534 | #ifdef CONFIG_SH_MIGOR_RTA_WVGA /* LCDC - WVGA - Enable RGB Interface signals */ | |
535 | gpio_request(GPIO_FN_LCDD15, NULL); | |
536 | gpio_request(GPIO_FN_LCDD14, NULL); | |
537 | gpio_request(GPIO_FN_LCDD13, NULL); | |
538 | gpio_request(GPIO_FN_LCDD12, NULL); | |
539 | gpio_request(GPIO_FN_LCDD11, NULL); | |
540 | gpio_request(GPIO_FN_LCDD10, NULL); | |
541 | gpio_request(GPIO_FN_LCDD9, NULL); | |
542 | gpio_request(GPIO_FN_LCDD8, NULL); | |
543 | gpio_request(GPIO_FN_LCDD7, NULL); | |
544 | gpio_request(GPIO_FN_LCDD6, NULL); | |
545 | gpio_request(GPIO_FN_LCDD5, NULL); | |
546 | gpio_request(GPIO_FN_LCDD4, NULL); | |
547 | gpio_request(GPIO_FN_LCDD3, NULL); | |
548 | gpio_request(GPIO_FN_LCDD2, NULL); | |
549 | gpio_request(GPIO_FN_LCDD1, NULL); | |
550 | gpio_request(GPIO_FN_LCDD0, NULL); | |
551 | gpio_request(GPIO_FN_LCDLCLK, NULL); | |
552 | gpio_request(GPIO_FN_LCDDCK, NULL); | |
553 | gpio_request(GPIO_FN_LCDVEPWC, NULL); | |
554 | gpio_request(GPIO_FN_LCDVCPWC, NULL); | |
555 | gpio_request(GPIO_FN_LCDVSYN, NULL); | |
556 | gpio_request(GPIO_FN_LCDHSYN, NULL); | |
557 | gpio_request(GPIO_FN_LCDDISP, NULL); | |
558 | gpio_request(GPIO_FN_LCDDON, NULL); | |
559 | #endif | |
560 | ||
561 | /* CEU */ | |
91b6f3c5 MD |
562 | gpio_request(GPIO_FN_VIO_CLK2, NULL); |
563 | gpio_request(GPIO_FN_VIO_VD2, NULL); | |
564 | gpio_request(GPIO_FN_VIO_HD2, NULL); | |
565 | gpio_request(GPIO_FN_VIO_FLD, NULL); | |
566 | gpio_request(GPIO_FN_VIO_CKO, NULL); | |
567 | gpio_request(GPIO_FN_VIO_D15, NULL); | |
568 | gpio_request(GPIO_FN_VIO_D14, NULL); | |
569 | gpio_request(GPIO_FN_VIO_D13, NULL); | |
570 | gpio_request(GPIO_FN_VIO_D12, NULL); | |
571 | gpio_request(GPIO_FN_VIO_D11, NULL); | |
572 | gpio_request(GPIO_FN_VIO_D10, NULL); | |
573 | gpio_request(GPIO_FN_VIO_D9, NULL); | |
574 | gpio_request(GPIO_FN_VIO_D8, NULL); | |
575 | ||
576 | gpio_request(GPIO_PTT3, NULL); /* VIO_RST */ | |
577 | gpio_direction_output(GPIO_PTT3, 0); | |
578 | gpio_request(GPIO_PTT2, NULL); /* TV_IN_EN */ | |
579 | gpio_direction_output(GPIO_PTT2, 1); | |
580 | gpio_request(GPIO_PTT0, NULL); /* CAM_EN */ | |
581 | #ifdef CONFIG_SH_MIGOR_RTA_WVGA | |
582 | gpio_direction_output(GPIO_PTT0, 0); | |
583 | #else | |
584 | gpio_direction_output(GPIO_PTT0, 1); | |
585 | #endif | |
586 | ctrl_outw(ctrl_inw(PORT_MSELCRB) | 0x2000, PORT_MSELCRB); /* D15->D8 */ | |
1765534c MD |
587 | |
588 | platform_resource_setup_memory(&migor_ceu_device, "ceu", 4 << 20); | |
6c7d826c | 589 | |
0c6111ec MD |
590 | i2c_register_board_info(0, migor_i2c_devices, |
591 | ARRAY_SIZE(migor_i2c_devices)); | |
91b6f3c5 | 592 | |
70f784ec MD |
593 | return platform_add_devices(migor_devices, ARRAY_SIZE(migor_devices)); |
594 | } | |
595 | __initcall(migor_devices_setup); |