sparc64: prepare module_64.c for unification
[deliverable/linux.git] / arch / sparc / kernel / entry.h
CommitLineData
3d5ae6b6
DM
1#ifndef _ENTRY_H
2#define _ENTRY_H
3
bfdf9ebc 4#include <linux/kernel.h>
99cd2201 5#include <linux/types.h>
bfdf9ebc 6#include <linux/init.h>
3d5ae6b6 7
81265fd9
SR
8/* irq */
9extern void handler_irq(int irq, struct pt_regs *regs);
10
8d74e32a
SR
11#ifdef CONFIG_SPARC32
12/* traps */
13extern void do_hw_interrupt(struct pt_regs *regs, unsigned long type);
14extern void do_illegal_instruction(struct pt_regs *regs, unsigned long pc,
15 unsigned long npc, unsigned long psr);
16
17extern void do_priv_instruction(struct pt_regs *regs, unsigned long pc,
18 unsigned long npc, unsigned long psr);
19extern void do_memaccess_unaligned(struct pt_regs *regs, unsigned long pc,
20 unsigned long npc,
21 unsigned long psr);
22extern void do_fpd_trap(struct pt_regs *regs, unsigned long pc,
23 unsigned long npc, unsigned long psr);
24extern void do_fpe_trap(struct pt_regs *regs, unsigned long pc,
25 unsigned long npc, unsigned long psr);
26extern void handle_tag_overflow(struct pt_regs *regs, unsigned long pc,
27 unsigned long npc, unsigned long psr);
28extern void handle_watchpoint(struct pt_regs *regs, unsigned long pc,
29 unsigned long npc, unsigned long psr);
30extern void handle_reg_access(struct pt_regs *regs, unsigned long pc,
31 unsigned long npc, unsigned long psr);
32extern void handle_cp_disabled(struct pt_regs *regs, unsigned long pc,
33 unsigned long npc, unsigned long psr);
34extern void handle_cp_exception(struct pt_regs *regs, unsigned long pc,
35 unsigned long npc, unsigned long psr);
36
37
38
39/* entry.S */
40extern void fpsave(unsigned long *fpregs, unsigned long *fsr,
41 void *fpqueue, unsigned long *fpqdepth);
42extern void fpload(unsigned long *fpregs, unsigned long *fsr);
43
44#else /* CONFIG_SPARC32 */
3d5ae6b6
DM
45extern void __init per_cpu_patch(void);
46extern void __init sun4v_patch(void);
47extern void __init boot_cpu_id_too_large(int cpu);
48extern unsigned int dcache_parity_tl1_occurred;
49extern unsigned int icache_parity_tl1_occurred;
50
207ddd0a
DM
51extern asmlinkage void update_perfctrs(void);
52extern asmlinkage void sparc_breakpoint(struct pt_regs *regs);
cf3d7c1e
DM
53extern void timer_interrupt(int irq, struct pt_regs *regs);
54
062ea6d3
DM
55extern void do_notify_resume(struct pt_regs *regs,
56 unsigned long orig_i0,
062ea6d3
DM
57 unsigned long thread_info_flags);
58
fe06ccaa
DM
59extern asmlinkage int syscall_trace_enter(struct pt_regs *regs);
60extern asmlinkage void syscall_trace_leave(struct pt_regs *regs);
bfdf9ebc 61
99cd2201
DM
62extern void bad_trap_tl1(struct pt_regs *regs, long lvl);
63
64extern void do_fpe_common(struct pt_regs *regs);
65extern void do_fpieee(struct pt_regs *regs);
66extern void do_fpother(struct pt_regs *regs);
67extern void do_tof(struct pt_regs *regs);
68extern void do_div0(struct pt_regs *regs);
69extern void do_illegal_instruction(struct pt_regs *regs);
70extern void mem_address_unaligned(struct pt_regs *regs,
71 unsigned long sfar,
72 unsigned long sfsr);
73extern void sun4v_do_mna(struct pt_regs *regs,
74 unsigned long addr,
75 unsigned long type_ctx);
76extern void do_privop(struct pt_regs *regs);
77extern void do_privact(struct pt_regs *regs);
78extern void do_cee(struct pt_regs *regs);
79extern void do_cee_tl1(struct pt_regs *regs);
80extern void do_dae_tl1(struct pt_regs *regs);
81extern void do_iae_tl1(struct pt_regs *regs);
82extern void do_div0_tl1(struct pt_regs *regs);
83extern void do_fpdis_tl1(struct pt_regs *regs);
84extern void do_fpieee_tl1(struct pt_regs *regs);
85extern void do_fpother_tl1(struct pt_regs *regs);
86extern void do_ill_tl1(struct pt_regs *regs);
87extern void do_irq_tl1(struct pt_regs *regs);
88extern void do_lddfmna_tl1(struct pt_regs *regs);
89extern void do_stdfmna_tl1(struct pt_regs *regs);
90extern void do_paw(struct pt_regs *regs);
91extern void do_paw_tl1(struct pt_regs *regs);
92extern void do_vaw(struct pt_regs *regs);
93extern void do_vaw_tl1(struct pt_regs *regs);
94extern void do_tof_tl1(struct pt_regs *regs);
95extern void do_getpsr(struct pt_regs *regs);
96
97extern void spitfire_insn_access_exception(struct pt_regs *regs,
98 unsigned long sfsr,
99 unsigned long sfar);
100extern void spitfire_insn_access_exception_tl1(struct pt_regs *regs,
101 unsigned long sfsr,
102 unsigned long sfar);
103extern void spitfire_data_access_exception(struct pt_regs *regs,
104 unsigned long sfsr,
105 unsigned long sfar);
106extern void spitfire_data_access_exception_tl1(struct pt_regs *regs,
107 unsigned long sfsr,
108 unsigned long sfar);
109extern void spitfire_access_error(struct pt_regs *regs,
110 unsigned long status_encoded,
111 unsigned long afar);
112
113extern void cheetah_fecc_handler(struct pt_regs *regs,
114 unsigned long afsr,
115 unsigned long afar);
116extern void cheetah_cee_handler(struct pt_regs *regs,
117 unsigned long afsr,
118 unsigned long afar);
119extern void cheetah_deferred_handler(struct pt_regs *regs,
120 unsigned long afsr,
121 unsigned long afar);
122extern void cheetah_plus_parity_error(int type, struct pt_regs *regs);
123
124extern void sun4v_insn_access_exception(struct pt_regs *regs,
125 unsigned long addr,
126 unsigned long type_ctx);
127extern void sun4v_insn_access_exception_tl1(struct pt_regs *regs,
128 unsigned long addr,
129 unsigned long type_ctx);
130extern void sun4v_data_access_exception(struct pt_regs *regs,
131 unsigned long addr,
132 unsigned long type_ctx);
133extern void sun4v_data_access_exception_tl1(struct pt_regs *regs,
134 unsigned long addr,
135 unsigned long type_ctx);
136extern void sun4v_resum_error(struct pt_regs *regs,
137 unsigned long offset);
138extern void sun4v_resum_overflow(struct pt_regs *regs);
139extern void sun4v_nonresum_error(struct pt_regs *regs,
140 unsigned long offset);
141extern void sun4v_nonresum_overflow(struct pt_regs *regs);
142
143extern unsigned long sun4v_err_itlb_vaddr;
144extern unsigned long sun4v_err_itlb_ctx;
145extern unsigned long sun4v_err_itlb_pte;
146extern unsigned long sun4v_err_itlb_error;
147
148extern void sun4v_itlb_error_report(struct pt_regs *regs, int tl);
149
150extern unsigned long sun4v_err_dtlb_vaddr;
151extern unsigned long sun4v_err_dtlb_ctx;
152extern unsigned long sun4v_err_dtlb_pte;
153extern unsigned long sun4v_err_dtlb_error;
154
155extern void sun4v_dtlb_error_report(struct pt_regs *regs, int tl);
156extern void hypervisor_tlbop_error(unsigned long err,
157 unsigned long op);
158extern void hypervisor_tlbop_error_xcall(unsigned long err,
159 unsigned long op);
160
161/* WARNING: The error trap handlers in assembly know the precise
162 * layout of the following structure.
163 *
164 * C-level handlers in traps.c use this information to log the
165 * error and then determine how to recover (if possible).
166 */
167struct cheetah_err_info {
168/*0x00*/u64 afsr;
169/*0x08*/u64 afar;
170
171 /* D-cache state */
172/*0x10*/u64 dcache_data[4]; /* The actual data */
173/*0x30*/u64 dcache_index; /* D-cache index */
174/*0x38*/u64 dcache_tag; /* D-cache tag/valid */
175/*0x40*/u64 dcache_utag; /* D-cache microtag */
176/*0x48*/u64 dcache_stag; /* D-cache snooptag */
177
178 /* I-cache state */
179/*0x50*/u64 icache_data[8]; /* The actual insns + predecode */
180/*0x90*/u64 icache_index; /* I-cache index */
181/*0x98*/u64 icache_tag; /* I-cache phys tag */
182/*0xa0*/u64 icache_utag; /* I-cache microtag */
183/*0xa8*/u64 icache_stag; /* I-cache snooptag */
184/*0xb0*/u64 icache_upper; /* I-cache upper-tag */
185/*0xb8*/u64 icache_lower; /* I-cache lower-tag */
186
187 /* E-cache state */
188/*0xc0*/u64 ecache_data[4]; /* 32 bytes from staging registers */
189/*0xe0*/u64 ecache_index; /* E-cache index */
190/*0xe8*/u64 ecache_tag; /* E-cache tag/state */
191
192/*0xf0*/u64 __pad[32 - 30];
193};
194#define CHAFSR_INVALID ((u64)-1L)
195
196/* This is allocated at boot time based upon the largest hardware
197 * cpu ID in the system. We allocate two entries per cpu, one for
198 * TL==0 logging and one for TL >= 1 logging.
199 */
200extern struct cheetah_err_info *cheetah_error_log;
201
d91aa123
DM
202/* UPA nodes send interrupt packet to UltraSparc with first data reg
203 * value low 5 (7 on Starfire) bits holding the IRQ identifier being
204 * delivered. We must translate this into a non-vector IRQ so we can
205 * set the softint on this cpu.
206 *
207 * To make processing these packets efficient and race free we use
208 * an array of irq buckets below. The interrupt vector handler in
209 * entry.S feeds incoming packets into per-cpu pil-indexed lists.
210 *
211 * If you make changes to ino_bucket, please update hand coded assembler
212 * of the vectored interrupt trap handler(s) in entry.S and sun4v_ivec.S
213 */
214struct ino_bucket {
215/*0x00*/unsigned long __irq_chain_pa;
216
217 /* Virtual interrupt number assigned to this INO. */
218/*0x08*/unsigned int __virt_irq;
219/*0x0c*/unsigned int __pad;
220};
221
222extern struct ino_bucket *ivector_table;
223extern unsigned long ivector_table_pa;
224
d91aa123
DM
225extern void init_irqwork_curcpu(void);
226extern void __cpuinit sun4v_register_mondo_queues(int this_cpu);
227
8d74e32a 228#endif /* CONFIG_SPARC32 */
3d5ae6b6 229#endif /* _ENTRY_H */
This page took 0.108784 seconds and 5 git commands to generate.