Commit | Line | Data |
---|---|---|
a2fb23af | 1 | /* pci.c: UltraSparc PCI controller support. |
1da177e4 LT |
2 | * |
3 | * Copyright (C) 1997, 1998, 1999 David S. Miller (davem@redhat.com) | |
4 | * Copyright (C) 1998, 1999 Eddie C. Dost (ecd@skynet.be) | |
5 | * Copyright (C) 1999 Jakub Jelinek (jj@ultra.linux.cz) | |
a2fb23af DM |
6 | * |
7 | * OF tree based PCI bus probing taken from the PowerPC port | |
8 | * with minor modifications, see there for credits. | |
1da177e4 LT |
9 | */ |
10 | ||
1da177e4 LT |
11 | #include <linux/module.h> |
12 | #include <linux/kernel.h> | |
13 | #include <linux/string.h> | |
14 | #include <linux/sched.h> | |
15 | #include <linux/capability.h> | |
16 | #include <linux/errno.h> | |
c57c2ffb | 17 | #include <linux/pci.h> |
35a17eb6 DM |
18 | #include <linux/msi.h> |
19 | #include <linux/irq.h> | |
1da177e4 | 20 | #include <linux/init.h> |
356d1647 DM |
21 | #include <linux/of.h> |
22 | #include <linux/of_device.h> | |
1da177e4 LT |
23 | |
24 | #include <asm/uaccess.h> | |
1da177e4 LT |
25 | #include <asm/pgtable.h> |
26 | #include <asm/irq.h> | |
e87dc350 | 27 | #include <asm/prom.h> |
01f94c4a | 28 | #include <asm/apb.h> |
1da177e4 | 29 | |
1e8a8cc5 DM |
30 | #include "pci_impl.h" |
31 | ||
1da177e4 | 32 | /* List of all PCI controllers found in the system. */ |
34768bc8 | 33 | struct pci_pbm_info *pci_pbm_root = NULL; |
1da177e4 | 34 | |
6c108f12 DM |
35 | /* Each PBM found gets a unique index. */ |
36 | int pci_num_pbms = 0; | |
1da177e4 | 37 | |
1da177e4 LT |
38 | volatile int pci_poke_in_progress; |
39 | volatile int pci_poke_cpu = -1; | |
40 | volatile int pci_poke_faulted; | |
41 | ||
42 | static DEFINE_SPINLOCK(pci_poke_lock); | |
43 | ||
44 | void pci_config_read8(u8 *addr, u8 *ret) | |
45 | { | |
46 | unsigned long flags; | |
47 | u8 byte; | |
48 | ||
49 | spin_lock_irqsave(&pci_poke_lock, flags); | |
50 | pci_poke_cpu = smp_processor_id(); | |
51 | pci_poke_in_progress = 1; | |
52 | pci_poke_faulted = 0; | |
53 | __asm__ __volatile__("membar #Sync\n\t" | |
54 | "lduba [%1] %2, %0\n\t" | |
55 | "membar #Sync" | |
56 | : "=r" (byte) | |
57 | : "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E_L) | |
58 | : "memory"); | |
59 | pci_poke_in_progress = 0; | |
60 | pci_poke_cpu = -1; | |
61 | if (!pci_poke_faulted) | |
62 | *ret = byte; | |
63 | spin_unlock_irqrestore(&pci_poke_lock, flags); | |
64 | } | |
65 | ||
66 | void pci_config_read16(u16 *addr, u16 *ret) | |
67 | { | |
68 | unsigned long flags; | |
69 | u16 word; | |
70 | ||
71 | spin_lock_irqsave(&pci_poke_lock, flags); | |
72 | pci_poke_cpu = smp_processor_id(); | |
73 | pci_poke_in_progress = 1; | |
74 | pci_poke_faulted = 0; | |
75 | __asm__ __volatile__("membar #Sync\n\t" | |
76 | "lduha [%1] %2, %0\n\t" | |
77 | "membar #Sync" | |
78 | : "=r" (word) | |
79 | : "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E_L) | |
80 | : "memory"); | |
81 | pci_poke_in_progress = 0; | |
82 | pci_poke_cpu = -1; | |
83 | if (!pci_poke_faulted) | |
84 | *ret = word; | |
85 | spin_unlock_irqrestore(&pci_poke_lock, flags); | |
86 | } | |
87 | ||
88 | void pci_config_read32(u32 *addr, u32 *ret) | |
89 | { | |
90 | unsigned long flags; | |
91 | u32 dword; | |
92 | ||
93 | spin_lock_irqsave(&pci_poke_lock, flags); | |
94 | pci_poke_cpu = smp_processor_id(); | |
95 | pci_poke_in_progress = 1; | |
96 | pci_poke_faulted = 0; | |
97 | __asm__ __volatile__("membar #Sync\n\t" | |
98 | "lduwa [%1] %2, %0\n\t" | |
99 | "membar #Sync" | |
100 | : "=r" (dword) | |
101 | : "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E_L) | |
102 | : "memory"); | |
103 | pci_poke_in_progress = 0; | |
104 | pci_poke_cpu = -1; | |
105 | if (!pci_poke_faulted) | |
106 | *ret = dword; | |
107 | spin_unlock_irqrestore(&pci_poke_lock, flags); | |
108 | } | |
109 | ||
110 | void pci_config_write8(u8 *addr, u8 val) | |
111 | { | |
112 | unsigned long flags; | |
113 | ||
114 | spin_lock_irqsave(&pci_poke_lock, flags); | |
115 | pci_poke_cpu = smp_processor_id(); | |
116 | pci_poke_in_progress = 1; | |
117 | pci_poke_faulted = 0; | |
118 | __asm__ __volatile__("membar #Sync\n\t" | |
119 | "stba %0, [%1] %2\n\t" | |
120 | "membar #Sync" | |
121 | : /* no outputs */ | |
122 | : "r" (val), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E_L) | |
123 | : "memory"); | |
124 | pci_poke_in_progress = 0; | |
125 | pci_poke_cpu = -1; | |
126 | spin_unlock_irqrestore(&pci_poke_lock, flags); | |
127 | } | |
128 | ||
129 | void pci_config_write16(u16 *addr, u16 val) | |
130 | { | |
131 | unsigned long flags; | |
132 | ||
133 | spin_lock_irqsave(&pci_poke_lock, flags); | |
134 | pci_poke_cpu = smp_processor_id(); | |
135 | pci_poke_in_progress = 1; | |
136 | pci_poke_faulted = 0; | |
137 | __asm__ __volatile__("membar #Sync\n\t" | |
138 | "stha %0, [%1] %2\n\t" | |
139 | "membar #Sync" | |
140 | : /* no outputs */ | |
141 | : "r" (val), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E_L) | |
142 | : "memory"); | |
143 | pci_poke_in_progress = 0; | |
144 | pci_poke_cpu = -1; | |
145 | spin_unlock_irqrestore(&pci_poke_lock, flags); | |
146 | } | |
147 | ||
148 | void pci_config_write32(u32 *addr, u32 val) | |
149 | { | |
150 | unsigned long flags; | |
151 | ||
152 | spin_lock_irqsave(&pci_poke_lock, flags); | |
153 | pci_poke_cpu = smp_processor_id(); | |
154 | pci_poke_in_progress = 1; | |
155 | pci_poke_faulted = 0; | |
156 | __asm__ __volatile__("membar #Sync\n\t" | |
157 | "stwa %0, [%1] %2\n\t" | |
158 | "membar #Sync" | |
159 | : /* no outputs */ | |
160 | : "r" (val), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E_L) | |
161 | : "memory"); | |
162 | pci_poke_in_progress = 0; | |
163 | pci_poke_cpu = -1; | |
164 | spin_unlock_irqrestore(&pci_poke_lock, flags); | |
165 | } | |
166 | ||
5840fc66 DM |
167 | static int ofpci_verbose; |
168 | ||
169 | static int __init ofpci_debug(char *str) | |
170 | { | |
171 | int val = 0; | |
172 | ||
173 | get_option(&str, &val); | |
174 | if (val) | |
175 | ofpci_verbose = 1; | |
176 | return 1; | |
177 | } | |
178 | ||
179 | __setup("ofpci_debug=", ofpci_debug); | |
180 | ||
a2fb23af DM |
181 | static unsigned long pci_parse_of_flags(u32 addr0) |
182 | { | |
183 | unsigned long flags = 0; | |
184 | ||
185 | if (addr0 & 0x02000000) { | |
186 | flags = IORESOURCE_MEM | PCI_BASE_ADDRESS_SPACE_MEMORY; | |
187 | flags |= (addr0 >> 22) & PCI_BASE_ADDRESS_MEM_TYPE_64; | |
188 | flags |= (addr0 >> 28) & PCI_BASE_ADDRESS_MEM_TYPE_1M; | |
189 | if (addr0 & 0x40000000) | |
190 | flags |= IORESOURCE_PREFETCH | |
191 | | PCI_BASE_ADDRESS_MEM_PREFETCH; | |
192 | } else if (addr0 & 0x01000000) | |
193 | flags = IORESOURCE_IO | PCI_BASE_ADDRESS_SPACE_IO; | |
194 | return flags; | |
195 | } | |
196 | ||
197 | /* The of_device layer has translated all of the assigned-address properties | |
198 | * into physical address resources, we only have to figure out the register | |
199 | * mapping. | |
200 | */ | |
201 | static void pci_parse_of_addrs(struct of_device *op, | |
202 | struct device_node *node, | |
203 | struct pci_dev *dev) | |
204 | { | |
205 | struct resource *op_res; | |
206 | const u32 *addrs; | |
207 | int proplen; | |
208 | ||
209 | addrs = of_get_property(node, "assigned-addresses", &proplen); | |
210 | if (!addrs) | |
211 | return; | |
5840fc66 DM |
212 | if (ofpci_verbose) |
213 | printk(" parse addresses (%d bytes) @ %p\n", | |
214 | proplen, addrs); | |
a2fb23af DM |
215 | op_res = &op->resource[0]; |
216 | for (; proplen >= 20; proplen -= 20, addrs += 5, op_res++) { | |
217 | struct resource *res; | |
218 | unsigned long flags; | |
219 | int i; | |
220 | ||
221 | flags = pci_parse_of_flags(addrs[0]); | |
222 | if (!flags) | |
223 | continue; | |
224 | i = addrs[0] & 0xff; | |
5840fc66 | 225 | if (ofpci_verbose) |
90181136 | 226 | printk(" start: %llx, end: %llx, i: %x\n", |
5840fc66 | 227 | op_res->start, op_res->end, i); |
a2fb23af DM |
228 | |
229 | if (PCI_BASE_ADDRESS_0 <= i && i <= PCI_BASE_ADDRESS_5) { | |
230 | res = &dev->resource[(i - PCI_BASE_ADDRESS_0) >> 2]; | |
231 | } else if (i == dev->rom_base_reg) { | |
232 | res = &dev->resource[PCI_ROM_RESOURCE]; | |
233 | flags |= IORESOURCE_READONLY | IORESOURCE_CACHEABLE; | |
234 | } else { | |
235 | printk(KERN_ERR "PCI: bad cfg reg num 0x%x\n", i); | |
236 | continue; | |
237 | } | |
238 | res->start = op_res->start; | |
239 | res->end = op_res->end; | |
240 | res->flags = flags; | |
241 | res->name = pci_name(dev); | |
242 | } | |
243 | } | |
244 | ||
77d10d0e DM |
245 | static struct pci_dev *of_create_pci_dev(struct pci_pbm_info *pbm, |
246 | struct device_node *node, | |
247 | struct pci_bus *bus, int devfn) | |
a2fb23af DM |
248 | { |
249 | struct dev_archdata *sd; | |
172d2d00 | 250 | struct pci_slot *slot; |
ae05f87e | 251 | struct of_device *op; |
a2fb23af DM |
252 | struct pci_dev *dev; |
253 | const char *type; | |
01f94c4a | 254 | u32 class; |
a2fb23af | 255 | |
26e6385f | 256 | dev = alloc_pci_dev(); |
a2fb23af DM |
257 | if (!dev) |
258 | return NULL; | |
259 | ||
260 | sd = &dev->dev.archdata; | |
261 | sd->iommu = pbm->iommu; | |
262 | sd->stc = &pbm->stc; | |
263 | sd->host_controller = pbm; | |
264 | sd->prom_node = node; | |
d706c1b0 | 265 | dev->dev.of_node = node; |
ae05f87e | 266 | sd->op = op = of_find_device_by_node(node); |
c1b1a5f1 | 267 | sd->numa_node = pbm->numa_node; |
a2fb23af | 268 | |
ae05f87e | 269 | sd = &op->dev.archdata; |
ad7ad57c DM |
270 | sd->iommu = pbm->iommu; |
271 | sd->stc = &pbm->stc; | |
c1b1a5f1 | 272 | sd->numa_node = pbm->numa_node; |
ad7ad57c | 273 | |
ae05f87e DM |
274 | if (!strcmp(node->name, "ebus")) |
275 | of_propagate_archdata(op); | |
276 | ||
a2fb23af DM |
277 | type = of_get_property(node, "device_type", NULL); |
278 | if (type == NULL) | |
279 | type = ""; | |
280 | ||
5840fc66 DM |
281 | if (ofpci_verbose) |
282 | printk(" create device, devfn: %x, type: %s\n", | |
283 | devfn, type); | |
a2fb23af DM |
284 | |
285 | dev->bus = bus; | |
286 | dev->sysdata = node; | |
287 | dev->dev.parent = bus->bridge; | |
288 | dev->dev.bus = &pci_bus_type; | |
289 | dev->devfn = devfn; | |
290 | dev->multifunction = 0; /* maybe a lie? */ | |
172d2d00 DM |
291 | set_pcie_port_type(dev); |
292 | ||
293 | list_for_each_entry(slot, &dev->bus->slots, list) | |
294 | if (PCI_SLOT(dev->devfn) == slot->number) | |
295 | dev->slot = slot; | |
a2fb23af | 296 | |
c26d3c01 DM |
297 | dev->vendor = of_getintprop_default(node, "vendor-id", 0xffff); |
298 | dev->device = of_getintprop_default(node, "device-id", 0xffff); | |
299 | dev->subsystem_vendor = | |
300 | of_getintprop_default(node, "subsystem-vendor-id", 0); | |
301 | dev->subsystem_device = | |
302 | of_getintprop_default(node, "subsystem-id", 0); | |
303 | ||
304 | dev->cfg_size = pci_cfg_space_size(dev); | |
305 | ||
306 | /* We can't actually use the firmware value, we have | |
307 | * to read what is in the register right now. One | |
308 | * reason is that in the case of IDE interfaces the | |
309 | * firmware can sample the value before the the IDE | |
310 | * interface is programmed into native mode. | |
311 | */ | |
312 | pci_read_config_dword(dev, PCI_CLASS_REVISION, &class); | |
313 | dev->class = class >> 8; | |
314 | dev->revision = class & 0xff; | |
315 | ||
2222c313 | 316 | dev_set_name(&dev->dev, "%04x:%02x:%02x.%d", pci_domain_nr(bus), |
c26d3c01 | 317 | dev->bus->number, PCI_SLOT(devfn), PCI_FUNC(devfn)); |
28f57e77 | 318 | |
5840fc66 DM |
319 | if (ofpci_verbose) |
320 | printk(" class: 0x%x device name: %s\n", | |
321 | dev->class, pci_name(dev)); | |
a2fb23af | 322 | |
861fe906 DM |
323 | /* I have seen IDE devices which will not respond to |
324 | * the bmdma simplex check reads if bus mastering is | |
325 | * disabled. | |
326 | */ | |
327 | if ((dev->class >> 8) == PCI_CLASS_STORAGE_IDE) | |
328 | pci_set_master(dev); | |
329 | ||
a2fb23af DM |
330 | dev->current_state = 4; /* unknown power state */ |
331 | dev->error_state = pci_channel_io_normal; | |
172d2d00 | 332 | dev->dma_mask = 0xffffffff; |
a2fb23af | 333 | |
44b50e5a | 334 | if (!strcmp(node->name, "pci")) { |
c26d3c01 | 335 | /* a PCI-PCI bridge */ |
a2fb23af DM |
336 | dev->hdr_type = PCI_HEADER_TYPE_BRIDGE; |
337 | dev->rom_base_reg = PCI_ROM_ADDRESS1; | |
c26d3c01 DM |
338 | } else if (!strcmp(type, "cardbus")) { |
339 | dev->hdr_type = PCI_HEADER_TYPE_CARDBUS; | |
a2fb23af | 340 | } else { |
c26d3c01 DM |
341 | dev->hdr_type = PCI_HEADER_TYPE_NORMAL; |
342 | dev->rom_base_reg = PCI_ROM_ADDRESS; | |
a2fb23af | 343 | |
c26d3c01 DM |
344 | dev->irq = sd->op->irqs[0]; |
345 | if (dev->irq == 0xffffffff) | |
346 | dev->irq = PCI_IRQ_NONE; | |
a2fb23af | 347 | } |
c26d3c01 | 348 | |
a2fb23af DM |
349 | pci_parse_of_addrs(sd->op, node, dev); |
350 | ||
5840fc66 DM |
351 | if (ofpci_verbose) |
352 | printk(" adding to system ...\n"); | |
a2fb23af DM |
353 | |
354 | pci_device_add(dev, bus); | |
355 | ||
356 | return dev; | |
357 | } | |
358 | ||
a6009dda | 359 | static void __devinit apb_calc_first_last(u8 map, u32 *first_p, u32 *last_p) |
01f94c4a DM |
360 | { |
361 | u32 idx, first, last; | |
362 | ||
363 | first = 8; | |
364 | last = 0; | |
365 | for (idx = 0; idx < 8; idx++) { | |
366 | if ((map & (1 << idx)) != 0) { | |
367 | if (first > idx) | |
368 | first = idx; | |
369 | if (last < idx) | |
370 | last = idx; | |
371 | } | |
372 | } | |
373 | ||
374 | *first_p = first; | |
375 | *last_p = last; | |
376 | } | |
377 | ||
f16537ba DM |
378 | static void pci_resource_adjust(struct resource *res, |
379 | struct resource *root) | |
0bae5f81 DM |
380 | { |
381 | res->start += root->start; | |
382 | res->end += root->start; | |
383 | } | |
384 | ||
8c2786cf DM |
385 | /* For PCI bus devices which lack a 'ranges' property we interrogate |
386 | * the config space values to set the resources, just like the generic | |
387 | * Linux PCI probing code does. | |
388 | */ | |
389 | static void __devinit pci_cfg_fake_ranges(struct pci_dev *dev, | |
390 | struct pci_bus *bus, | |
391 | struct pci_pbm_info *pbm) | |
392 | { | |
393 | struct resource *res; | |
394 | u8 io_base_lo, io_limit_lo; | |
395 | u16 mem_base_lo, mem_limit_lo; | |
396 | unsigned long base, limit; | |
397 | ||
398 | pci_read_config_byte(dev, PCI_IO_BASE, &io_base_lo); | |
399 | pci_read_config_byte(dev, PCI_IO_LIMIT, &io_limit_lo); | |
400 | base = (io_base_lo & PCI_IO_RANGE_MASK) << 8; | |
401 | limit = (io_limit_lo & PCI_IO_RANGE_MASK) << 8; | |
402 | ||
403 | if ((io_base_lo & PCI_IO_RANGE_TYPE_MASK) == PCI_IO_RANGE_TYPE_32) { | |
404 | u16 io_base_hi, io_limit_hi; | |
405 | ||
406 | pci_read_config_word(dev, PCI_IO_BASE_UPPER16, &io_base_hi); | |
407 | pci_read_config_word(dev, PCI_IO_LIMIT_UPPER16, &io_limit_hi); | |
408 | base |= (io_base_hi << 16); | |
409 | limit |= (io_limit_hi << 16); | |
410 | } | |
411 | ||
412 | res = bus->resource[0]; | |
413 | if (base <= limit) { | |
414 | res->flags = (io_base_lo & PCI_IO_RANGE_TYPE_MASK) | IORESOURCE_IO; | |
415 | if (!res->start) | |
416 | res->start = base; | |
417 | if (!res->end) | |
418 | res->end = limit + 0xfff; | |
419 | pci_resource_adjust(res, &pbm->io_space); | |
420 | } | |
421 | ||
422 | pci_read_config_word(dev, PCI_MEMORY_BASE, &mem_base_lo); | |
423 | pci_read_config_word(dev, PCI_MEMORY_LIMIT, &mem_limit_lo); | |
424 | base = (mem_base_lo & PCI_MEMORY_RANGE_MASK) << 16; | |
425 | limit = (mem_limit_lo & PCI_MEMORY_RANGE_MASK) << 16; | |
426 | ||
427 | res = bus->resource[1]; | |
428 | if (base <= limit) { | |
429 | res->flags = ((mem_base_lo & PCI_MEMORY_RANGE_TYPE_MASK) | | |
430 | IORESOURCE_MEM); | |
431 | res->start = base; | |
432 | res->end = limit + 0xfffff; | |
433 | pci_resource_adjust(res, &pbm->mem_space); | |
434 | } | |
435 | ||
436 | pci_read_config_word(dev, PCI_PREF_MEMORY_BASE, &mem_base_lo); | |
437 | pci_read_config_word(dev, PCI_PREF_MEMORY_LIMIT, &mem_limit_lo); | |
438 | base = (mem_base_lo & PCI_PREF_RANGE_MASK) << 16; | |
439 | limit = (mem_limit_lo & PCI_PREF_RANGE_MASK) << 16; | |
440 | ||
441 | if ((mem_base_lo & PCI_PREF_RANGE_TYPE_MASK) == PCI_PREF_RANGE_TYPE_64) { | |
442 | u32 mem_base_hi, mem_limit_hi; | |
443 | ||
444 | pci_read_config_dword(dev, PCI_PREF_BASE_UPPER32, &mem_base_hi); | |
445 | pci_read_config_dword(dev, PCI_PREF_LIMIT_UPPER32, &mem_limit_hi); | |
446 | ||
447 | /* | |
448 | * Some bridges set the base > limit by default, and some | |
449 | * (broken) BIOSes do not initialize them. If we find | |
450 | * this, just assume they are not being used. | |
451 | */ | |
452 | if (mem_base_hi <= mem_limit_hi) { | |
453 | base |= ((long) mem_base_hi) << 32; | |
454 | limit |= ((long) mem_limit_hi) << 32; | |
455 | } | |
456 | } | |
457 | ||
458 | res = bus->resource[2]; | |
459 | if (base <= limit) { | |
460 | res->flags = ((mem_base_lo & PCI_MEMORY_RANGE_TYPE_MASK) | | |
461 | IORESOURCE_MEM | IORESOURCE_PREFETCH); | |
462 | res->start = base; | |
463 | res->end = limit + 0xfffff; | |
464 | pci_resource_adjust(res, &pbm->mem_space); | |
465 | } | |
466 | } | |
467 | ||
01f94c4a DM |
468 | /* Cook up fake bus resources for SUNW,simba PCI bridges which lack |
469 | * a proper 'ranges' property. | |
470 | */ | |
a6009dda DM |
471 | static void __devinit apb_fake_ranges(struct pci_dev *dev, |
472 | struct pci_bus *bus, | |
473 | struct pci_pbm_info *pbm) | |
01f94c4a DM |
474 | { |
475 | struct resource *res; | |
476 | u32 first, last; | |
477 | u8 map; | |
478 | ||
479 | pci_read_config_byte(dev, APB_IO_ADDRESS_MAP, &map); | |
480 | apb_calc_first_last(map, &first, &last); | |
481 | res = bus->resource[0]; | |
482 | res->start = (first << 21); | |
483 | res->end = (last << 21) + ((1 << 21) - 1); | |
484 | res->flags = IORESOURCE_IO; | |
0bae5f81 | 485 | pci_resource_adjust(res, &pbm->io_space); |
01f94c4a DM |
486 | |
487 | pci_read_config_byte(dev, APB_MEM_ADDRESS_MAP, &map); | |
488 | apb_calc_first_last(map, &first, &last); | |
489 | res = bus->resource[1]; | |
490 | res->start = (first << 21); | |
491 | res->end = (last << 21) + ((1 << 21) - 1); | |
492 | res->flags = IORESOURCE_MEM; | |
0bae5f81 | 493 | pci_resource_adjust(res, &pbm->mem_space); |
01f94c4a DM |
494 | } |
495 | ||
a6009dda DM |
496 | static void __devinit pci_of_scan_bus(struct pci_pbm_info *pbm, |
497 | struct device_node *node, | |
498 | struct pci_bus *bus); | |
a2fb23af DM |
499 | |
500 | #define GET_64BIT(prop, i) ((((u64) (prop)[(i)]) << 32) | (prop)[(i)+1]) | |
501 | ||
a6009dda DM |
502 | static void __devinit of_scan_pci_bridge(struct pci_pbm_info *pbm, |
503 | struct device_node *node, | |
504 | struct pci_dev *dev) | |
a2fb23af DM |
505 | { |
506 | struct pci_bus *bus; | |
507 | const u32 *busrange, *ranges; | |
01f94c4a | 508 | int len, i, simba; |
a2fb23af DM |
509 | struct resource *res; |
510 | unsigned int flags; | |
511 | u64 size; | |
512 | ||
5840fc66 DM |
513 | if (ofpci_verbose) |
514 | printk("of_scan_pci_bridge(%s)\n", node->full_name); | |
a2fb23af DM |
515 | |
516 | /* parse bus-range property */ | |
517 | busrange = of_get_property(node, "bus-range", &len); | |
518 | if (busrange == NULL || len != 8) { | |
519 | printk(KERN_DEBUG "Can't get bus-range for PCI-PCI bridge %s\n", | |
520 | node->full_name); | |
521 | return; | |
522 | } | |
523 | ranges = of_get_property(node, "ranges", &len); | |
01f94c4a | 524 | simba = 0; |
a2fb23af | 525 | if (ranges == NULL) { |
a165b420 | 526 | const char *model = of_get_property(node, "model", NULL); |
8c2786cf | 527 | if (model && !strcmp(model, "SUNW,simba")) |
01f94c4a | 528 | simba = 1; |
a2fb23af DM |
529 | } |
530 | ||
531 | bus = pci_add_new_bus(dev->bus, dev, busrange[0]); | |
532 | if (!bus) { | |
533 | printk(KERN_ERR "Failed to create pci bus for %s\n", | |
534 | node->full_name); | |
535 | return; | |
536 | } | |
537 | ||
538 | bus->primary = dev->bus->number; | |
539 | bus->subordinate = busrange[1]; | |
540 | bus->bridge_ctl = 0; | |
541 | ||
01f94c4a | 542 | /* parse ranges property, or cook one up by hand for Simba */ |
a2fb23af DM |
543 | /* PCI #address-cells == 3 and #size-cells == 2 always */ |
544 | res = &dev->resource[PCI_BRIDGE_RESOURCES]; | |
545 | for (i = 0; i < PCI_NUM_RESOURCES - PCI_BRIDGE_RESOURCES; ++i) { | |
546 | res->flags = 0; | |
547 | bus->resource[i] = res; | |
548 | ++res; | |
549 | } | |
01f94c4a DM |
550 | if (simba) { |
551 | apb_fake_ranges(dev, bus, pbm); | |
8c2786cf DM |
552 | goto after_ranges; |
553 | } else if (ranges == NULL) { | |
554 | pci_cfg_fake_ranges(dev, bus, pbm); | |
555 | goto after_ranges; | |
01f94c4a | 556 | } |
a2fb23af DM |
557 | i = 1; |
558 | for (; len >= 32; len -= 32, ranges += 8) { | |
559 | struct resource *root; | |
560 | ||
561 | flags = pci_parse_of_flags(ranges[0]); | |
562 | size = GET_64BIT(ranges, 6); | |
563 | if (flags == 0 || size == 0) | |
564 | continue; | |
565 | if (flags & IORESOURCE_IO) { | |
566 | res = bus->resource[0]; | |
567 | if (res->flags) { | |
568 | printk(KERN_ERR "PCI: ignoring extra I/O range" | |
569 | " for bridge %s\n", node->full_name); | |
570 | continue; | |
571 | } | |
572 | root = &pbm->io_space; | |
573 | } else { | |
574 | if (i >= PCI_NUM_RESOURCES - PCI_BRIDGE_RESOURCES) { | |
575 | printk(KERN_ERR "PCI: too many memory ranges" | |
576 | " for bridge %s\n", node->full_name); | |
577 | continue; | |
578 | } | |
579 | res = bus->resource[i]; | |
580 | ++i; | |
581 | root = &pbm->mem_space; | |
582 | } | |
583 | ||
584 | res->start = GET_64BIT(ranges, 1); | |
585 | res->end = res->start + size - 1; | |
586 | res->flags = flags; | |
587 | ||
588 | /* Another way to implement this would be to add an of_device | |
589 | * layer routine that can calculate a resource for a given | |
590 | * range property value in a PCI device. | |
591 | */ | |
0bae5f81 | 592 | pci_resource_adjust(res, root); |
a2fb23af | 593 | } |
8c2786cf | 594 | after_ranges: |
a2fb23af DM |
595 | sprintf(bus->name, "PCI Bus %04x:%02x", pci_domain_nr(bus), |
596 | bus->number); | |
5840fc66 DM |
597 | if (ofpci_verbose) |
598 | printk(" bus name: %s\n", bus->name); | |
a2fb23af DM |
599 | |
600 | pci_of_scan_bus(pbm, node, bus); | |
601 | } | |
602 | ||
a6009dda DM |
603 | static void __devinit pci_of_scan_bus(struct pci_pbm_info *pbm, |
604 | struct device_node *node, | |
605 | struct pci_bus *bus) | |
a2fb23af DM |
606 | { |
607 | struct device_node *child; | |
608 | const u32 *reg; | |
2cc7345f | 609 | int reglen, devfn, prev_devfn; |
a2fb23af DM |
610 | struct pci_dev *dev; |
611 | ||
5840fc66 DM |
612 | if (ofpci_verbose) |
613 | printk("PCI: scan_bus[%s] bus no %d\n", | |
614 | node->full_name, bus->number); | |
a2fb23af DM |
615 | |
616 | child = NULL; | |
2cc7345f | 617 | prev_devfn = -1; |
a2fb23af | 618 | while ((child = of_get_next_child(node, child)) != NULL) { |
5840fc66 DM |
619 | if (ofpci_verbose) |
620 | printk(" * %s\n", child->full_name); | |
a2fb23af DM |
621 | reg = of_get_property(child, "reg", ®len); |
622 | if (reg == NULL || reglen < 20) | |
623 | continue; | |
2cc7345f | 624 | |
a2fb23af DM |
625 | devfn = (reg[0] >> 8) & 0xff; |
626 | ||
2cc7345f DM |
627 | /* This is a workaround for some device trees |
628 | * which list PCI devices twice. On the V100 | |
629 | * for example, device number 3 is listed twice. | |
630 | * Once as "pm" and once again as "lomp". | |
631 | */ | |
632 | if (devfn == prev_devfn) | |
633 | continue; | |
634 | prev_devfn = devfn; | |
635 | ||
a2fb23af | 636 | /* create a new pci_dev for this device */ |
c26d3c01 | 637 | dev = of_create_pci_dev(pbm, child, bus, devfn); |
a2fb23af DM |
638 | if (!dev) |
639 | continue; | |
5840fc66 DM |
640 | if (ofpci_verbose) |
641 | printk("PCI: dev header type: %x\n", | |
642 | dev->hdr_type); | |
a2fb23af DM |
643 | |
644 | if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE || | |
645 | dev->hdr_type == PCI_HEADER_TYPE_CARDBUS) | |
646 | of_scan_pci_bridge(pbm, child, dev); | |
647 | } | |
648 | } | |
649 | ||
650 | static ssize_t | |
651 | show_pciobppath_attr(struct device * dev, struct device_attribute * attr, char * buf) | |
652 | { | |
653 | struct pci_dev *pdev; | |
654 | struct device_node *dp; | |
655 | ||
656 | pdev = to_pci_dev(dev); | |
657 | dp = pdev->dev.archdata.prom_node; | |
658 | ||
659 | return snprintf (buf, PAGE_SIZE, "%s\n", dp->full_name); | |
660 | } | |
661 | ||
662 | static DEVICE_ATTR(obppath, S_IRUSR | S_IRGRP | S_IROTH, show_pciobppath_attr, NULL); | |
663 | ||
664 | static void __devinit pci_bus_register_of_sysfs(struct pci_bus *bus) | |
665 | { | |
666 | struct pci_dev *dev; | |
a378fd0e | 667 | struct pci_bus *child_bus; |
a2fb23af DM |
668 | int err; |
669 | ||
670 | list_for_each_entry(dev, &bus->devices, bus_list) { | |
671 | /* we don't really care if we can create this file or | |
672 | * not, but we need to assign the result of the call | |
673 | * or the world will fall under alien invasion and | |
674 | * everybody will be frozen on a spaceship ready to be | |
675 | * eaten on alpha centauri by some green and jelly | |
676 | * humanoid. | |
677 | */ | |
678 | err = sysfs_create_file(&dev->dev.kobj, &dev_attr_obppath.attr); | |
679 | } | |
a378fd0e DM |
680 | list_for_each_entry(child_bus, &bus->children, node) |
681 | pci_bus_register_of_sysfs(child_bus); | |
a2fb23af DM |
682 | } |
683 | ||
e822358a DM |
684 | struct pci_bus * __devinit pci_scan_one_pbm(struct pci_pbm_info *pbm, |
685 | struct device *parent) | |
a2fb23af | 686 | { |
22fecbae | 687 | struct device_node *node = pbm->op->node; |
a2fb23af DM |
688 | struct pci_bus *bus; |
689 | ||
690 | printk("PCI: Scanning PBM %s\n", node->full_name); | |
691 | ||
e822358a | 692 | bus = pci_create_bus(parent, pbm->pci_first_busno, pbm->pci_ops, pbm); |
a2fb23af DM |
693 | if (!bus) { |
694 | printk(KERN_ERR "Failed to create bus for %s\n", | |
695 | node->full_name); | |
696 | return NULL; | |
697 | } | |
698 | bus->secondary = pbm->pci_first_busno; | |
699 | bus->subordinate = pbm->pci_last_busno; | |
700 | ||
701 | bus->resource[0] = &pbm->io_space; | |
702 | bus->resource[1] = &pbm->mem_space; | |
703 | ||
704 | pci_of_scan_bus(pbm, node, bus); | |
705 | pci_bus_add_devices(bus); | |
706 | pci_bus_register_of_sysfs(bus); | |
707 | ||
708 | return bus; | |
709 | } | |
710 | ||
f6b45da1 | 711 | void __devinit pcibios_fixup_bus(struct pci_bus *pbus) |
1da177e4 LT |
712 | { |
713 | struct pci_pbm_info *pbm = pbus->sysdata; | |
714 | ||
715 | /* Generic PCI bus probing sets these to point at | |
716 | * &io{port,mem}_resouce which is wrong for us. | |
717 | */ | |
718 | pbus->resource[0] = &pbm->io_space; | |
719 | pbus->resource[1] = &pbm->mem_space; | |
720 | } | |
721 | ||
1da177e4 LT |
722 | void pcibios_update_irq(struct pci_dev *pdev, int irq) |
723 | { | |
724 | } | |
725 | ||
3b7a17fc | 726 | resource_size_t pcibios_align_resource(void *data, const struct resource *res, |
b26b2d49 | 727 | resource_size_t size, resource_size_t align) |
1da177e4 | 728 | { |
b26b2d49 | 729 | return res->start; |
1da177e4 LT |
730 | } |
731 | ||
a2fb23af | 732 | int pcibios_enable_device(struct pci_dev *dev, int mask) |
1da177e4 | 733 | { |
a2fb23af DM |
734 | u16 cmd, oldcmd; |
735 | int i; | |
736 | ||
737 | pci_read_config_word(dev, PCI_COMMAND, &cmd); | |
738 | oldcmd = cmd; | |
739 | ||
740 | for (i = 0; i < PCI_NUM_RESOURCES; i++) { | |
741 | struct resource *res = &dev->resource[i]; | |
742 | ||
743 | /* Only set up the requested stuff */ | |
744 | if (!(mask & (1<<i))) | |
745 | continue; | |
746 | ||
747 | if (res->flags & IORESOURCE_IO) | |
748 | cmd |= PCI_COMMAND_IO; | |
749 | if (res->flags & IORESOURCE_MEM) | |
750 | cmd |= PCI_COMMAND_MEMORY; | |
751 | } | |
752 | ||
753 | if (cmd != oldcmd) { | |
754 | printk(KERN_DEBUG "PCI: Enabling device: (%s), cmd %x\n", | |
755 | pci_name(dev), cmd); | |
756 | /* Enable the appropriate bits in the PCI command register. */ | |
757 | pci_write_config_word(dev, PCI_COMMAND, cmd); | |
758 | } | |
1da177e4 LT |
759 | return 0; |
760 | } | |
761 | ||
762 | void pcibios_resource_to_bus(struct pci_dev *pdev, struct pci_bus_region *region, | |
763 | struct resource *res) | |
764 | { | |
765 | struct pci_pbm_info *pbm = pdev->bus->sysdata; | |
766 | struct resource zero_res, *root; | |
767 | ||
768 | zero_res.start = 0; | |
769 | zero_res.end = 0; | |
770 | zero_res.flags = res->flags; | |
771 | ||
772 | if (res->flags & IORESOURCE_IO) | |
773 | root = &pbm->io_space; | |
774 | else | |
775 | root = &pbm->mem_space; | |
776 | ||
0bae5f81 | 777 | pci_resource_adjust(&zero_res, root); |
1da177e4 LT |
778 | |
779 | region->start = res->start - zero_res.start; | |
780 | region->end = res->end - zero_res.start; | |
781 | } | |
5fdfd42e | 782 | EXPORT_SYMBOL(pcibios_resource_to_bus); |
1da177e4 LT |
783 | |
784 | void pcibios_bus_to_resource(struct pci_dev *pdev, struct resource *res, | |
785 | struct pci_bus_region *region) | |
786 | { | |
787 | struct pci_pbm_info *pbm = pdev->bus->sysdata; | |
788 | struct resource *root; | |
789 | ||
790 | res->start = region->start; | |
791 | res->end = region->end; | |
792 | ||
793 | if (res->flags & IORESOURCE_IO) | |
794 | root = &pbm->io_space; | |
795 | else | |
796 | root = &pbm->mem_space; | |
797 | ||
0bae5f81 | 798 | pci_resource_adjust(res, root); |
1da177e4 | 799 | } |
41290c14 | 800 | EXPORT_SYMBOL(pcibios_bus_to_resource); |
1da177e4 | 801 | |
f6b45da1 | 802 | char * __devinit pcibios_setup(char *str) |
1da177e4 | 803 | { |
1da177e4 LT |
804 | return str; |
805 | } | |
806 | ||
807 | /* Platform support for /proc/bus/pci/X/Y mmap()s. */ | |
808 | ||
809 | /* If the user uses a host-bridge as the PCI device, he may use | |
810 | * this to perform a raw mmap() of the I/O or MEM space behind | |
811 | * that controller. | |
812 | * | |
813 | * This can be useful for execution of x86 PCI bios initialization code | |
814 | * on a PCI card, like the xfree86 int10 stuff does. | |
815 | */ | |
816 | static int __pci_mmap_make_offset_bus(struct pci_dev *pdev, struct vm_area_struct *vma, | |
817 | enum pci_mmap_state mmap_state) | |
818 | { | |
a2fb23af | 819 | struct pci_pbm_info *pbm = pdev->dev.archdata.host_controller; |
1da177e4 LT |
820 | unsigned long space_size, user_offset, user_size; |
821 | ||
3875c5c0 DM |
822 | if (mmap_state == pci_mmap_io) { |
823 | space_size = (pbm->io_space.end - | |
824 | pbm->io_space.start) + 1; | |
1da177e4 | 825 | } else { |
3875c5c0 DM |
826 | space_size = (pbm->mem_space.end - |
827 | pbm->mem_space.start) + 1; | |
1da177e4 LT |
828 | } |
829 | ||
830 | /* Make sure the request is in range. */ | |
831 | user_offset = vma->vm_pgoff << PAGE_SHIFT; | |
832 | user_size = vma->vm_end - vma->vm_start; | |
833 | ||
834 | if (user_offset >= space_size || | |
835 | (user_offset + user_size) > space_size) | |
836 | return -EINVAL; | |
837 | ||
3875c5c0 DM |
838 | if (mmap_state == pci_mmap_io) { |
839 | vma->vm_pgoff = (pbm->io_space.start + | |
840 | user_offset) >> PAGE_SHIFT; | |
1da177e4 | 841 | } else { |
3875c5c0 DM |
842 | vma->vm_pgoff = (pbm->mem_space.start + |
843 | user_offset) >> PAGE_SHIFT; | |
1da177e4 LT |
844 | } |
845 | ||
846 | return 0; | |
847 | } | |
848 | ||
bbe0b5eb DM |
849 | /* Adjust vm_pgoff of VMA such that it is the physical page offset |
850 | * corresponding to the 32-bit pci bus offset for DEV requested by the user. | |
1da177e4 LT |
851 | * |
852 | * Basically, the user finds the base address for his device which he wishes | |
853 | * to mmap. They read the 32-bit value from the config space base register, | |
854 | * add whatever PAGE_SIZE multiple offset they wish, and feed this into the | |
855 | * offset parameter of mmap on /proc/bus/pci/XXX for that device. | |
856 | * | |
857 | * Returns negative error code on failure, zero on success. | |
858 | */ | |
bbe0b5eb DM |
859 | static int __pci_mmap_make_offset(struct pci_dev *pdev, |
860 | struct vm_area_struct *vma, | |
1da177e4 LT |
861 | enum pci_mmap_state mmap_state) |
862 | { | |
bbe0b5eb DM |
863 | unsigned long user_paddr, user_size; |
864 | int i, err; | |
1da177e4 | 865 | |
bbe0b5eb DM |
866 | /* First compute the physical address in vma->vm_pgoff, |
867 | * making sure the user offset is within range in the | |
868 | * appropriate PCI space. | |
869 | */ | |
870 | err = __pci_mmap_make_offset_bus(pdev, vma, mmap_state); | |
871 | if (err) | |
872 | return err; | |
873 | ||
874 | /* If this is a mapping on a host bridge, any address | |
875 | * is OK. | |
876 | */ | |
877 | if ((pdev->class >> 8) == PCI_CLASS_BRIDGE_HOST) | |
878 | return err; | |
879 | ||
880 | /* Otherwise make sure it's in the range for one of the | |
881 | * device's resources. | |
882 | */ | |
883 | user_paddr = vma->vm_pgoff << PAGE_SHIFT; | |
884 | user_size = vma->vm_end - vma->vm_start; | |
1da177e4 | 885 | |
1da177e4 | 886 | for (i = 0; i <= PCI_ROM_RESOURCE; i++) { |
bbe0b5eb | 887 | struct resource *rp = &pdev->resource[i]; |
5769907a | 888 | resource_size_t aligned_end; |
1da177e4 LT |
889 | |
890 | /* Active? */ | |
891 | if (!rp->flags) | |
892 | continue; | |
893 | ||
894 | /* Same type? */ | |
895 | if (i == PCI_ROM_RESOURCE) { | |
896 | if (mmap_state != pci_mmap_mem) | |
897 | continue; | |
898 | } else { | |
899 | if ((mmap_state == pci_mmap_io && | |
900 | (rp->flags & IORESOURCE_IO) == 0) || | |
901 | (mmap_state == pci_mmap_mem && | |
902 | (rp->flags & IORESOURCE_MEM) == 0)) | |
903 | continue; | |
904 | } | |
905 | ||
5769907a MD |
906 | /* Align the resource end to the next page address. |
907 | * PAGE_SIZE intentionally added instead of (PAGE_SIZE - 1), | |
908 | * because actually we need the address of the next byte | |
909 | * after rp->end. | |
910 | */ | |
911 | aligned_end = (rp->end + PAGE_SIZE) & PAGE_MASK; | |
912 | ||
bbe0b5eb | 913 | if ((rp->start <= user_paddr) && |
5769907a | 914 | (user_paddr + user_size) <= aligned_end) |
bbe0b5eb | 915 | break; |
1da177e4 LT |
916 | } |
917 | ||
bbe0b5eb | 918 | if (i > PCI_ROM_RESOURCE) |
1da177e4 LT |
919 | return -EINVAL; |
920 | ||
1da177e4 LT |
921 | return 0; |
922 | } | |
923 | ||
924 | /* Set vm_flags of VMA, as appropriate for this architecture, for a pci device | |
925 | * mapping. | |
926 | */ | |
927 | static void __pci_mmap_set_flags(struct pci_dev *dev, struct vm_area_struct *vma, | |
928 | enum pci_mmap_state mmap_state) | |
929 | { | |
930 | vma->vm_flags |= (VM_IO | VM_RESERVED); | |
931 | } | |
932 | ||
933 | /* Set vm_page_prot of VMA, as appropriate for this architecture, for a pci | |
934 | * device mapping. | |
935 | */ | |
936 | static void __pci_mmap_set_pgprot(struct pci_dev *dev, struct vm_area_struct *vma, | |
937 | enum pci_mmap_state mmap_state) | |
938 | { | |
a7a6cac2 | 939 | /* Our io_remap_pfn_range takes care of this, do nothing. */ |
1da177e4 LT |
940 | } |
941 | ||
942 | /* Perform the actual remap of the pages for a PCI device mapping, as appropriate | |
943 | * for this architecture. The region in the process to map is described by vm_start | |
944 | * and vm_end members of VMA, the base physical address is found in vm_pgoff. | |
945 | * The pci device structure is provided so that architectures may make mapping | |
946 | * decisions on a per-device or per-bus basis. | |
947 | * | |
948 | * Returns a negative error code on failure, zero on success. | |
949 | */ | |
950 | int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma, | |
951 | enum pci_mmap_state mmap_state, | |
952 | int write_combine) | |
953 | { | |
954 | int ret; | |
955 | ||
956 | ret = __pci_mmap_make_offset(dev, vma, mmap_state); | |
957 | if (ret < 0) | |
958 | return ret; | |
959 | ||
960 | __pci_mmap_set_flags(dev, vma, mmap_state); | |
961 | __pci_mmap_set_pgprot(dev, vma, mmap_state); | |
962 | ||
14778d90 | 963 | vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot); |
1da177e4 LT |
964 | ret = io_remap_pfn_range(vma, vma->vm_start, |
965 | vma->vm_pgoff, | |
966 | vma->vm_end - vma->vm_start, | |
967 | vma->vm_page_prot); | |
968 | if (ret) | |
969 | return ret; | |
970 | ||
1da177e4 LT |
971 | return 0; |
972 | } | |
973 | ||
c1b1a5f1 DM |
974 | #ifdef CONFIG_NUMA |
975 | int pcibus_to_node(struct pci_bus *pbus) | |
976 | { | |
977 | struct pci_pbm_info *pbm = pbus->sysdata; | |
978 | ||
979 | return pbm->numa_node; | |
980 | } | |
981 | EXPORT_SYMBOL(pcibus_to_node); | |
982 | #endif | |
983 | ||
d3ae4b5b | 984 | /* Return the domain number for this pci bus */ |
1da177e4 LT |
985 | |
986 | int pci_domain_nr(struct pci_bus *pbus) | |
987 | { | |
988 | struct pci_pbm_info *pbm = pbus->sysdata; | |
989 | int ret; | |
990 | ||
d3ae4b5b | 991 | if (!pbm) { |
1da177e4 LT |
992 | ret = -ENXIO; |
993 | } else { | |
6c108f12 | 994 | ret = pbm->index; |
1da177e4 LT |
995 | } |
996 | ||
997 | return ret; | |
998 | } | |
999 | EXPORT_SYMBOL(pci_domain_nr); | |
1000 | ||
35a17eb6 DM |
1001 | #ifdef CONFIG_PCI_MSI |
1002 | int arch_setup_msi_irq(struct pci_dev *pdev, struct msi_desc *desc) | |
1003 | { | |
a2fb23af | 1004 | struct pci_pbm_info *pbm = pdev->dev.archdata.host_controller; |
77d10d0e | 1005 | unsigned int virt_irq; |
35a17eb6 | 1006 | |
e9870c4c | 1007 | if (!pbm->setup_msi_irq) |
35a17eb6 DM |
1008 | return -EINVAL; |
1009 | ||
e9870c4c | 1010 | return pbm->setup_msi_irq(&virt_irq, pdev, desc); |
35a17eb6 DM |
1011 | } |
1012 | ||
1013 | void arch_teardown_msi_irq(unsigned int virt_irq) | |
1014 | { | |
abfd336c | 1015 | struct msi_desc *entry = get_irq_msi(virt_irq); |
35a17eb6 | 1016 | struct pci_dev *pdev = entry->dev; |
a2fb23af | 1017 | struct pci_pbm_info *pbm = pdev->dev.archdata.host_controller; |
35a17eb6 | 1018 | |
77d10d0e DM |
1019 | if (pbm->teardown_msi_irq) |
1020 | pbm->teardown_msi_irq(virt_irq, pdev); | |
35a17eb6 DM |
1021 | } |
1022 | #endif /* !(CONFIG_PCI_MSI) */ | |
1023 | ||
f6d0f9ea DM |
1024 | struct device_node *pci_device_to_OF_node(struct pci_dev *pdev) |
1025 | { | |
a2fb23af | 1026 | return pdev->dev.archdata.prom_node; |
f6d0f9ea DM |
1027 | } |
1028 | EXPORT_SYMBOL(pci_device_to_OF_node); | |
1029 | ||
ad7ad57c DM |
1030 | static void ali_sound_dma_hack(struct pci_dev *pdev, int set_bit) |
1031 | { | |
1032 | struct pci_dev *ali_isa_bridge; | |
1033 | u8 val; | |
1034 | ||
1035 | /* ALI sound chips generate 31-bits of DMA, a special register | |
1036 | * determines what bit 31 is emitted as. | |
1037 | */ | |
1038 | ali_isa_bridge = pci_get_device(PCI_VENDOR_ID_AL, | |
1039 | PCI_DEVICE_ID_AL_M1533, | |
1040 | NULL); | |
1041 | ||
1042 | pci_read_config_byte(ali_isa_bridge, 0x7e, &val); | |
1043 | if (set_bit) | |
1044 | val |= 0x01; | |
1045 | else | |
1046 | val &= ~0x01; | |
1047 | pci_write_config_byte(ali_isa_bridge, 0x7e, val); | |
1048 | pci_dev_put(ali_isa_bridge); | |
1049 | } | |
1050 | ||
ee664a92 | 1051 | int pci64_dma_supported(struct pci_dev *pdev, u64 device_mask) |
ad7ad57c DM |
1052 | { |
1053 | u64 dma_addr_mask; | |
1054 | ||
1055 | if (pdev == NULL) { | |
1056 | dma_addr_mask = 0xffffffff; | |
1057 | } else { | |
1058 | struct iommu *iommu = pdev->dev.archdata.iommu; | |
1059 | ||
1060 | dma_addr_mask = iommu->dma_addr_mask; | |
1061 | ||
1062 | if (pdev->vendor == PCI_VENDOR_ID_AL && | |
1063 | pdev->device == PCI_DEVICE_ID_AL_M5451 && | |
1064 | device_mask == 0x7fffffff) { | |
1065 | ali_sound_dma_hack(pdev, | |
1066 | (dma_addr_mask & 0x80000000) != 0); | |
1067 | return 1; | |
1068 | } | |
1069 | } | |
1070 | ||
1071 | if (device_mask >= (1UL << 32UL)) | |
1072 | return 0; | |
1073 | ||
1074 | return (device_mask & dma_addr_mask) == dma_addr_mask; | |
1075 | } | |
1076 | ||
bcea1db1 DM |
1077 | void pci_resource_to_user(const struct pci_dev *pdev, int bar, |
1078 | const struct resource *rp, resource_size_t *start, | |
1079 | resource_size_t *end) | |
1080 | { | |
1081 | struct pci_pbm_info *pbm = pdev->dev.archdata.host_controller; | |
1082 | unsigned long offset; | |
1083 | ||
1084 | if (rp->flags & IORESOURCE_IO) | |
1085 | offset = pbm->io_space.start; | |
1086 | else | |
1087 | offset = pbm->mem_space.start; | |
1088 | ||
1089 | *start = rp->start - offset; | |
1090 | *end = rp->end - offset; | |
1091 | } | |
4c0eec7a TH |
1092 | |
1093 | static int __init pcibios_init(void) | |
1094 | { | |
1095 | pci_dfl_cache_line_size = 64 >> 2; | |
1096 | return 0; | |
1097 | } | |
1098 | subsys_initcall(pcibios_init); | |
2ef2d747 DM |
1099 | |
1100 | #ifdef CONFIG_SYSFS | |
1101 | static void __devinit pci_bus_slot_names(struct device_node *node, | |
1102 | struct pci_bus *bus) | |
1103 | { | |
1104 | const struct pci_slot_names { | |
1105 | u32 slot_mask; | |
1106 | char names[0]; | |
1107 | } *prop; | |
1108 | const char *sp; | |
1109 | int len, i; | |
1110 | u32 mask; | |
1111 | ||
1112 | prop = of_get_property(node, "slot-names", &len); | |
1113 | if (!prop) | |
1114 | return; | |
1115 | ||
1116 | mask = prop->slot_mask; | |
1117 | sp = prop->names; | |
1118 | ||
1119 | if (ofpci_verbose) | |
1120 | printk("PCI: Making slots for [%s] mask[0x%02x]\n", | |
1121 | node->full_name, mask); | |
1122 | ||
1123 | i = 0; | |
1124 | while (mask) { | |
1125 | struct pci_slot *pci_slot; | |
1126 | u32 this_bit = 1 << i; | |
1127 | ||
1128 | if (!(mask & this_bit)) { | |
1129 | i++; | |
1130 | continue; | |
1131 | } | |
1132 | ||
1133 | if (ofpci_verbose) | |
1134 | printk("PCI: Making slot [%s]\n", sp); | |
1135 | ||
1136 | pci_slot = pci_create_slot(bus, i, sp, NULL); | |
1137 | if (IS_ERR(pci_slot)) | |
1138 | printk(KERN_ERR "PCI: pci_create_slot returned %ld\n", | |
1139 | PTR_ERR(pci_slot)); | |
1140 | ||
1141 | sp += strlen(sp) + 1; | |
1142 | mask &= ~this_bit; | |
1143 | i++; | |
1144 | } | |
1145 | } | |
1146 | ||
1147 | static int __init of_pci_slot_init(void) | |
1148 | { | |
1149 | struct pci_bus *pbus = NULL; | |
1150 | ||
1151 | while ((pbus = pci_find_next_bus(pbus)) != NULL) { | |
1152 | struct device_node *node; | |
1153 | ||
1154 | if (pbus->self) { | |
1155 | struct dev_archdata *sd = pbus->self->sysdata; | |
1156 | ||
1157 | /* PCI->PCI bridge */ | |
1158 | node = sd->prom_node; | |
1159 | } else { | |
1160 | struct pci_pbm_info *pbm = pbus->sysdata; | |
1161 | ||
1162 | /* Host PCI controller */ | |
1163 | node = pbm->op->node; | |
1164 | } | |
1165 | ||
1166 | pci_bus_slot_names(node, pbus); | |
1167 | } | |
1168 | ||
1169 | return 0; | |
1170 | } | |
1171 | ||
1172 | module_init(of_pci_slot_init); | |
1173 | #endif |