KVM: SVM: Report emulated SVM features to userspace
[deliverable/linux.git] / arch / x86 / include / asm / kvm_host.h
CommitLineData
a656c8ef 1/*
043405e1
CO
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This header defines architecture specific interfaces, x86 version
5 *
6 * This work is licensed under the terms of the GNU GPL, version 2. See
7 * the COPYING file in the top-level directory.
8 *
9 */
10
1965aae3
PA
11#ifndef _ASM_X86_KVM_HOST_H
12#define _ASM_X86_KVM_HOST_H
043405e1 13
34c16eec
ZX
14#include <linux/types.h>
15#include <linux/mm.h>
e930bffe 16#include <linux/mmu_notifier.h>
229456fc 17#include <linux/tracepoint.h>
34c16eec
ZX
18
19#include <linux/kvm.h>
20#include <linux/kvm_para.h>
edf88417 21#include <linux/kvm_types.h>
34c16eec 22
50d0a0f9 23#include <asm/pvclock-abi.h>
e01a1b57 24#include <asm/desc.h>
0bed3b56 25#include <asm/mtrr.h>
9962d032 26#include <asm/msr-index.h>
e01a1b57 27
0680fe52 28#define KVM_MAX_VCPUS 64
69a9f69b
AK
29#define KVM_MEMORY_SLOTS 32
30/* memory slots that does not exposed to userspace */
31#define KVM_PRIVATE_MEM_SLOTS 4
32
33#define KVM_PIO_PAGE_OFFSET 1
542472b5 34#define KVM_COALESCED_MMIO_PAGE_OFFSET 2
69a9f69b 35
cd6e8f87
ZX
36#define CR3_PAE_RESERVED_BITS ((X86_CR3_PWT | X86_CR3_PCD) - 1)
37#define CR3_NONPAE_RESERVED_BITS ((PAGE_SIZE-1) & ~(X86_CR3_PWT | X86_CR3_PCD))
7d76b4d3
JP
38#define CR3_L_MODE_RESERVED_BITS (CR3_NONPAE_RESERVED_BITS | \
39 0xFFFFFF0000000000ULL)
cd6e8f87 40
cd6e8f87
ZX
41#define INVALID_PAGE (~(hpa_t)0)
42#define UNMAPPED_GVA (~(gpa_t)0)
43
ec04b260 44/* KVM Hugepage definitions for x86 */
04326caa 45#define KVM_NR_PAGE_SIZES 3
ec04b260
JR
46#define KVM_HPAGE_SHIFT(x) (PAGE_SHIFT + (((x) - 1) * 9))
47#define KVM_HPAGE_SIZE(x) (1UL << KVM_HPAGE_SHIFT(x))
48#define KVM_HPAGE_MASK(x) (~(KVM_HPAGE_SIZE(x) - 1))
49#define KVM_PAGES_PER_HPAGE(x) (KVM_HPAGE_SIZE(x) / PAGE_SIZE)
05da4558 50
cd6e8f87 51#define DE_VECTOR 0
19bd8afd 52#define DB_VECTOR 1
77ab6db0
JK
53#define BP_VECTOR 3
54#define OF_VECTOR 4
55#define BR_VECTOR 5
cd6e8f87
ZX
56#define UD_VECTOR 6
57#define NM_VECTOR 7
58#define DF_VECTOR 8
59#define TS_VECTOR 10
60#define NP_VECTOR 11
61#define SS_VECTOR 12
62#define GP_VECTOR 13
63#define PF_VECTOR 14
77ab6db0 64#define MF_VECTOR 16
53371b50 65#define MC_VECTOR 18
cd6e8f87
ZX
66
67#define SELECTOR_TI_MASK (1 << 2)
68#define SELECTOR_RPL_MASK 0x03
69
70#define IOPL_SHIFT 12
71
d69fb81f
ZX
72#define KVM_ALIAS_SLOTS 4
73
d657a98e
ZX
74#define KVM_PERMILLE_MMU_PAGES 20
75#define KVM_MIN_ALLOC_MMU_PAGES 64
1ae0a13d
DE
76#define KVM_MMU_HASH_SHIFT 10
77#define KVM_NUM_MMU_PAGES (1 << KVM_MMU_HASH_SHIFT)
d657a98e
ZX
78#define KVM_MIN_FREE_MMU_PAGES 5
79#define KVM_REFILL_PAGES 25
80#define KVM_MAX_CPUID_ENTRIES 40
0bed3b56 81#define KVM_NR_FIXED_MTRR_REGION 88
9ba075a6 82#define KVM_NR_VAR_MTRR 8
d657a98e 83
e9b11c17
ZX
84extern spinlock_t kvm_lock;
85extern struct list_head vm_list;
86
d657a98e
ZX
87struct kvm_vcpu;
88struct kvm;
89
5fdbf976 90enum kvm_reg {
2b3ccfa0
ZX
91 VCPU_REGS_RAX = 0,
92 VCPU_REGS_RCX = 1,
93 VCPU_REGS_RDX = 2,
94 VCPU_REGS_RBX = 3,
95 VCPU_REGS_RSP = 4,
96 VCPU_REGS_RBP = 5,
97 VCPU_REGS_RSI = 6,
98 VCPU_REGS_RDI = 7,
99#ifdef CONFIG_X86_64
100 VCPU_REGS_R8 = 8,
101 VCPU_REGS_R9 = 9,
102 VCPU_REGS_R10 = 10,
103 VCPU_REGS_R11 = 11,
104 VCPU_REGS_R12 = 12,
105 VCPU_REGS_R13 = 13,
106 VCPU_REGS_R14 = 14,
107 VCPU_REGS_R15 = 15,
108#endif
5fdbf976 109 VCPU_REGS_RIP,
2b3ccfa0
ZX
110 NR_VCPU_REGS
111};
112
6de4f3ad
AK
113enum kvm_reg_ex {
114 VCPU_EXREG_PDPTR = NR_VCPU_REGS,
115};
116
2b3ccfa0 117enum {
81609e3e 118 VCPU_SREG_ES,
2b3ccfa0 119 VCPU_SREG_CS,
81609e3e 120 VCPU_SREG_SS,
2b3ccfa0 121 VCPU_SREG_DS,
2b3ccfa0
ZX
122 VCPU_SREG_FS,
123 VCPU_SREG_GS,
2b3ccfa0
ZX
124 VCPU_SREG_TR,
125 VCPU_SREG_LDTR,
126};
127
56e82318 128#include <asm/kvm_emulate.h>
2b3ccfa0 129
d657a98e
ZX
130#define KVM_NR_MEM_OBJS 40
131
42dbaa5a
JK
132#define KVM_NR_DB_REGS 4
133
134#define DR6_BD (1 << 13)
135#define DR6_BS (1 << 14)
136#define DR6_FIXED_1 0xffff0ff0
137#define DR6_VOLATILE 0x0000e00f
138
139#define DR7_BP_EN_MASK 0x000000ff
140#define DR7_GE (1 << 9)
141#define DR7_GD (1 << 13)
142#define DR7_FIXED_1 0x00000400
143#define DR7_VOLATILE 0xffff23ff
144
d657a98e
ZX
145/*
146 * We don't want allocation failures within the mmu code, so we preallocate
147 * enough memory for a single page fault in a cache.
148 */
149struct kvm_mmu_memory_cache {
150 int nobjs;
151 void *objects[KVM_NR_MEM_OBJS];
152};
153
154#define NR_PTE_CHAIN_ENTRIES 5
155
156struct kvm_pte_chain {
157 u64 *parent_ptes[NR_PTE_CHAIN_ENTRIES];
158 struct hlist_node link;
159};
160
161/*
162 * kvm_mmu_page_role, below, is defined as:
163 *
164 * bits 0:3 - total guest paging levels (2-4, or zero for real mode)
165 * bits 4:7 - page table level for this shadow (1-4)
166 * bits 8:9 - page table quadrant for 2-level guests
f6e2c02b
AK
167 * bit 16 - direct mapping of virtual to physical mapping at gfn
168 * used for real mode and two-dimensional paging
d657a98e
ZX
169 * bits 17:19 - common access permissions for all ptes in this shadow page
170 */
171union kvm_mmu_page_role {
172 unsigned word;
173 struct {
7d76b4d3 174 unsigned level:4;
5b7e0102 175 unsigned cr4_pae:1;
7d76b4d3
JP
176 unsigned quadrant:2;
177 unsigned pad_for_nice_hex_output:6;
f6e2c02b 178 unsigned direct:1;
7d76b4d3 179 unsigned access:3;
2e53d63a 180 unsigned invalid:1;
9645bb56 181 unsigned nxe:1;
d657a98e
ZX
182 };
183};
184
185struct kvm_mmu_page {
186 struct list_head link;
187 struct hlist_node hash_link;
188
189 /*
190 * The following two entries are used to key the shadow page in the
191 * hash table.
192 */
193 gfn_t gfn;
194 union kvm_mmu_page_role role;
195
196 u64 *spt;
197 /* hold the gfn of each spte inside spt */
198 gfn_t *gfns;
291f26bc
SY
199 /*
200 * One bit set per slot which has memory
201 * in this shadow page.
202 */
203 DECLARE_BITMAP(slot_bitmap, KVM_MEMORY_SLOTS + KVM_PRIVATE_MEM_SLOTS);
0571d366 204 bool multimapped; /* More than one parent_pte? */
4731d4c7 205 bool unsync;
0571d366 206 int root_count; /* Currently serving as active root */
60c8aec6 207 unsigned int unsync_children;
d657a98e
ZX
208 union {
209 u64 *parent_pte; /* !multimapped */
210 struct hlist_head parent_ptes; /* multimapped, kvm_pte_chain */
211 };
0074ff63 212 DECLARE_BITMAP(unsync_child_bitmap, 512);
d657a98e
ZX
213};
214
6ad18fba
DH
215struct kvm_pv_mmu_op_buffer {
216 void *ptr;
217 unsigned len;
218 unsigned processed;
219 char buf[512] __aligned(sizeof(long));
220};
221
1c08364c
AK
222struct kvm_pio_request {
223 unsigned long count;
1c08364c
AK
224 int in;
225 int port;
226 int size;
1c08364c
AK
227};
228
d657a98e
ZX
229/*
230 * x86 supports 3 paging modes (4-level 64-bit, 3-level 64-bit, and 2-level
231 * 32-bit). The kvm_mmu structure abstracts the details of the current mmu
232 * mode.
233 */
234struct kvm_mmu {
235 void (*new_cr3)(struct kvm_vcpu *vcpu);
236 int (*page_fault)(struct kvm_vcpu *vcpu, gva_t gva, u32 err);
237 void (*free)(struct kvm_vcpu *vcpu);
1871c602
GN
238 gpa_t (*gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t gva, u32 access,
239 u32 *error);
d657a98e
ZX
240 void (*prefetch_page)(struct kvm_vcpu *vcpu,
241 struct kvm_mmu_page *page);
e8bc217a
MT
242 int (*sync_page)(struct kvm_vcpu *vcpu,
243 struct kvm_mmu_page *sp);
a7052897 244 void (*invlpg)(struct kvm_vcpu *vcpu, gva_t gva);
d657a98e
ZX
245 hpa_t root_hpa;
246 int root_level;
247 int shadow_root_level;
a770f6f2 248 union kvm_mmu_page_role base_role;
d657a98e
ZX
249
250 u64 *pae_root;
82725b20 251 u64 rsvd_bits_mask[2][4];
d657a98e
ZX
252};
253
ad312c7c 254struct kvm_vcpu_arch {
34c16eec 255 u64 host_tsc;
5fdbf976
MT
256 /*
257 * rip and regs accesses must go through
258 * kvm_{register,rip}_{read,write} functions.
259 */
260 unsigned long regs[NR_VCPU_REGS];
261 u32 regs_avail;
262 u32 regs_dirty;
34c16eec
ZX
263
264 unsigned long cr0;
e8467fda 265 unsigned long cr0_guest_owned_bits;
34c16eec
ZX
266 unsigned long cr2;
267 unsigned long cr3;
268 unsigned long cr4;
fc78f519 269 unsigned long cr4_guest_owned_bits;
34c16eec 270 unsigned long cr8;
1371d904 271 u32 hflags;
34c16eec 272 u64 pdptrs[4]; /* pae */
f6801dff 273 u64 efer;
34c16eec
ZX
274 u64 apic_base;
275 struct kvm_lapic *apic; /* kernel irqchip context */
e1035715 276 int32_t apic_arb_prio;
34c16eec
ZX
277 int mp_state;
278 int sipi_vector;
279 u64 ia32_misc_enable_msr;
b209749f 280 bool tpr_access_reporting;
34c16eec
ZX
281
282 struct kvm_mmu mmu;
6ad18fba
DH
283 /* only needed in kvm_pv_mmu_op() path, but it's hot so
284 * put it here to avoid allocation */
285 struct kvm_pv_mmu_op_buffer mmu_op_buffer;
34c16eec
ZX
286
287 struct kvm_mmu_memory_cache mmu_pte_chain_cache;
288 struct kvm_mmu_memory_cache mmu_rmap_desc_cache;
289 struct kvm_mmu_memory_cache mmu_page_cache;
290 struct kvm_mmu_memory_cache mmu_page_header_cache;
291
292 gfn_t last_pt_write_gfn;
293 int last_pt_write_count;
294 u64 *last_pte_updated;
1b7fcd32 295 gfn_t last_pte_gfn;
34c16eec 296
d7824fff 297 struct {
35149e21
AL
298 gfn_t gfn; /* presumed gfn during guest pte update */
299 pfn_t pfn; /* pfn corresponding to that gfn */
e930bffe 300 unsigned long mmu_seq;
d7824fff
AK
301 } update_pte;
302
34c16eec
ZX
303 struct i387_fxsave_struct host_fx_image;
304 struct i387_fxsave_struct guest_fx_image;
305
306 gva_t mmio_fault_cr2;
307 struct kvm_pio_request pio;
308 void *pio_data;
309
66fd3f7f
GN
310 u8 event_exit_inst_len;
311
298101da
AK
312 struct kvm_queued_exception {
313 bool pending;
314 bool has_error_code;
315 u8 nr;
316 u32 error_code;
317 } exception;
318
937a7eae
AK
319 struct kvm_queued_interrupt {
320 bool pending;
66fd3f7f 321 bool soft;
937a7eae
AK
322 u8 nr;
323 } interrupt;
324
34c16eec
ZX
325 int halt_request; /* real mode on Intel only */
326
327 int cpuid_nent;
07716717 328 struct kvm_cpuid_entry2 cpuid_entries[KVM_MAX_CPUID_ENTRIES];
34c16eec
ZX
329 /* emulate context */
330
331 struct x86_emulate_ctxt emulate_ctxt;
18068523
GOC
332
333 gpa_t time;
50d0a0f9
GH
334 struct pvclock_vcpu_time_info hv_clock;
335 unsigned int hv_clock_tsc_khz;
18068523
GOC
336 unsigned int time_offset;
337 struct page *time_page;
3419ffc8
SY
338
339 bool nmi_pending;
668f612f 340 bool nmi_injected;
9ba075a6 341
0bed3b56
SY
342 struct mtrr_state_type mtrr_state;
343 u32 pat;
42dbaa5a
JK
344
345 int switch_db_regs;
42dbaa5a
JK
346 unsigned long db[KVM_NR_DB_REGS];
347 unsigned long dr6;
348 unsigned long dr7;
349 unsigned long eff_db[KVM_NR_DB_REGS];
890ca9ae
HY
350
351 u64 mcg_cap;
352 u64 mcg_status;
353 u64 mcg_ctl;
354 u64 *mce_banks;
94fe45da
JK
355
356 /* used for guest single stepping over the given code position */
94fe45da 357 unsigned long singlestep_rip;
f92653ee 358
10388a07
GN
359 /* fields used by HYPER-V emulation */
360 u64 hv_vapic;
34c16eec
ZX
361};
362
d69fb81f
ZX
363struct kvm_mem_alias {
364 gfn_t base_gfn;
365 unsigned long npages;
366 gfn_t target_gfn;
a983fb23
MT
367#define KVM_ALIAS_INVALID 1UL
368 unsigned long flags;
d69fb81f
ZX
369};
370
a983fb23
MT
371#define KVM_ARCH_HAS_UNALIAS_INSTANTIATION
372
fef9cce0 373struct kvm_mem_aliases {
d69fb81f 374 struct kvm_mem_alias aliases[KVM_ALIAS_SLOTS];
fef9cce0
MT
375 int naliases;
376};
377
378struct kvm_arch {
379 struct kvm_mem_aliases *aliases;
f05e70ac
ZX
380
381 unsigned int n_free_mmu_pages;
382 unsigned int n_requested_mmu_pages;
383 unsigned int n_alloc_mmu_pages;
08e850c6 384 atomic_t invlpg_counter;
f05e70ac
ZX
385 struct hlist_head mmu_page_hash[KVM_NUM_MMU_PAGES];
386 /*
387 * Hash table of struct kvm_mmu_page.
388 */
389 struct list_head active_mmu_pages;
4d5c5d0f 390 struct list_head assigned_dev_head;
19de40a8 391 struct iommu_domain *iommu_domain;
522c68c4 392 int iommu_flags;
d7deeeb0
ZX
393 struct kvm_pic *vpic;
394 struct kvm_ioapic *vioapic;
7837699f 395 struct kvm_pit *vpit;
cc6e462c 396 int vapics_in_nmi_mode;
bfc6d222 397
bfc6d222
ZX
398 unsigned int tss_addr;
399 struct page *apic_access_page;
18068523
GOC
400
401 gpa_t wall_clock;
b7ebfb05
SY
402
403 struct page *ept_identity_pagetable;
404 bool ept_identity_pagetable_done;
b927a3ce 405 gpa_t ept_identity_map_addr;
5550af4d
SY
406
407 unsigned long irq_sources_bitmap;
53f658b3 408 u64 vm_init_tsc;
afbcf7ab 409 s64 kvmclock_offset;
ffde22ac
ES
410
411 struct kvm_xen_hvm_config xen_hvm_config;
55cd8e5a
GN
412
413 /* fields used by HYPER-V emulation */
414 u64 hv_guest_os_id;
415 u64 hv_hypercall;
d69fb81f
ZX
416};
417
0711456c
ZX
418struct kvm_vm_stat {
419 u32 mmu_shadow_zapped;
420 u32 mmu_pte_write;
421 u32 mmu_pte_updated;
422 u32 mmu_pde_zapped;
423 u32 mmu_flooded;
424 u32 mmu_recycled;
dfc5aa00 425 u32 mmu_cache_miss;
4731d4c7 426 u32 mmu_unsync;
0711456c 427 u32 remote_tlb_flush;
05da4558 428 u32 lpages;
0711456c
ZX
429};
430
77b4c255
ZX
431struct kvm_vcpu_stat {
432 u32 pf_fixed;
433 u32 pf_guest;
434 u32 tlb_flush;
435 u32 invlpg;
436
437 u32 exits;
438 u32 io_exits;
439 u32 mmio_exits;
440 u32 signal_exits;
441 u32 irq_window_exits;
f08864b4 442 u32 nmi_window_exits;
77b4c255
ZX
443 u32 halt_exits;
444 u32 halt_wakeup;
445 u32 request_irq_exits;
446 u32 irq_exits;
447 u32 host_state_reload;
448 u32 efer_reload;
449 u32 fpu_reload;
450 u32 insn_emulation;
451 u32 insn_emulation_fail;
f11c3a8d 452 u32 hypercalls;
fa89a817 453 u32 irq_injections;
c4abb7c9 454 u32 nmi_injections;
77b4c255 455};
ad312c7c 456
ea4a5ff8
ZX
457struct kvm_x86_ops {
458 int (*cpu_has_kvm_support)(void); /* __init */
459 int (*disabled_by_bios)(void); /* __init */
10474ae8 460 int (*hardware_enable)(void *dummy);
ea4a5ff8
ZX
461 void (*hardware_disable)(void *dummy);
462 void (*check_processor_compatibility)(void *rtn);
463 int (*hardware_setup)(void); /* __init */
464 void (*hardware_unsetup)(void); /* __exit */
774ead3a 465 bool (*cpu_has_accelerated_tpr)(void);
0e851880 466 void (*cpuid_update)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
467
468 /* Create, but do not attach this VCPU */
469 struct kvm_vcpu *(*vcpu_create)(struct kvm *kvm, unsigned id);
470 void (*vcpu_free)(struct kvm_vcpu *vcpu);
471 int (*vcpu_reset)(struct kvm_vcpu *vcpu);
472
473 void (*prepare_guest_switch)(struct kvm_vcpu *vcpu);
474 void (*vcpu_load)(struct kvm_vcpu *vcpu, int cpu);
475 void (*vcpu_put)(struct kvm_vcpu *vcpu);
ea4a5ff8 476
355be0b9
JK
477 void (*set_guest_debug)(struct kvm_vcpu *vcpu,
478 struct kvm_guest_debug *dbg);
ea4a5ff8
ZX
479 int (*get_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata);
480 int (*set_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
481 u64 (*get_segment_base)(struct kvm_vcpu *vcpu, int seg);
482 void (*get_segment)(struct kvm_vcpu *vcpu,
483 struct kvm_segment *var, int seg);
2e4d2653 484 int (*get_cpl)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
485 void (*set_segment)(struct kvm_vcpu *vcpu,
486 struct kvm_segment *var, int seg);
487 void (*get_cs_db_l_bits)(struct kvm_vcpu *vcpu, int *db, int *l);
e8467fda 488 void (*decache_cr0_guest_bits)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
489 void (*decache_cr4_guest_bits)(struct kvm_vcpu *vcpu);
490 void (*set_cr0)(struct kvm_vcpu *vcpu, unsigned long cr0);
491 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
492 void (*set_cr4)(struct kvm_vcpu *vcpu, unsigned long cr4);
493 void (*set_efer)(struct kvm_vcpu *vcpu, u64 efer);
89a27f4d
GN
494 void (*get_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
495 void (*set_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
496 void (*get_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
497 void (*set_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
020df079 498 void (*set_dr7)(struct kvm_vcpu *vcpu, unsigned long value);
5fdbf976 499 void (*cache_reg)(struct kvm_vcpu *vcpu, enum kvm_reg reg);
ea4a5ff8
ZX
500 unsigned long (*get_rflags)(struct kvm_vcpu *vcpu);
501 void (*set_rflags)(struct kvm_vcpu *vcpu, unsigned long rflags);
6b52d186 502 void (*fpu_activate)(struct kvm_vcpu *vcpu);
02daab21 503 void (*fpu_deactivate)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
504
505 void (*tlb_flush)(struct kvm_vcpu *vcpu);
ea4a5ff8 506
851ba692
AK
507 void (*run)(struct kvm_vcpu *vcpu);
508 int (*handle_exit)(struct kvm_vcpu *vcpu);
ea4a5ff8 509 void (*skip_emulated_instruction)(struct kvm_vcpu *vcpu);
2809f5d2
GC
510 void (*set_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
511 u32 (*get_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
ea4a5ff8
ZX
512 void (*patch_hypercall)(struct kvm_vcpu *vcpu,
513 unsigned char *hypercall_addr);
66fd3f7f 514 void (*set_irq)(struct kvm_vcpu *vcpu);
95ba8273 515 void (*set_nmi)(struct kvm_vcpu *vcpu);
298101da
AK
516 void (*queue_exception)(struct kvm_vcpu *vcpu, unsigned nr,
517 bool has_error_code, u32 error_code);
78646121 518 int (*interrupt_allowed)(struct kvm_vcpu *vcpu);
95ba8273 519 int (*nmi_allowed)(struct kvm_vcpu *vcpu);
3cfc3092
JK
520 bool (*get_nmi_mask)(struct kvm_vcpu *vcpu);
521 void (*set_nmi_mask)(struct kvm_vcpu *vcpu, bool masked);
95ba8273
GN
522 void (*enable_nmi_window)(struct kvm_vcpu *vcpu);
523 void (*enable_irq_window)(struct kvm_vcpu *vcpu);
524 void (*update_cr8_intercept)(struct kvm_vcpu *vcpu, int tpr, int irr);
ea4a5ff8 525 int (*set_tss_addr)(struct kvm *kvm, unsigned int addr);
67253af5 526 int (*get_tdp_level)(void);
4b12f0de 527 u64 (*get_mt_mask)(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio);
17cc3935 528 int (*get_lpage_level)(void);
4e47c7a6 529 bool (*rdtscp_supported)(void);
344f414f 530
d4330ef2
JR
531 void (*set_supported_cpuid)(u32 func, struct kvm_cpuid_entry2 *entry);
532
229456fc 533 const struct trace_print_flags *exit_reasons_str;
ea4a5ff8
ZX
534};
535
97896d04
ZX
536extern struct kvm_x86_ops *kvm_x86_ops;
537
54f1585a
ZX
538int kvm_mmu_module_init(void);
539void kvm_mmu_module_exit(void);
540
541void kvm_mmu_destroy(struct kvm_vcpu *vcpu);
542int kvm_mmu_create(struct kvm_vcpu *vcpu);
543int kvm_mmu_setup(struct kvm_vcpu *vcpu);
544void kvm_mmu_set_nonpresent_ptes(u64 trap_pte, u64 notrap_pte);
7b52345e
SY
545void kvm_mmu_set_base_ptes(u64 base_pte);
546void kvm_mmu_set_mask_ptes(u64 user_mask, u64 accessed_mask,
4b12f0de 547 u64 dirty_mask, u64 nx_mask, u64 x_mask);
54f1585a
ZX
548
549int kvm_mmu_reset_context(struct kvm_vcpu *vcpu);
550void kvm_mmu_slot_remove_write_access(struct kvm *kvm, int slot);
551void kvm_mmu_zap_all(struct kvm *kvm);
3ad82a7e 552unsigned int kvm_mmu_calculate_mmu_pages(struct kvm *kvm);
54f1585a
ZX
553void kvm_mmu_change_mmu_pages(struct kvm *kvm, unsigned int kvm_nr_mmu_pages);
554
cc4b6871
JR
555int load_pdptrs(struct kvm_vcpu *vcpu, unsigned long cr3);
556
3200f405 557int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
9f811285 558 const void *val, int bytes);
2f333bcb
MT
559int kvm_pv_mmu_op(struct kvm_vcpu *vcpu, unsigned long bytes,
560 gpa_t addr, unsigned long *ret);
4b12f0de 561u8 kvm_get_guest_memory_type(struct kvm_vcpu *vcpu, gfn_t gfn);
2f333bcb
MT
562
563extern bool tdp_enabled;
9f811285 564
54f1585a
ZX
565enum emulation_result {
566 EMULATE_DONE, /* no further processing */
567 EMULATE_DO_MMIO, /* kvm_run filled with mmio request */
568 EMULATE_FAIL, /* can't emulate this instruction */
569};
570
571008da
SY
571#define EMULTYPE_NO_DECODE (1 << 0)
572#define EMULTYPE_TRAP_UD (1 << 1)
ba8afb6b 573#define EMULTYPE_SKIP (1 << 2)
851ba692 574int emulate_instruction(struct kvm_vcpu *vcpu,
571008da 575 unsigned long cr2, u16 error_code, int emulation_type);
54f1585a
ZX
576void kvm_report_emulation_failure(struct kvm_vcpu *cvpu, const char *context);
577void realmode_lgdt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
578void realmode_lidt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
54f1585a 579
f2b4b7dd 580void kvm_enable_efer_bits(u64);
54f1585a
ZX
581int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *data);
582int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
583
584struct x86_emulate_ctxt;
585
cf8f70bf 586int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port);
54f1585a
ZX
587void kvm_emulate_cpuid(struct kvm_vcpu *vcpu);
588int kvm_emulate_halt(struct kvm_vcpu *vcpu);
589int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address);
590int emulate_clts(struct kvm_vcpu *vcpu);
591int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr,
592 unsigned long *dest);
593int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr,
594 unsigned long value);
595
3e6e0aab 596void kvm_get_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg);
c697518a 597int kvm_load_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector, int seg);
3e6e0aab 598
e269fb21
JK
599int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason,
600 bool has_error_code, u32 error_code);
37817f29 601
2d3ad1f4 602void kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0);
9c20456a
JR
603void kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3);
604void kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
605void kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8);
020df079
GN
606int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val);
607int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val);
2d3ad1f4
AK
608unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu);
609void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw);
54f1585a
ZX
610void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l);
611
612int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata);
613int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data);
614
91586a3b
JK
615unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu);
616void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags);
617
298101da
AK
618void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr);
619void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
c3c91fee
AK
620void kvm_inject_page_fault(struct kvm_vcpu *vcpu, unsigned long cr2,
621 u32 error_code);
0a79b009 622bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl);
298101da 623
4925663a 624int kvm_pic_set_irq(void *opaque, int irq, int level);
3de42dc0 625
3419ffc8
SY
626void kvm_inject_nmi(struct kvm_vcpu *vcpu);
627
54f1585a
ZX
628void fx_init(struct kvm_vcpu *vcpu);
629
54f1585a
ZX
630int emulator_write_emulated(unsigned long addr,
631 const void *val,
632 unsigned int bytes,
633 struct kvm_vcpu *vcpu);
634
d835dfec 635void kvm_mmu_flush_tlb(struct kvm_vcpu *vcpu);
54f1585a 636void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
ad218f85
MT
637 const u8 *new, int bytes,
638 bool guest_initiated);
54f1585a
ZX
639int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva);
640void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu);
641int kvm_mmu_load(struct kvm_vcpu *vcpu);
642void kvm_mmu_unload(struct kvm_vcpu *vcpu);
0ba73cda 643void kvm_mmu_sync_roots(struct kvm_vcpu *vcpu);
1871c602
GN
644gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
645gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
646gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
647gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
54f1585a
ZX
648
649int kvm_emulate_hypercall(struct kvm_vcpu *vcpu);
650
651int kvm_fix_hypercall(struct kvm_vcpu *vcpu);
652
3067714c 653int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t gva, u32 error_code);
a7052897 654void kvm_mmu_invlpg(struct kvm_vcpu *vcpu, gva_t gva);
34c16eec 655
18552672 656void kvm_enable_tdp(void);
5f4cb662 657void kvm_disable_tdp(void);
18552672 658
de7d789a 659int complete_pio(struct kvm_vcpu *vcpu);
f850e2e6 660bool kvm_check_iopl(struct kvm_vcpu *vcpu);
ec6d273d 661
2843099f
IE
662struct kvm_memory_slot *gfn_to_memslot_unaliased(struct kvm *kvm, gfn_t gfn);
663
ec6d273d
ZX
664static inline struct kvm_mmu_page *page_header(hpa_t shadow_page)
665{
666 struct page *page = pfn_to_page(shadow_page >> PAGE_SHIFT);
667
668 return (struct kvm_mmu_page *)page_private(page);
669}
670
d6e88aec 671static inline u16 kvm_read_fs(void)
ec6d273d
ZX
672{
673 u16 seg;
674 asm("mov %%fs, %0" : "=g"(seg));
675 return seg;
676}
677
d6e88aec 678static inline u16 kvm_read_gs(void)
ec6d273d
ZX
679{
680 u16 seg;
681 asm("mov %%gs, %0" : "=g"(seg));
682 return seg;
683}
684
d6e88aec 685static inline u16 kvm_read_ldt(void)
ec6d273d
ZX
686{
687 u16 ldt;
688 asm("sldt %0" : "=g"(ldt));
689 return ldt;
690}
691
d6e88aec 692static inline void kvm_load_fs(u16 sel)
ec6d273d
ZX
693{
694 asm("mov %0, %%fs" : : "rm"(sel));
695}
696
d6e88aec 697static inline void kvm_load_gs(u16 sel)
ec6d273d
ZX
698{
699 asm("mov %0, %%gs" : : "rm"(sel));
700}
701
d6e88aec 702static inline void kvm_load_ldt(u16 sel)
ec6d273d
ZX
703{
704 asm("lldt %0" : : "rm"(sel));
705}
ec6d273d 706
ec6d273d
ZX
707#ifdef CONFIG_X86_64
708static inline unsigned long read_msr(unsigned long msr)
709{
710 u64 value;
711
712 rdmsrl(msr, value);
713 return value;
714}
715#endif
716
d6e88aec 717static inline void kvm_fx_save(struct i387_fxsave_struct *image)
ec6d273d
ZX
718{
719 asm("fxsave (%0)":: "r" (image));
720}
721
d6e88aec 722static inline void kvm_fx_restore(struct i387_fxsave_struct *image)
ec6d273d
ZX
723{
724 asm("fxrstor (%0)":: "r" (image));
725}
726
d6e88aec 727static inline void kvm_fx_finit(void)
ec6d273d
ZX
728{
729 asm("finit");
730}
731
732static inline u32 get_rdx_init_val(void)
733{
734 return 0x600; /* P6 family */
735}
736
c1a5d4f9
AK
737static inline void kvm_inject_gp(struct kvm_vcpu *vcpu, u32 error_code)
738{
739 kvm_queue_exception_e(vcpu, GP_VECTOR, error_code);
740}
741
ec6d273d
ZX
742#define TSS_IOPB_BASE_OFFSET 0x66
743#define TSS_BASE_SIZE 0x68
744#define TSS_IOPB_SIZE (65536 / 8)
745#define TSS_REDIRECTION_SIZE (256 / 8)
7d76b4d3
JP
746#define RMODE_TSS_SIZE \
747 (TSS_BASE_SIZE + TSS_REDIRECTION_SIZE + TSS_IOPB_SIZE + 1)
53e0aa7b 748
37817f29
IE
749enum {
750 TASK_SWITCH_CALL = 0,
751 TASK_SWITCH_IRET = 1,
752 TASK_SWITCH_JMP = 2,
753 TASK_SWITCH_GATE = 3,
754};
755
1371d904 756#define HF_GIF_MASK (1 << 0)
3d6368ef
AG
757#define HF_HIF_MASK (1 << 1)
758#define HF_VINTR_MASK (1 << 2)
95ba8273 759#define HF_NMI_MASK (1 << 3)
44c11430 760#define HF_IRET_MASK (1 << 4)
1371d904 761
4ecac3fd
AK
762/*
763 * Hardware virtualization extension instructions may fault if a
764 * reboot turns off virtualization while processes are running.
765 * Trap the fault and ignore the instruction if that happens.
766 */
767asmlinkage void kvm_handle_fault_on_reboot(void);
768
769#define __kvm_handle_fault_on_reboot(insn) \
770 "666: " insn "\n\t" \
18b13e54 771 ".pushsection .fixup, \"ax\" \n" \
4ecac3fd 772 "667: \n\t" \
8ceed347 773 __ASM_SIZE(push) " $666b \n\t" \
4ecac3fd
AK
774 "jmp kvm_handle_fault_on_reboot \n\t" \
775 ".popsection \n\t" \
776 ".pushsection __ex_table, \"a\" \n\t" \
8ceed347 777 _ASM_PTR " 666b, 667b \n\t" \
4ecac3fd
AK
778 ".popsection"
779
e930bffe
AA
780#define KVM_ARCH_WANT_MMU_NOTIFIER
781int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
782int kvm_age_hva(struct kvm *kvm, unsigned long hva);
3da0dd43 783void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
82725b20 784int cpuid_maxphyaddr(struct kvm_vcpu *vcpu);
a1b37100
GN
785int kvm_cpu_has_interrupt(struct kvm_vcpu *vcpu);
786int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu);
0b71785d 787int kvm_cpu_get_interrupt(struct kvm_vcpu *v);
e930bffe 788
18863bdd 789void kvm_define_shared_msr(unsigned index, u32 msr);
d5696725 790void kvm_set_shared_msr(unsigned index, u64 val, u64 mask);
18863bdd 791
f92653ee
JK
792bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip);
793
1965aae3 794#endif /* _ASM_X86_KVM_HOST_H */
This page took 0.917361 seconds and 5 git commands to generate.