Merge branches 'tracing/kmemtrace2' and 'tracing/ftrace' into tracing/urgent
[deliverable/linux.git] / arch / x86 / include / asm / mpspec.h
CommitLineData
1965aae3
PA
1#ifndef _ASM_X86_MPSPEC_H
2#define _ASM_X86_MPSPEC_H
c2805aa1 3
86c9835b
IM
4#include <linux/init.h>
5
c2805aa1
TG
6#include <asm/mpspec_def.h>
7
11494547 8extern int apic_version[MAX_APICS];
a1ae299d 9extern int pic_mode;
11494547 10
96a388de 11#ifdef CONFIG_X86_32
c2805aa1
TG
12#include <mach_mpspec.h>
13
c2805aa1 14extern unsigned int def_to_bigsmp;
ae9d983b 15extern u8 apicid_2_node[];
c2805aa1 16
d49c4288
YL
17#ifdef CONFIG_X86_NUMAQ
18extern int mp_bus_id_to_node[MAX_MP_BUSSES];
19extern int mp_bus_id_to_local[MAX_MP_BUSSES];
20extern int quad_local_to_mp_bus_id [NR_CPUS/4][4];
21#endif
22
ae9d983b
TG
23#define MAX_APICID 256
24
96a388de 25#else
c2805aa1
TG
26
27#define MAX_MP_BUSSES 256
28/* Each PCI slot may be a combo card with its own bus. 4 IRQ pins per slot. */
29#define MAX_IRQ_SOURCES (MAX_MP_BUSSES * 4)
30
ab530e1f
YL
31#endif
32
8643f9d0
YL
33extern void early_find_smp_config(void);
34extern void early_get_smp_config(void);
35
c0a282c2
AS
36#if defined(CONFIG_MCA) || defined(CONFIG_EISA)
37extern int mp_bus_id_to_type[MAX_MP_BUSSES];
38#endif
39
a6333c3c 40extern DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES);
c0a282c2 41
c2805aa1 42extern unsigned int boot_cpu_physical_apicid;
e0da3364 43extern unsigned int max_physical_apicid;
c2805aa1 44extern int smp_found_config;
c2805aa1
TG
45extern int mpc_default_type;
46extern unsigned long mp_lapic_addr;
47
48extern void find_smp_config(void);
49extern void get_smp_config(void);
af1cf204 50#ifdef CONFIG_X86_MPPARSE
2944e16b 51extern void early_reserve_e820_mpc_new(void);
af1cf204
IM
52#else
53static inline void early_reserve_e820_mpc_new(void) { }
54#endif
c2805aa1 55
903dcb5a 56void __cpuinit generic_processor_info(int apicid, int version);
c2805aa1 57#ifdef CONFIG_ACPI
a65d1d64 58extern void mp_register_ioapic(int id, u32 address, u32 gsi_base);
c2805aa1
TG
59extern void mp_override_legacy_irq(u8 bus_irq, u8 polarity, u8 trigger,
60 u32 gsi);
61extern void mp_config_acpi_legacy_irqs(void);
62extern int mp_register_gsi(u32 gsi, int edge_level, int active_high_low);
835fc943 63#ifdef CONFIG_X86_IO_APIC
2944e16b
YL
64extern int mp_config_acpi_gsi(unsigned char number, unsigned int devfn, u8 pin,
65 u32 gsi, int triggering, int polarity);
835fc943
IM
66#else
67static inline int
68mp_config_acpi_gsi(unsigned char number, unsigned int devfn, u8 pin,
69 u32 gsi, int triggering, int polarity)
70{
71 return 0;
72}
73#endif
c2805aa1
TG
74#endif /* CONFIG_ACPI */
75
76#define PHYSID_ARRAY_SIZE BITS_TO_LONGS(MAX_APICS)
77
30971e17 78struct physid_mask {
c2805aa1
TG
79 unsigned long mask[PHYSID_ARRAY_SIZE];
80};
81
82typedef struct physid_mask physid_mask_t;
83
84#define physid_set(physid, map) set_bit(physid, (map).mask)
85#define physid_clear(physid, map) clear_bit(physid, (map).mask)
86#define physid_isset(physid, map) test_bit(physid, (map).mask)
30971e17 87#define physid_test_and_set(physid, map) \
c2805aa1
TG
88 test_and_set_bit(physid, (map).mask)
89
30971e17 90#define physids_and(dst, src1, src2) \
c2805aa1
TG
91 bitmap_and((dst).mask, (src1).mask, (src2).mask, MAX_APICS)
92
30971e17 93#define physids_or(dst, src1, src2) \
c2805aa1
TG
94 bitmap_or((dst).mask, (src1).mask, (src2).mask, MAX_APICS)
95
30971e17 96#define physids_clear(map) \
c2805aa1
TG
97 bitmap_zero((map).mask, MAX_APICS)
98
30971e17 99#define physids_complement(dst, src) \
c2805aa1
TG
100 bitmap_complement((dst).mask, (src).mask, MAX_APICS)
101
30971e17 102#define physids_empty(map) \
c2805aa1
TG
103 bitmap_empty((map).mask, MAX_APICS)
104
30971e17 105#define physids_equal(map1, map2) \
c2805aa1
TG
106 bitmap_equal((map1).mask, (map2).mask, MAX_APICS)
107
30971e17 108#define physids_weight(map) \
c2805aa1
TG
109 bitmap_weight((map).mask, MAX_APICS)
110
30971e17 111#define physids_shift_right(d, s, n) \
c2805aa1
TG
112 bitmap_shift_right((d).mask, (s).mask, n, MAX_APICS)
113
30971e17 114#define physids_shift_left(d, s, n) \
c2805aa1
TG
115 bitmap_shift_left((d).mask, (s).mask, n, MAX_APICS)
116
117#define physids_coerce(map) ((map).mask[0])
118
119#define physids_promote(physids) \
120 ({ \
121 physid_mask_t __physid_mask = PHYSID_MASK_NONE; \
122 __physid_mask.mask[0] = physids; \
123 __physid_mask; \
124 })
125
b6df1b8b 126/* Note: will create very large stack frames if physid_mask_t is big */
c2805aa1
TG
127#define physid_mask_of_physid(physid) \
128 ({ \
129 physid_mask_t __physid_mask = PHYSID_MASK_NONE; \
130 physid_set(physid, __physid_mask); \
131 __physid_mask; \
132 })
133
b6df1b8b
JS
134static inline void physid_set_mask_of_physid(int physid, physid_mask_t *map)
135{
136 physids_clear(*map);
137 physid_set(physid, *map);
138}
139
c2805aa1
TG
140#define PHYSID_MASK_ALL { {[0 ... PHYSID_ARRAY_SIZE-1] = ~0UL} }
141#define PHYSID_MASK_NONE { {[0 ... PHYSID_ARRAY_SIZE-1] = 0UL} }
142
143extern physid_mask_t phys_cpu_present_map;
144
1965aae3 145#endif /* _ASM_X86_MPSPEC_H */
This page took 0.165776 seconds and 5 git commands to generate.