projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86/paravirt: Kill some unused patching functions
[deliverable/linux.git] / arch / x86 / include / asm / paravirt_types.h
CommitLineData
ac5672f8
JF		 1#ifndef _ASM_X86_PARAVIRT_TYPES_H
2#define _ASM_X86_PARAVIRT_TYPES_H
3
4/* Bitmask of what can be clobbered: usually at least eax. */
5#define CLBR_NONE 0
6#define CLBR_EAX (1 << 0)
7#define CLBR_ECX (1 << 1)
8#define CLBR_EDX (1 << 2)
9#define CLBR_EDI (1 << 3)
10
11#ifdef CONFIG_X86_32
12/* CLBR_ANY should match all regs platform has. For i386, that's just it */
13#define CLBR_ANY ((1 << 4) - 1)
14
15#define CLBR_ARG_REGS (CLBR_EAX | CLBR_EDX | CLBR_ECX)
16#define CLBR_RET_REG (CLBR_EAX | CLBR_EDX)
17#define CLBR_SCRATCH (0)
18#else
19#define CLBR_RAX CLBR_EAX
20#define CLBR_RCX CLBR_ECX
21#define CLBR_RDX CLBR_EDX
22#define CLBR_RDI CLBR_EDI
23#define CLBR_RSI (1 << 4)
24#define CLBR_R8 (1 << 5)
25#define CLBR_R9 (1 << 6)
26#define CLBR_R10 (1 << 7)
27#define CLBR_R11 (1 << 8)
28
29#define CLBR_ANY ((1 << 9) - 1)
30
31#define CLBR_ARG_REGS (CLBR_RDI | CLBR_RSI | CLBR_RDX | \
32 CLBR_RCX | CLBR_R8 | CLBR_R9)
33#define CLBR_RET_REG (CLBR_RAX)
34#define CLBR_SCRATCH (CLBR_R10 | CLBR_R11)
35
36#endif /* X86_64 */
37
38#define CLBR_CALLEE_SAVE ((CLBR_ARG_REGS | CLBR_SCRATCH) & ~CLBR_RET_REG)
39
40#ifndef __ASSEMBLY__
41
42#include <asm/desc_defs.h>
43#include <asm/kmap_types.h>
318f5a2a 44#include <asm/pgtable_types.h>
ac5672f8
JF		 45
46struct page;
47struct thread_struct;
48struct desc_ptr;
49struct tss_struct;
50struct mm_struct;
51struct desc_struct;
52struct task_struct;
53struct cpumask;
54
55/*
56 * Wrapper type for pointers to code which uses the non-standard
57 * calling convention. See PV_CALL_SAVE_REGS_THUNK below.
58 */
59struct paravirt_callee_save {
60 void *func;
61};
62
63/* general info */
64struct pv_info {
65 unsigned int kernel_rpl;
66 int shared_kernel_pmd;
318f5a2a
AL		 67
68#ifdef CONFIG_X86_64
69 u16 extra_user_64bit_cs; /* __USER_CS if none */
70#endif
71
ac5672f8
JF		 72 int paravirt_enabled;
73 const char *name;
74};
75
76struct pv_init_ops {
77 /*
78 * Patch may replace one of the defined code sequences with
79 * arbitrary code, subject to the same register constraints.
80 * This generally means the code is not free to clobber any
81 * registers other than EAX. The patch function should return
82 * the number of bytes of code generated, as we nop pad the
83 * rest in generic code.
84 */
85 unsigned (*patch)(u8 type, u16 clobber, void *insnbuf,
86 unsigned long addr, unsigned len);
ac5672f8
JF		 87};
88
89
90struct pv_lazy_ops {
91 /* Set deferred update mode, used for batching operations. */
92 void (*enter)(void);
93 void (*leave)(void);
511ba86e 94 void (*flush)(void);
ac5672f8
JF		 95};
96
97struct pv_time_ops {
ac5672f8 98 unsigned long long (*sched_clock)(void);
3c404b57 99 unsigned long long (*steal_clock)(int cpu);
ac5672f8
JF		 100};
101
102struct pv_cpu_ops {
103 /* hooks for various privileged instructions */
104 unsigned long (*get_debugreg)(int regno);
105 void (*set_debugreg)(int regno, unsigned long value);
106
107 void (*clts)(void);
108
109 unsigned long (*read_cr0)(void);
110 void (*write_cr0)(unsigned long);
111
112 unsigned long (*read_cr4_safe)(void);
113 unsigned long (*read_cr4)(void);
114 void (*write_cr4)(unsigned long);
115
116#ifdef CONFIG_X86_64
117 unsigned long (*read_cr8)(void);
118 void (*write_cr8)(unsigned long);
119#endif
120
121 /* Segment descriptor handling */
122 void (*load_tr_desc)(void);
123 void (*load_gdt)(const struct desc_ptr *);
124 void (*load_idt)(const struct desc_ptr *);
357d1226 125 /* store_gdt has been removed. */
ac5672f8
JF		 126 void (*store_idt)(struct desc_ptr *);
127 void (*set_ldt)(const void *desc, unsigned entries);
128 unsigned long (*store_tr)(void);
129 void (*load_tls)(struct thread_struct *t, unsigned int cpu);
130#ifdef CONFIG_X86_64
131 void (*load_gs_index)(unsigned int idx);
132#endif
133 void (*write_ldt_entry)(struct desc_struct *ldt, int entrynum,
134 const void *desc);
135 void (*write_gdt_entry)(struct desc_struct *,
136 int entrynum, const void *desc, int size);
137 void (*write_idt_entry)(gate_desc *,
138 int entrynum, const gate_desc *gate);
139 void (*alloc_ldt)(struct desc_struct *ldt, unsigned entries);
140 void (*free_ldt)(struct desc_struct *ldt, unsigned entries);
141
142 void (*load_sp0)(struct tss_struct *tss, struct thread_struct *t);
143
144 void (*set_iopl_mask)(unsigned mask);
145
146 void (*wbinvd)(void);
147 void (*io_delay)(void);
148
149 /* cpuid emulation, mostly so that caps bits can be disabled */
150 void (*cpuid)(unsigned int *eax, unsigned int *ebx,
151 unsigned int *ecx, unsigned int *edx);
152
153 /* MSR, PMC and TSR operations.
154 err = 0/-EFAULT. wrmsr returns 0/-EFAULT. */
ac5672f8
JF		 155 u64 (*read_msr)(unsigned int msr, int *err);
156 int (*write_msr)(unsigned int msr, unsigned low, unsigned high);
157
ac5672f8 158 u64 (*read_pmc)(int counter);
ac5672f8 159
aac82d31 160#ifdef CONFIG_X86_32
ac5672f8
JF		 161 /*
162 * Atomically enable interrupts and return to userspace. This
aac82d31
AL		 163 * is only used in 32-bit kernels. 64-bit kernels use
164 * usergs_sysret32 instead.
ac5672f8
JF		 165 */
166 void (*irq_enable_sysexit)(void);
aac82d31 167#endif
ac5672f8
JF		 168
169 /*
170 * Switch to usermode gs and return to 64-bit usermode using
171 * sysret. Only used in 64-bit kernels to return to 64-bit
172 * processes. Usermode register state, including %rsp, must
173 * already be restored.
174 */
175 void (*usergs_sysret64)(void);
176
177 /*
178 * Switch to usermode gs and return to 32-bit usermode using
179 * sysret. Used to return to 32-on-64 compat processes.
180 * Other usermode register state, including %esp, must already
181 * be restored.
182 */
183 void (*usergs_sysret32)(void);
184
185 /* Normal iret. Jump to this with the standard iret stack
186 frame set up. */
187 void (*iret)(void);
188
189 void (*swapgs)(void);
190
191 void (*start_context_switch)(struct task_struct *prev);
192 void (*end_context_switch)(struct task_struct *next);
193};
194
195struct pv_irq_ops {
ac5672f8
JF		 196 /*
197 * Get/set interrupt state. save_fl and restore_fl are only
198 * expected to use X86_EFLAGS_IF; all other bits
199 * returned from save_fl are undefined, and may be ignored by
200 * restore_fl.
201 *
202 * NOTE: These functions callers expect the callee to preserve
203 * more registers than the standard C calling convention.
204 */
205 struct paravirt_callee_save save_fl;
206 struct paravirt_callee_save restore_fl;
207 struct paravirt_callee_save irq_disable;
208 struct paravirt_callee_save irq_enable;
209
210 void (*safe_halt)(void);
211 void (*halt)(void);
212
213#ifdef CONFIG_X86_64
214 void (*adjust_exception_frame)(void);
215#endif
216};
217
218struct pv_apic_ops {
219#ifdef CONFIG_X86_LOCAL_APIC
ac5672f8
JF		 220 void (*startup_ipi_hook)(int phys_apicid,
221 unsigned long start_eip,
222 unsigned long start_esp);
223#endif
224};
225
226struct pv_mmu_ops {
ac5672f8
JF		 227 unsigned long (*read_cr2)(void);
228 void (*write_cr2)(unsigned long);
229
230 unsigned long (*read_cr3)(void);
231 void (*write_cr3)(unsigned long);
232
233 /*
234 * Hooks for intercepting the creation/use/destruction of an
235 * mm_struct.
236 */
237 void (*activate_mm)(struct mm_struct *prev,
238 struct mm_struct *next);
239 void (*dup_mmap)(struct mm_struct *oldmm,
240 struct mm_struct *mm);
241 void (*exit_mmap)(struct mm_struct *mm);
242
243
244 /* TLB operations */
245 void (*flush_tlb_user)(void);
246 void (*flush_tlb_kernel)(void);
247 void (*flush_tlb_single)(unsigned long addr);
248 void (*flush_tlb_others)(const struct cpumask *cpus,
249 struct mm_struct *mm,
e7b52ffd
AS		 250 unsigned long start,
251 unsigned long end);
ac5672f8
JF		 252
253 /* Hooks for allocating and freeing a pagetable top-level */
254 int (*pgd_alloc)(struct mm_struct *mm);
255 void (*pgd_free)(struct mm_struct *mm, pgd_t *pgd);
256
257 /*
258 * Hooks for allocating/releasing pagetable pages when they're
259 * attached to a pagetable
260 */
261 void (*alloc_pte)(struct mm_struct *mm, unsigned long pfn);
262 void (*alloc_pmd)(struct mm_struct *mm, unsigned long pfn);
ac5672f8
JF		 263 void (*alloc_pud)(struct mm_struct *mm, unsigned long pfn);
264 void (*release_pte)(unsigned long pfn);
265 void (*release_pmd)(unsigned long pfn);
266 void (*release_pud)(unsigned long pfn);
267
268 /* Pagetable manipulation functions */
269 void (*set_pte)(pte_t *ptep, pte_t pteval);
270 void (*set_pte_at)(struct mm_struct *mm, unsigned long addr,
271 pte_t *ptep, pte_t pteval);
272 void (*set_pmd)(pmd_t *pmdp, pmd_t pmdval);
331127f7
AA		 273 void (*set_pmd_at)(struct mm_struct *mm, unsigned long addr,
274 pmd_t *pmdp, pmd_t pmdval);
ac5672f8
JF		 275 void (*pte_update)(struct mm_struct *mm, unsigned long addr,
276 pte_t *ptep);
277 void (*pte_update_defer)(struct mm_struct *mm,
278 unsigned long addr, pte_t *ptep);
331127f7
AA		 279 void (*pmd_update)(struct mm_struct *mm, unsigned long addr,
280 pmd_t *pmdp);
281 void (*pmd_update_defer)(struct mm_struct *mm,
282 unsigned long addr, pmd_t *pmdp);
ac5672f8
JF		 283
284 pte_t (*ptep_modify_prot_start)(struct mm_struct *mm, unsigned long addr,
285 pte_t *ptep);
286 void (*ptep_modify_prot_commit)(struct mm_struct *mm, unsigned long addr,
287 pte_t *ptep, pte_t pte);
288
289 struct paravirt_callee_save pte_val;
290 struct paravirt_callee_save make_pte;
291
292 struct paravirt_callee_save pgd_val;
293 struct paravirt_callee_save make_pgd;
294
98233368 295#if CONFIG_PGTABLE_LEVELS >= 3
ac5672f8
JF		 296#ifdef CONFIG_X86_PAE
297 void (*set_pte_atomic)(pte_t *ptep, pte_t pteval);
298 void (*pte_clear)(struct mm_struct *mm, unsigned long addr,
299 pte_t *ptep);
300 void (*pmd_clear)(pmd_t *pmdp);
301
302#endif /* CONFIG_X86_PAE */
303
304 void (*set_pud)(pud_t *pudp, pud_t pudval);
305
306 struct paravirt_callee_save pmd_val;
307 struct paravirt_callee_save make_pmd;
308
98233368 309#if CONFIG_PGTABLE_LEVELS == 4
ac5672f8
JF		 310 struct paravirt_callee_save pud_val;
311 struct paravirt_callee_save make_pud;
312
313 void (*set_pgd)(pgd_t *pudp, pgd_t pgdval);
98233368
KS		 314#endif /* CONFIG_PGTABLE_LEVELS == 4 */
315#endif /* CONFIG_PGTABLE_LEVELS >= 3 */
ac5672f8 316
ac5672f8
JF		 317 struct pv_lazy_ops lazy_mode;
318
319 /* dom0 ops */
320
321 /* Sometimes the physical address is a pfn, and sometimes its
322 an mfn. We can tell which is which from the index. */
323 void (*set_fixmap)(unsigned /* enum fixed_addresses */ idx,
324 phys_addr_t phys, pgprot_t flags);
325};
326
445c8951 327struct arch_spinlock;
545ac138
JF		 328#ifdef CONFIG_SMP
329#include <asm/spinlock_types.h>
330#else
331typedef u16 __ticket_t;
332#endif
333
f233f7f1
PZI		 334struct qspinlock;
335
ac5672f8 336struct pv_lock_ops {
62c7a1e9 337#ifdef CONFIG_QUEUED_SPINLOCKS
f233f7f1
PZI		 338 void (*queued_spin_lock_slowpath)(struct qspinlock *lock, u32 val);
339 struct paravirt_callee_save queued_spin_unlock;
340
341 void (*wait)(u8 *ptr, u8 val);
342 void (*kick)(int cpu);
62c7a1e9 343#else /* !CONFIG_QUEUED_SPINLOCKS */
354714dd 344 struct paravirt_callee_save lock_spinning;
545ac138 345 void (*unlock_kick)(struct arch_spinlock *lock, __ticket_t ticket);
62c7a1e9 346#endif /* !CONFIG_QUEUED_SPINLOCKS */
ac5672f8
JF		 347};
348
349/* This contains all the paravirt structures: we get a convenient
350 * number for each function using the offset which we use to indicate
351 * what to patch. */
352struct paravirt_patch_template {
353 struct pv_init_ops pv_init_ops;
354 struct pv_time_ops pv_time_ops;
355 struct pv_cpu_ops pv_cpu_ops;
356 struct pv_irq_ops pv_irq_ops;
357 struct pv_apic_ops pv_apic_ops;
358 struct pv_mmu_ops pv_mmu_ops;
359 struct pv_lock_ops pv_lock_ops;
360};
361
362extern struct pv_info pv_info;
363extern struct pv_init_ops pv_init_ops;
364extern struct pv_time_ops pv_time_ops;
365extern struct pv_cpu_ops pv_cpu_ops;
366extern struct pv_irq_ops pv_irq_ops;
367extern struct pv_apic_ops pv_apic_ops;
368extern struct pv_mmu_ops pv_mmu_ops;
369extern struct pv_lock_ops pv_lock_ops;
370
371#define PARAVIRT_PATCH(x) \
372 (offsetof(struct paravirt_patch_template, x) / sizeof(void *))
373
374#define paravirt_type(op) \
375 [paravirt_typenum] "i" (PARAVIRT_PATCH(op)), \
376 [paravirt_opptr] "i" (&(op))
377#define paravirt_clobber(clobber) \
378 [paravirt_clobber] "i" (clobber)
379
380/*
381 * Generate some code, and mark it as patchable by the
382 * apply_paravirt() alternate instruction patcher.
383 */
384#define _paravirt_alt(insn_string, type, clobber) \
385 "771:\n\t" insn_string "\n" "772:\n" \
386 ".pushsection .parainstructions,\"a\"\n" \
387 _ASM_ALIGN "\n" \
388 _ASM_PTR " 771b\n" \
389 " .byte " type "\n" \
390 " .byte 772b-771b\n" \
391 " .short " clobber "\n" \
392 ".popsection\n"
393
394/* Generate patchable code, with the default asm parameters. */
395#define paravirt_alt(insn_string) \
396 _paravirt_alt(insn_string, "%c[paravirt_typenum]", "%c[paravirt_clobber]")
397
398/* Simple instruction patching code. */
824a2870
AK		 399#define NATIVE_LABEL(a,x,b) "\n\t.globl " a #x "_" #b "\n" a #x "_" #b ":\n\t"
400
401#define DEF_NATIVE(ops, name, code) \
402 __visible extern const char start_##ops##_##name[], end_##ops##_##name[]; \
403 asm(NATIVE_LABEL("start_", ops, name) code NATIVE_LABEL("end_", ops, name))
ac5672f8 404
ac5672f8
JF		 405unsigned paravirt_patch_ident_32(void *insnbuf, unsigned len);
406unsigned paravirt_patch_ident_64(void *insnbuf, unsigned len);
ac5672f8
JF		 407unsigned paravirt_patch_call(void *insnbuf,
408 const void *target, u16 tgt_clobbers,
409 unsigned long addr, u16 site_clobbers,
410 unsigned len);
411unsigned paravirt_patch_jmp(void *insnbuf, const void *target,
412 unsigned long addr, unsigned len);
413unsigned paravirt_patch_default(u8 type, u16 clobbers, void *insnbuf,
414 unsigned long addr, unsigned len);
415
416unsigned paravirt_patch_insns(void *insnbuf, unsigned len,
417 const char *start, const char *end);
418
419unsigned native_patch(u8 type, u16 clobbers, void *ibuf,
420 unsigned long addr, unsigned len);
421
422int paravirt_disable_iospace(void);
423
424/*
425 * This generates an indirect call based on the operation type number.
426 * The type number, computed in PARAVIRT_PATCH, is derived from the
427 * offset into the paravirt_patch_template structure, and can therefore be
428 * freely converted back into a structure offset.
429 */
430#define PARAVIRT_CALL "call *%c[paravirt_opptr];"
431
432/*
433 * These macros are intended to wrap calls through one of the paravirt
434 * ops structs, so that they can be later identified and patched at
435 * runtime.
436 *
437 * Normally, a call to a pv_op function is a simple indirect call:
438 * (pv_op_struct.operations)(args...).
439 *
440 * Unfortunately, this is a relatively slow operation for modern CPUs,
441 * because it cannot necessarily determine what the destination
442 * address is. In this case, the address is a runtime constant, so at
443 * the very least we can patch the call to e a simple direct call, or
444 * ideally, patch an inline implementation into the callsite. (Direct
445 * calls are essentially free, because the call and return addresses
446 * are completely predictable.)
447 *
448 * For i386, these macros rely on the standard gcc "regparm(3)" calling
449 * convention, in which the first three arguments are placed in %eax,
450 * %edx, %ecx (in that order), and the remaining arguments are placed
451 * on the stack. All caller-save registers (eax,edx,ecx) are expected
452 * to be modified (either clobbered or used for return values).
453 * X86_64, on the other hand, already specifies a register-based calling
454 * conventions, returning at %rax, with parameteres going on %rdi, %rsi,
455 * %rdx, and %rcx. Note that for this reason, x86_64 does not need any
456 * special handling for dealing with 4 arguments, unlike i386.
457 * However, x86_64 also have to clobber all caller saved registers, which
458 * unfortunately, are quite a bit (r8 - r11)
459 *
460 * The call instruction itself is marked by placing its start address
461 * and size into the .parainstructions section, so that
462 * apply_paravirt() in arch/i386/kernel/alternative.c can do the
463 * appropriate patching under the control of the backend pv_init_ops
464 * implementation.
465 *
466 * Unfortunately there's no way to get gcc to generate the args setup
467 * for the call, and then allow the call itself to be generated by an
468 * inline asm. Because of this, we must do the complete arg setup and
469 * return value handling from within these macros. This is fairly
470 * cumbersome.
471 *
472 * There are 5 sets of PVOP_* macros for dealing with 0-4 arguments.
473 * It could be extended to more arguments, but there would be little
474 * to be gained from that. For each number of arguments, there are
475 * the two VCALL and CALL variants for void and non-void functions.
476 *
477 * When there is a return value, the invoker of the macro must specify
478 * the return type. The macro then uses sizeof() on that type to
479 * determine whether its a 32 or 64 bit value, and places the return
480 * in the right register(s) (just %eax for 32-bit, and %edx:%eax for
481 * 64-bit). For x86_64 machines, it just returns at %rax regardless of
482 * the return value size.
483 *
484 * 64-bit arguments are passed as a pair of adjacent 32-bit arguments
485 * i386 also passes 64-bit arguments as a pair of adjacent 32-bit arguments
486 * in low,high order
487 *
488 * Small structures are passed and returned in registers. The macro
489 * calling convention can't directly deal with this, so the wrapper
490 * functions must do this.
491 *
492 * These PVOP_* macros are only defined within this header. This
493 * means that all uses must be wrapped in inline functions. This also
494 * makes sure the incoming and outgoing types are always correct.
495 */
496#ifdef CONFIG_X86_32
497#define PVOP_VCALL_ARGS \
498 unsigned long __eax = __eax, __edx = __edx, __ecx = __ecx
499#define PVOP_CALL_ARGS PVOP_VCALL_ARGS
500
501#define PVOP_CALL_ARG1(x) "a" ((unsigned long)(x))
502#define PVOP_CALL_ARG2(x) "d" ((unsigned long)(x))
503#define PVOP_CALL_ARG3(x) "c" ((unsigned long)(x))
504
505#define PVOP_VCALL_CLOBBERS "=a" (__eax), "=d" (__edx), \
506 "=c" (__ecx)
507#define PVOP_CALL_CLOBBERS PVOP_VCALL_CLOBBERS
508
509#define PVOP_VCALLEE_CLOBBERS "=a" (__eax), "=d" (__edx)
510#define PVOP_CALLEE_CLOBBERS PVOP_VCALLEE_CLOBBERS
511
512#define EXTRA_CLOBBERS
513#define VEXTRA_CLOBBERS
514#else /* CONFIG_X86_64 */
71999d98 515/* [re]ax isn't an arg, but the return val */
ac5672f8
JF		 516#define PVOP_VCALL_ARGS \
517 unsigned long __edi = __edi, __esi = __esi, \
71999d98
JF		 518 __edx = __edx, __ecx = __ecx, __eax = __eax
519#define PVOP_CALL_ARGS PVOP_VCALL_ARGS
ac5672f8
JF		 520
521#define PVOP_CALL_ARG1(x) "D" ((unsigned long)(x))
522#define PVOP_CALL_ARG2(x) "S" ((unsigned long)(x))
523#define PVOP_CALL_ARG3(x) "d" ((unsigned long)(x))
524#define PVOP_CALL_ARG4(x) "c" ((unsigned long)(x))
525
526#define PVOP_VCALL_CLOBBERS "=D" (__edi), \
527 "=S" (__esi), "=d" (__edx), \
528 "=c" (__ecx)
529#define PVOP_CALL_CLOBBERS PVOP_VCALL_CLOBBERS, "=a" (__eax)
530
71999d98 531/* void functions are still allowed [re]ax for scratch */
ac5672f8
JF		 532#define PVOP_VCALLEE_CLOBBERS "=a" (__eax)
533#define PVOP_CALLEE_CLOBBERS PVOP_VCALLEE_CLOBBERS
534
535#define EXTRA_CLOBBERS , "r8", "r9", "r10", "r11"
536#define VEXTRA_CLOBBERS , "rax", "r8", "r9", "r10", "r11"
537#endif /* CONFIG_X86_32 */
538
539#ifdef CONFIG_PARAVIRT_DEBUG
540#define PVOP_TEST_NULL(op) BUG_ON(op == NULL)
541#else
542#define PVOP_TEST_NULL(op) ((void)op)
543#endif
544
545#define ____PVOP_CALL(rettype, op, clbr, call_clbr, extra_clbr, \
546 pre, post, ...) \
547 ({ \
548 rettype __ret; \
549 PVOP_CALL_ARGS; \
550 PVOP_TEST_NULL(op); \
551 /* This is 32-bit specific, but is okay in 64-bit */ \
552 /* since this condition will never hold */ \
553 if (sizeof(rettype) > sizeof(unsigned long)) { \
554 asm volatile(pre \
555 paravirt_alt(PARAVIRT_CALL) \
556 post \
557 : call_clbr \
558 : paravirt_type(op), \
559 paravirt_clobber(clbr), \
560 ##__VA_ARGS__ \
561 : "memory", "cc" extra_clbr); \
562 __ret = (rettype)((((u64)__edx) << 32) | __eax); \
563 } else { \
564 asm volatile(pre \
565 paravirt_alt(PARAVIRT_CALL) \
566 post \
567 : call_clbr \
568 : paravirt_type(op), \
569 paravirt_clobber(clbr), \
570 ##__VA_ARGS__ \
571 : "memory", "cc" extra_clbr); \
572 __ret = (rettype)__eax; \
573 } \
574 __ret; \
575 })
576
577#define __PVOP_CALL(rettype, op, pre, post, ...) \
578 ____PVOP_CALL(rettype, op, CLBR_ANY, PVOP_CALL_CLOBBERS, \
579 EXTRA_CLOBBERS, pre, post, ##__VA_ARGS__)
580
581#define __PVOP_CALLEESAVE(rettype, op, pre, post, ...) \
582 ____PVOP_CALL(rettype, op.func, CLBR_RET_REG, \
583 PVOP_CALLEE_CLOBBERS, , \
584 pre, post, ##__VA_ARGS__)
585
586
587#define ____PVOP_VCALL(op, clbr, call_clbr, extra_clbr, pre, post, ...) \
588 ({ \
589 PVOP_VCALL_ARGS; \
590 PVOP_TEST_NULL(op); \
591 asm volatile(pre \
592 paravirt_alt(PARAVIRT_CALL) \
593 post \
594 : call_clbr \
595 : paravirt_type(op), \
596 paravirt_clobber(clbr), \
597 ##__VA_ARGS__ \
598 : "memory", "cc" extra_clbr); \
599 })
600
601#define __PVOP_VCALL(op, pre, post, ...) \
602 ____PVOP_VCALL(op, CLBR_ANY, PVOP_VCALL_CLOBBERS, \
603 VEXTRA_CLOBBERS, \
604 pre, post, ##__VA_ARGS__)
605
71999d98
JF		 606#define __PVOP_VCALLEESAVE(op, pre, post, ...) \
607 ____PVOP_VCALL(op.func, CLBR_RET_REG, \
ac5672f8
JF		 608 PVOP_VCALLEE_CLOBBERS, , \
609 pre, post, ##__VA_ARGS__)
610
611
612
613#define PVOP_CALL0(rettype, op) \
614 __PVOP_CALL(rettype, op, "", "")
615#define PVOP_VCALL0(op) \
616 __PVOP_VCALL(op, "", "")
617
618#define PVOP_CALLEE0(rettype, op) \
619 __PVOP_CALLEESAVE(rettype, op, "", "")
620#define PVOP_VCALLEE0(op) \
621 __PVOP_VCALLEESAVE(op, "", "")
622
623
624#define PVOP_CALL1(rettype, op, arg1) \
625 __PVOP_CALL(rettype, op, "", "", PVOP_CALL_ARG1(arg1))
626#define PVOP_VCALL1(op, arg1) \
627 __PVOP_VCALL(op, "", "", PVOP_CALL_ARG1(arg1))
628
629#define PVOP_CALLEE1(rettype, op, arg1) \
630 __PVOP_CALLEESAVE(rettype, op, "", "", PVOP_CALL_ARG1(arg1))
631#define PVOP_VCALLEE1(op, arg1) \
632 __PVOP_VCALLEESAVE(op, "", "", PVOP_CALL_ARG1(arg1))
633
634
635#define PVOP_CALL2(rettype, op, arg1, arg2) \
636 __PVOP_CALL(rettype, op, "", "", PVOP_CALL_ARG1(arg1), \
637 PVOP_CALL_ARG2(arg2))
638#define PVOP_VCALL2(op, arg1, arg2) \
639 __PVOP_VCALL(op, "", "", PVOP_CALL_ARG1(arg1), \
640 PVOP_CALL_ARG2(arg2))
641
642#define PVOP_CALLEE2(rettype, op, arg1, arg2) \
643 __PVOP_CALLEESAVE(rettype, op, "", "", PVOP_CALL_ARG1(arg1), \
644 PVOP_CALL_ARG2(arg2))
645#define PVOP_VCALLEE2(op, arg1, arg2) \
646 __PVOP_VCALLEESAVE(op, "", "", PVOP_CALL_ARG1(arg1), \
647 PVOP_CALL_ARG2(arg2))
648
649
650#define PVOP_CALL3(rettype, op, arg1, arg2, arg3) \
651 __PVOP_CALL(rettype, op, "", "", PVOP_CALL_ARG1(arg1), \
652 PVOP_CALL_ARG2(arg2), PVOP_CALL_ARG3(arg3))
653#define PVOP_VCALL3(op, arg1, arg2, arg3) \
654 __PVOP_VCALL(op, "", "", PVOP_CALL_ARG1(arg1), \
655 PVOP_CALL_ARG2(arg2), PVOP_CALL_ARG3(arg3))
656
657/* This is the only difference in x86_64. We can make it much simpler */
658#ifdef CONFIG_X86_32
659#define PVOP_CALL4(rettype, op, arg1, arg2, arg3, arg4) \
660 __PVOP_CALL(rettype, op, \
661 "push %[_arg4];", "lea 4(%%esp),%%esp;", \
662 PVOP_CALL_ARG1(arg1), PVOP_CALL_ARG2(arg2), \
663 PVOP_CALL_ARG3(arg3), [_arg4] "mr" ((u32)(arg4)))
664#define PVOP_VCALL4(op, arg1, arg2, arg3, arg4) \
665 __PVOP_VCALL(op, \
666 "push %[_arg4];", "lea 4(%%esp),%%esp;", \
667 "0" ((u32)(arg1)), "1" ((u32)(arg2)), \
668 "2" ((u32)(arg3)), [_arg4] "mr" ((u32)(arg4)))
669#else
670#define PVOP_CALL4(rettype, op, arg1, arg2, arg3, arg4) \
671 __PVOP_CALL(rettype, op, "", "", \
672 PVOP_CALL_ARG1(arg1), PVOP_CALL_ARG2(arg2), \
673 PVOP_CALL_ARG3(arg3), PVOP_CALL_ARG4(arg4))
674#define PVOP_VCALL4(op, arg1, arg2, arg3, arg4) \
675 __PVOP_VCALL(op, "", "", \
676 PVOP_CALL_ARG1(arg1), PVOP_CALL_ARG2(arg2), \
677 PVOP_CALL_ARG3(arg3), PVOP_CALL_ARG4(arg4))
678#endif
679
680/* Lazy mode for batching updates / context switch */
681enum paravirt_lazy_mode {
682 PARAVIRT_LAZY_NONE,
683 PARAVIRT_LAZY_MMU,
684 PARAVIRT_LAZY_CPU,
685};
686
687enum paravirt_lazy_mode paravirt_get_lazy_mode(void);
688void paravirt_start_context_switch(struct task_struct *prev);
689void paravirt_end_context_switch(struct task_struct *next);
690
691void paravirt_enter_lazy_mmu(void);
692void paravirt_leave_lazy_mmu(void);
511ba86e 693void paravirt_flush_lazy_mmu(void);
ac5672f8
JF		 694
695void _paravirt_nop(void);
696u32 _paravirt_ident_32(u32);
697u64 _paravirt_ident_64(u64);
698
699#define paravirt_nop ((void *)_paravirt_nop)
700
701/* These all sit in the .parainstructions section to tell us what to patch. */
702struct paravirt_patch_site {
703 u8 *instr; /* original instructions */
704 u8 instrtype; /* type of this instruction */
705 u8 len; /* length of original instruction */
706 u16 clobbers; /* what registers you may clobber */
707};
708
709extern struct paravirt_patch_site __parainstructions[],
710 __parainstructions_end[];
711
712#endif /* __ASSEMBLY__ */
713
714#endif /* _ASM_X86_PARAVIRT_TYPES_H */
Linux kernel - Deliverables
This page took 0.37789 seconds and 5 git commands to generate.