Commit | Line | Data |
---|---|---|
1965aae3 PA |
1 | #ifndef _ASM_X86_SMP_H |
2 | #define _ASM_X86_SMP_H | |
c27cfeff | 3 | #ifndef __ASSEMBLY__ |
53ebef49 | 4 | #include <linux/cpumask.h> |
7e1efc0c | 5 | #include <asm/percpu.h> |
53ebef49 | 6 | |
b23dab08 GC |
7 | /* |
8 | * We need the APIC definitions automatically as part of 'smp.h' | |
9 | */ | |
10 | #ifdef CONFIG_X86_LOCAL_APIC | |
11 | # include <asm/mpspec.h> | |
12 | # include <asm/apic.h> | |
13 | # ifdef CONFIG_X86_IO_APIC | |
14 | # include <asm/io_apic.h> | |
15 | # endif | |
16 | #endif | |
b23dab08 | 17 | #include <asm/thread_info.h> |
fb8fd077 | 18 | #include <asm/cpumask.h> |
69092624 | 19 | #include <asm/cpufeature.h> |
b23dab08 | 20 | |
53ebef49 GC |
21 | extern int smp_num_siblings; |
22 | extern unsigned int num_processors; | |
c27cfeff | 23 | |
69092624 LM |
24 | static inline bool cpu_has_ht_siblings(void) |
25 | { | |
26 | bool has_siblings = false; | |
27 | #ifdef CONFIG_SMP | |
28 | has_siblings = cpu_has_ht && smp_num_siblings > 1; | |
29 | #endif | |
30 | return has_siblings; | |
31 | } | |
32 | ||
0816b0f0 VZ |
33 | DECLARE_PER_CPU_READ_MOSTLY(cpumask_var_t, cpu_sibling_map); |
34 | DECLARE_PER_CPU_READ_MOSTLY(cpumask_var_t, cpu_core_map); | |
b3d7336d | 35 | /* cpus sharing the last level cache: */ |
0816b0f0 VZ |
36 | DECLARE_PER_CPU_READ_MOSTLY(cpumask_var_t, cpu_llc_shared_map); |
37 | DECLARE_PER_CPU_READ_MOSTLY(u16, cpu_llc_id); | |
38 | DECLARE_PER_CPU_READ_MOSTLY(int, cpu_number); | |
23ca4bba | 39 | |
c2d1cec1 MT |
40 | static inline struct cpumask *cpu_sibling_mask(int cpu) |
41 | { | |
7ad728f9 | 42 | return per_cpu(cpu_sibling_map, cpu); |
c2d1cec1 MT |
43 | } |
44 | ||
45 | static inline struct cpumask *cpu_core_mask(int cpu) | |
46 | { | |
7ad728f9 | 47 | return per_cpu(cpu_core_map, cpu); |
c2d1cec1 MT |
48 | } |
49 | ||
b3d7336d YL |
50 | static inline struct cpumask *cpu_llc_shared_mask(int cpu) |
51 | { | |
52 | return per_cpu(cpu_llc_shared_map, cpu); | |
53 | } | |
54 | ||
0816b0f0 VZ |
55 | DECLARE_EARLY_PER_CPU_READ_MOSTLY(u16, x86_cpu_to_apicid); |
56 | DECLARE_EARLY_PER_CPU_READ_MOSTLY(u16, x86_bios_cpu_apicid); | |
4e62445b | 57 | #if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32) |
0816b0f0 | 58 | DECLARE_EARLY_PER_CPU_READ_MOSTLY(int, x86_cpu_to_logical_apicid); |
4c321ff8 | 59 | #endif |
7e1efc0c | 60 | |
9d97d0da | 61 | /* Static state in head.S used to set up a CPU */ |
11d4c3f9 | 62 | extern unsigned long stack_start; /* Initial stack pointer address */ |
9d97d0da | 63 | |
8239c25f TG |
64 | struct task_struct; |
65 | ||
16694024 GC |
66 | struct smp_ops { |
67 | void (*smp_prepare_boot_cpu)(void); | |
68 | void (*smp_prepare_cpus)(unsigned max_cpus); | |
16694024 GC |
69 | void (*smp_cpus_done)(unsigned max_cpus); |
70 | ||
76fac077 | 71 | void (*stop_other_cpus)(int wait); |
16694024 | 72 | void (*smp_send_reschedule)(int cpu); |
3b16cf87 | 73 | |
5cdaf183 | 74 | int (*cpu_up)(unsigned cpu, struct task_struct *tidle); |
93be71b6 AN |
75 | int (*cpu_disable)(void); |
76 | void (*cpu_die)(unsigned int cpu); | |
77 | void (*play_dead)(void); | |
78 | ||
bcda016e | 79 | void (*send_call_func_ipi)(const struct cpumask *mask); |
3b16cf87 | 80 | void (*send_call_func_single_ipi)(int cpu); |
16694024 GC |
81 | }; |
82 | ||
14522076 GC |
83 | /* Globals due to paravirt */ |
84 | extern void set_cpu_sibling_map(int cpu); | |
85 | ||
c76cb368 | 86 | #ifdef CONFIG_SMP |
d0173aea GOC |
87 | #ifndef CONFIG_PARAVIRT |
88 | #define startup_ipi_hook(phys_apicid, start_eip, start_esp) do { } while (0) | |
89 | #endif | |
c76cb368 | 90 | extern struct smp_ops smp_ops; |
8678969e | 91 | |
377d6984 GC |
92 | static inline void smp_send_stop(void) |
93 | { | |
76fac077 AK |
94 | smp_ops.stop_other_cpus(0); |
95 | } | |
96 | ||
97 | static inline void stop_other_cpus(void) | |
98 | { | |
99 | smp_ops.stop_other_cpus(1); | |
377d6984 GC |
100 | } |
101 | ||
1e3fac83 GC |
102 | static inline void smp_prepare_boot_cpu(void) |
103 | { | |
104 | smp_ops.smp_prepare_boot_cpu(); | |
105 | } | |
106 | ||
7557da67 GC |
107 | static inline void smp_prepare_cpus(unsigned int max_cpus) |
108 | { | |
109 | smp_ops.smp_prepare_cpus(max_cpus); | |
110 | } | |
111 | ||
c5597649 GC |
112 | static inline void smp_cpus_done(unsigned int max_cpus) |
113 | { | |
114 | smp_ops.smp_cpus_done(max_cpus); | |
115 | } | |
116 | ||
8239c25f | 117 | static inline int __cpu_up(unsigned int cpu, struct task_struct *tidle) |
71d19549 | 118 | { |
5cdaf183 | 119 | return smp_ops.cpu_up(cpu, tidle); |
71d19549 GC |
120 | } |
121 | ||
93be71b6 AN |
122 | static inline int __cpu_disable(void) |
123 | { | |
124 | return smp_ops.cpu_disable(); | |
125 | } | |
126 | ||
127 | static inline void __cpu_die(unsigned int cpu) | |
128 | { | |
129 | smp_ops.cpu_die(cpu); | |
130 | } | |
131 | ||
132 | static inline void play_dead(void) | |
133 | { | |
134 | smp_ops.play_dead(); | |
135 | } | |
136 | ||
8678969e GC |
137 | static inline void smp_send_reschedule(int cpu) |
138 | { | |
139 | smp_ops.smp_send_reschedule(cpu); | |
140 | } | |
64b1a21e | 141 | |
3b16cf87 JA |
142 | static inline void arch_send_call_function_single_ipi(int cpu) |
143 | { | |
144 | smp_ops.send_call_func_single_ipi(cpu); | |
145 | } | |
146 | ||
b643deca | 147 | static inline void arch_send_call_function_ipi_mask(const struct cpumask *mask) |
64b1a21e | 148 | { |
b643deca | 149 | smp_ops.send_call_func_ipi(mask); |
64b1a21e | 150 | } |
71d19549 | 151 | |
8227dce7 | 152 | void cpu_disable_common(void); |
1e3fac83 | 153 | void native_smp_prepare_boot_cpu(void); |
7557da67 | 154 | void native_smp_prepare_cpus(unsigned int max_cpus); |
c5597649 | 155 | void native_smp_cpus_done(unsigned int max_cpus); |
5cdaf183 | 156 | int native_cpu_up(unsigned int cpunum, struct task_struct *tidle); |
93be71b6 AN |
157 | int native_cpu_disable(void); |
158 | void native_cpu_die(unsigned int cpu); | |
159 | void native_play_dead(void); | |
a21f5d88 | 160 | void play_dead_common(void); |
a7b480e7 BP |
161 | void wbinvd_on_cpu(int cpu); |
162 | int wbinvd_on_all_cpus(void); | |
93be71b6 | 163 | |
bcda016e | 164 | void native_send_call_func_ipi(const struct cpumask *mask); |
3b16cf87 | 165 | void native_send_call_func_single_ipi(int cpu); |
7eb43a6d | 166 | void x86_idle_thread_init(unsigned int cpu, struct task_struct *idle); |
93b016f8 | 167 | |
30106c17 | 168 | void smp_store_boot_cpu_info(void); |
1d89a7f0 | 169 | void smp_store_cpu_info(int id); |
c70dcb74 | 170 | #define cpu_physical_id(cpu) per_cpu(x86_cpu_to_apicid, cpu) |
a9c057c1 | 171 | |
a7b480e7 BP |
172 | #else /* !CONFIG_SMP */ |
173 | #define wbinvd_on_cpu(cpu) wbinvd() | |
174 | static inline int wbinvd_on_all_cpus(void) | |
175 | { | |
176 | wbinvd(); | |
177 | return 0; | |
178 | } | |
14adf855 | 179 | #endif /* CONFIG_SMP */ |
a9c057c1 | 180 | |
148f9bb8 | 181 | extern unsigned disabled_cpus; |
2fe60147 | 182 | |
a9c057c1 GC |
183 | #ifdef CONFIG_X86_32_SMP |
184 | /* | |
185 | * This function is needed by all SMP systems. It must _always_ be valid | |
186 | * from the initial startup. We map APIC_BASE very early in page_setup(), | |
187 | * so this is correct in the x86 case. | |
188 | */ | |
c6ae41e7 | 189 | #define raw_smp_processor_id() (this_cpu_read(cpu_number)) |
a9c057c1 GC |
190 | extern int safe_smp_processor_id(void); |
191 | ||
192 | #elif defined(CONFIG_X86_64_SMP) | |
c6ae41e7 | 193 | #define raw_smp_processor_id() (this_cpu_read(cpu_number)) |
a9c057c1 GC |
194 | |
195 | #define stack_smp_processor_id() \ | |
196 | ({ \ | |
197 | struct thread_info *ti; \ | |
198 | __asm__("andq %%rsp,%0; ":"=r" (ti) : "0" (CURRENT_MASK)); \ | |
199 | ti->cpu; \ | |
200 | }) | |
201 | #define safe_smp_processor_id() smp_processor_id() | |
202 | ||
c76cb368 | 203 | #endif |
16694024 | 204 | |
1b000843 GC |
205 | #ifdef CONFIG_X86_LOCAL_APIC |
206 | ||
1b374e4d | 207 | #ifndef CONFIG_X86_64 |
1b000843 GC |
208 | static inline int logical_smp_processor_id(void) |
209 | { | |
210 | /* we don't want to mark this access volatile - bad code generation */ | |
4797f6b0 | 211 | return GET_APIC_LOGICAL_ID(apic_read(APIC_LDR)); |
1b000843 GC |
212 | } |
213 | ||
ac23d4ee JS |
214 | #endif |
215 | ||
1b000843 | 216 | extern int hard_smp_processor_id(void); |
1b000843 GC |
217 | |
218 | #else /* CONFIG_X86_LOCAL_APIC */ | |
219 | ||
220 | # ifndef CONFIG_SMP | |
221 | # define hard_smp_processor_id() 0 | |
222 | # endif | |
223 | ||
224 | #endif /* CONFIG_X86_LOCAL_APIC */ | |
225 | ||
99e8b9ca DZ |
226 | #ifdef CONFIG_DEBUG_NMI_SELFTEST |
227 | extern void nmi_selftest(void); | |
228 | #else | |
229 | #define nmi_selftest() do { } while (0) | |
230 | #endif | |
231 | ||
c27cfeff | 232 | #endif /* __ASSEMBLY__ */ |
1965aae3 | 233 | #endif /* _ASM_X86_SMP_H */ |