projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86, apicv: add virtual x2apic support
[deliverable/linux.git] / arch / x86 / include / asm / vmx.h
CommitLineData
6aa8b732
AK		 1#ifndef VMX_H
2#define VMX_H
3
4/*
5 * vmx.h: VMX Architecture related definitions
6 * Copyright (c) 2004, Intel Corporation.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms and conditions of the GNU General Public License,
10 * version 2, as published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
19 * Place - Suite 330, Boston, MA 02111-1307 USA.
20 *
21 * A few random additions are:
22 * Copyright (C) 2006 Qumranet
23 * Avi Kivity <avi@qumranet.com>
24 * Yaniv Kamay <yaniv@qumranet.com>
25 *
26 */
27
26bf264e
XG		 28#define VMX_EXIT_REASONS_FAILED_VMENTRY 0x80000000
29
30#define EXIT_REASON_EXCEPTION_NMI 0
31#define EXIT_REASON_EXTERNAL_INTERRUPT 1
32#define EXIT_REASON_TRIPLE_FAULT 2
33
34#define EXIT_REASON_PENDING_INTERRUPT 7
35#define EXIT_REASON_NMI_WINDOW 8
36#define EXIT_REASON_TASK_SWITCH 9
37#define EXIT_REASON_CPUID 10
38#define EXIT_REASON_HLT 12
39#define EXIT_REASON_INVD 13
40#define EXIT_REASON_INVLPG 14
41#define EXIT_REASON_RDPMC 15
42#define EXIT_REASON_RDTSC 16
43#define EXIT_REASON_VMCALL 18
44#define EXIT_REASON_VMCLEAR 19
45#define EXIT_REASON_VMLAUNCH 20
46#define EXIT_REASON_VMPTRLD 21
47#define EXIT_REASON_VMPTRST 22
48#define EXIT_REASON_VMREAD 23
49#define EXIT_REASON_VMRESUME 24
50#define EXIT_REASON_VMWRITE 25
51#define EXIT_REASON_VMOFF 26
52#define EXIT_REASON_VMON 27
53#define EXIT_REASON_CR_ACCESS 28
54#define EXIT_REASON_DR_ACCESS 29
55#define EXIT_REASON_IO_INSTRUCTION 30
56#define EXIT_REASON_MSR_READ 31
57#define EXIT_REASON_MSR_WRITE 32
58#define EXIT_REASON_INVALID_STATE 33
59#define EXIT_REASON_MWAIT_INSTRUCTION 36
60#define EXIT_REASON_MONITOR_INSTRUCTION 39
61#define EXIT_REASON_PAUSE_INSTRUCTION 40
62#define EXIT_REASON_MCE_DURING_VMENTRY 41
63#define EXIT_REASON_TPR_BELOW_THRESHOLD 43
64#define EXIT_REASON_APIC_ACCESS 44
65#define EXIT_REASON_EPT_VIOLATION 48
66#define EXIT_REASON_EPT_MISCONFIG 49
67#define EXIT_REASON_WBINVD 54
68#define EXIT_REASON_XSETBV 55
83d4c286 69#define EXIT_REASON_APIC_WRITE 56
26bf264e
XG		 70#define EXIT_REASON_INVPCID 58
71
72#define VMX_EXIT_REASONS \
73 { EXIT_REASON_EXCEPTION_NMI, "EXCEPTION_NMI" }, \
74 { EXIT_REASON_EXTERNAL_INTERRUPT, "EXTERNAL_INTERRUPT" }, \
75 { EXIT_REASON_TRIPLE_FAULT, "TRIPLE_FAULT" }, \
76 { EXIT_REASON_PENDING_INTERRUPT, "PENDING_INTERRUPT" }, \
77 { EXIT_REASON_NMI_WINDOW, "NMI_WINDOW" }, \
78 { EXIT_REASON_TASK_SWITCH, "TASK_SWITCH" }, \
79 { EXIT_REASON_CPUID, "CPUID" }, \
80 { EXIT_REASON_HLT, "HLT" }, \
81 { EXIT_REASON_INVLPG, "INVLPG" }, \
82 { EXIT_REASON_RDPMC, "RDPMC" }, \
83 { EXIT_REASON_RDTSC, "RDTSC" }, \
84 { EXIT_REASON_VMCALL, "VMCALL" }, \
85 { EXIT_REASON_VMCLEAR, "VMCLEAR" }, \
86 { EXIT_REASON_VMLAUNCH, "VMLAUNCH" }, \
87 { EXIT_REASON_VMPTRLD, "VMPTRLD" }, \
88 { EXIT_REASON_VMPTRST, "VMPTRST" }, \
89 { EXIT_REASON_VMREAD, "VMREAD" }, \
90 { EXIT_REASON_VMRESUME, "VMRESUME" }, \
91 { EXIT_REASON_VMWRITE, "VMWRITE" }, \
92 { EXIT_REASON_VMOFF, "VMOFF" }, \
93 { EXIT_REASON_VMON, "VMON" }, \
94 { EXIT_REASON_CR_ACCESS, "CR_ACCESS" }, \
95 { EXIT_REASON_DR_ACCESS, "DR_ACCESS" }, \
96 { EXIT_REASON_IO_INSTRUCTION, "IO_INSTRUCTION" }, \
97 { EXIT_REASON_MSR_READ, "MSR_READ" }, \
98 { EXIT_REASON_MSR_WRITE, "MSR_WRITE" }, \
99 { EXIT_REASON_MWAIT_INSTRUCTION, "MWAIT_INSTRUCTION" }, \
100 { EXIT_REASON_MONITOR_INSTRUCTION, "MONITOR_INSTRUCTION" }, \
101 { EXIT_REASON_PAUSE_INSTRUCTION, "PAUSE_INSTRUCTION" }, \
102 { EXIT_REASON_MCE_DURING_VMENTRY, "MCE_DURING_VMENTRY" }, \
103 { EXIT_REASON_TPR_BELOW_THRESHOLD, "TPR_BELOW_THRESHOLD" }, \
104 { EXIT_REASON_APIC_ACCESS, "APIC_ACCESS" }, \
105 { EXIT_REASON_EPT_VIOLATION, "EPT_VIOLATION" }, \
106 { EXIT_REASON_EPT_MISCONFIG, "EPT_MISCONFIG" }, \
107 { EXIT_REASON_WBINVD, "WBINVD" }
108
109#ifdef __KERNEL__
110
19b95dba
AK		 111#include <linux/types.h>
112
8a70cc3d
ED		 113/*
114 * Definitions of Primary Processor-Based VM-Execution Controls.
115 */
62b3ffb8
YS		 116#define CPU_BASED_VIRTUAL_INTR_PENDING 0x00000004
117#define CPU_BASED_USE_TSC_OFFSETING 0x00000008
118#define CPU_BASED_HLT_EXITING 0x00000080
119#define CPU_BASED_INVLPG_EXITING 0x00000200
120#define CPU_BASED_MWAIT_EXITING 0x00000400
121#define CPU_BASED_RDPMC_EXITING 0x00000800
122#define CPU_BASED_RDTSC_EXITING 0x00001000
d56f546d
SY		 123#define CPU_BASED_CR3_LOAD_EXITING 0x00008000
124#define CPU_BASED_CR3_STORE_EXITING 0x00010000
62b3ffb8
YS		 125#define CPU_BASED_CR8_LOAD_EXITING 0x00080000
126#define CPU_BASED_CR8_STORE_EXITING 0x00100000
127#define CPU_BASED_TPR_SHADOW 0x00200000
f08864b4 128#define CPU_BASED_VIRTUAL_NMI_PENDING 0x00400000
62b3ffb8
YS		 129#define CPU_BASED_MOV_DR_EXITING 0x00800000
130#define CPU_BASED_UNCOND_IO_EXITING 0x01000000
131#define CPU_BASED_USE_IO_BITMAPS 0x02000000
132#define CPU_BASED_USE_MSR_BITMAPS 0x10000000
133#define CPU_BASED_MONITOR_EXITING 0x20000000
134#define CPU_BASED_PAUSE_EXITING 0x40000000
135#define CPU_BASED_ACTIVATE_SECONDARY_CONTROLS 0x80000000
8a70cc3d
ED		 136/*
137 * Definitions of Secondary Processor-Based VM-Execution Controls.
138 */
139#define SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES 0x00000001
d56f546d 140#define SECONDARY_EXEC_ENABLE_EPT 0x00000002
4e47c7a6 141#define SECONDARY_EXEC_RDTSCP 0x00000008
8d14695f 142#define SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE 0x00000010
2384d2b3 143#define SECONDARY_EXEC_ENABLE_VPID 0x00000020
e5edaa01 144#define SECONDARY_EXEC_WBINVD_EXITING 0x00000040
3a624e29 145#define SECONDARY_EXEC_UNRESTRICTED_GUEST 0x00000080
83d4c286 146#define SECONDARY_EXEC_APIC_REGISTER_VIRT 0x00000100
4b8d54f9 147#define SECONDARY_EXEC_PAUSE_LOOP_EXITING 0x00000400
ad756a16 148#define SECONDARY_EXEC_ENABLE_INVPCID 0x00001000
8a70cc3d 149
6aa8b732 150
62b3ffb8
YS		 151#define PIN_BASED_EXT_INTR_MASK 0x00000001
152#define PIN_BASED_NMI_EXITING 0x00000008
153#define PIN_BASED_VIRTUAL_NMIS 0x00000020
6aa8b732 154
07c116d2 155#define VM_EXIT_SAVE_DEBUG_CONTROLS 0x00000002
62b3ffb8 156#define VM_EXIT_HOST_ADDR_SPACE_SIZE 0x00000200
07c116d2 157#define VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL 0x00001000
62b3ffb8 158#define VM_EXIT_ACK_INTR_ON_EXIT 0x00008000
468d472f
SY		 159#define VM_EXIT_SAVE_IA32_PAT 0x00040000
160#define VM_EXIT_LOAD_IA32_PAT 0x00080000
07c116d2
AK		 161#define VM_EXIT_SAVE_IA32_EFER 0x00100000
162#define VM_EXIT_LOAD_IA32_EFER 0x00200000
163#define VM_EXIT_SAVE_VMX_PREEMPTION_TIMER 0x00400000
6aa8b732 164
07c116d2 165#define VM_ENTRY_LOAD_DEBUG_CONTROLS 0x00000002
62b3ffb8
YS		 166#define VM_ENTRY_IA32E_MODE 0x00000200
167#define VM_ENTRY_SMM 0x00000400
168#define VM_ENTRY_DEACT_DUAL_MONITOR 0x00000800
07c116d2 169#define VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL 0x00002000
468d472f 170#define VM_ENTRY_LOAD_IA32_PAT 0x00004000
07c116d2 171#define VM_ENTRY_LOAD_IA32_EFER 0x00008000
62b3ffb8 172
6aa8b732
AK		 173/* VMCS Encodings */
174enum vmcs_field {
2384d2b3 175 VIRTUAL_PROCESSOR_ID = 0x00000000,
6aa8b732
AK		 176 GUEST_ES_SELECTOR = 0x00000800,
177 GUEST_CS_SELECTOR = 0x00000802,
178 GUEST_SS_SELECTOR = 0x00000804,
179 GUEST_DS_SELECTOR = 0x00000806,
180 GUEST_FS_SELECTOR = 0x00000808,
181 GUEST_GS_SELECTOR = 0x0000080a,
182 GUEST_LDTR_SELECTOR = 0x0000080c,
183 GUEST_TR_SELECTOR = 0x0000080e,
184 HOST_ES_SELECTOR = 0x00000c00,
185 HOST_CS_SELECTOR = 0x00000c02,
186 HOST_SS_SELECTOR = 0x00000c04,
187 HOST_DS_SELECTOR = 0x00000c06,
188 HOST_FS_SELECTOR = 0x00000c08,
189 HOST_GS_SELECTOR = 0x00000c0a,
190 HOST_TR_SELECTOR = 0x00000c0c,
191 IO_BITMAP_A = 0x00002000,
192 IO_BITMAP_A_HIGH = 0x00002001,
193 IO_BITMAP_B = 0x00002002,
194 IO_BITMAP_B_HIGH = 0x00002003,
195 MSR_BITMAP = 0x00002004,
196 MSR_BITMAP_HIGH = 0x00002005,
197 VM_EXIT_MSR_STORE_ADDR = 0x00002006,
198 VM_EXIT_MSR_STORE_ADDR_HIGH = 0x00002007,
199 VM_EXIT_MSR_LOAD_ADDR = 0x00002008,
200 VM_EXIT_MSR_LOAD_ADDR_HIGH = 0x00002009,
201 VM_ENTRY_MSR_LOAD_ADDR = 0x0000200a,
202 VM_ENTRY_MSR_LOAD_ADDR_HIGH = 0x0000200b,
203 TSC_OFFSET = 0x00002010,
204 TSC_OFFSET_HIGH = 0x00002011,
205 VIRTUAL_APIC_PAGE_ADDR = 0x00002012,
206 VIRTUAL_APIC_PAGE_ADDR_HIGH = 0x00002013,
f78e0e2e
SY		 207 APIC_ACCESS_ADDR = 0x00002014,
208 APIC_ACCESS_ADDR_HIGH = 0x00002015,
d56f546d
SY		 209 EPT_POINTER = 0x0000201a,
210 EPT_POINTER_HIGH = 0x0000201b,
211 GUEST_PHYSICAL_ADDRESS = 0x00002400,
212 GUEST_PHYSICAL_ADDRESS_HIGH = 0x00002401,
6aa8b732
AK		 213 VMCS_LINK_POINTER = 0x00002800,
214 VMCS_LINK_POINTER_HIGH = 0x00002801,
215 GUEST_IA32_DEBUGCTL = 0x00002802,
216 GUEST_IA32_DEBUGCTL_HIGH = 0x00002803,
468d472f
SY		 217 GUEST_IA32_PAT = 0x00002804,
218 GUEST_IA32_PAT_HIGH = 0x00002805,
5dfa3d17
AK		 219 GUEST_IA32_EFER = 0x00002806,
220 GUEST_IA32_EFER_HIGH = 0x00002807,
4704d0be
NHE		 221 GUEST_IA32_PERF_GLOBAL_CTRL = 0x00002808,
222 GUEST_IA32_PERF_GLOBAL_CTRL_HIGH= 0x00002809,
d56f546d
SY		 223 GUEST_PDPTR0 = 0x0000280a,
224 GUEST_PDPTR0_HIGH = 0x0000280b,
225 GUEST_PDPTR1 = 0x0000280c,
226 GUEST_PDPTR1_HIGH = 0x0000280d,
227 GUEST_PDPTR2 = 0x0000280e,
228 GUEST_PDPTR2_HIGH = 0x0000280f,
229 GUEST_PDPTR3 = 0x00002810,
230 GUEST_PDPTR3_HIGH = 0x00002811,
468d472f
SY		 231 HOST_IA32_PAT = 0x00002c00,
232 HOST_IA32_PAT_HIGH = 0x00002c01,
5dfa3d17
AK		 233 HOST_IA32_EFER = 0x00002c02,
234 HOST_IA32_EFER_HIGH = 0x00002c03,
4704d0be
NHE		 235 HOST_IA32_PERF_GLOBAL_CTRL = 0x00002c04,
236 HOST_IA32_PERF_GLOBAL_CTRL_HIGH = 0x00002c05,
6aa8b732
AK		 237 PIN_BASED_VM_EXEC_CONTROL = 0x00004000,
238 CPU_BASED_VM_EXEC_CONTROL = 0x00004002,
239 EXCEPTION_BITMAP = 0x00004004,
240 PAGE_FAULT_ERROR_CODE_MASK = 0x00004006,
241 PAGE_FAULT_ERROR_CODE_MATCH = 0x00004008,
242 CR3_TARGET_COUNT = 0x0000400a,
243 VM_EXIT_CONTROLS = 0x0000400c,
244 VM_EXIT_MSR_STORE_COUNT = 0x0000400e,
245 VM_EXIT_MSR_LOAD_COUNT = 0x00004010,
246 VM_ENTRY_CONTROLS = 0x00004012,
247 VM_ENTRY_MSR_LOAD_COUNT = 0x00004014,
248 VM_ENTRY_INTR_INFO_FIELD = 0x00004016,
249 VM_ENTRY_EXCEPTION_ERROR_CODE = 0x00004018,
250 VM_ENTRY_INSTRUCTION_LEN = 0x0000401a,
251 TPR_THRESHOLD = 0x0000401c,
252 SECONDARY_VM_EXEC_CONTROL = 0x0000401e,
4b8d54f9
ZE		 253 PLE_GAP = 0x00004020,
254 PLE_WINDOW = 0x00004022,
6aa8b732
AK		 255 VM_INSTRUCTION_ERROR = 0x00004400,
256 VM_EXIT_REASON = 0x00004402,
257 VM_EXIT_INTR_INFO = 0x00004404,
258 VM_EXIT_INTR_ERROR_CODE = 0x00004406,
259 IDT_VECTORING_INFO_FIELD = 0x00004408,
260 IDT_VECTORING_ERROR_CODE = 0x0000440a,
261 VM_EXIT_INSTRUCTION_LEN = 0x0000440c,
262 VMX_INSTRUCTION_INFO = 0x0000440e,
263 GUEST_ES_LIMIT = 0x00004800,
264 GUEST_CS_LIMIT = 0x00004802,
265 GUEST_SS_LIMIT = 0x00004804,
266 GUEST_DS_LIMIT = 0x00004806,
267 GUEST_FS_LIMIT = 0x00004808,
268 GUEST_GS_LIMIT = 0x0000480a,
269 GUEST_LDTR_LIMIT = 0x0000480c,
270 GUEST_TR_LIMIT = 0x0000480e,
271 GUEST_GDTR_LIMIT = 0x00004810,
272 GUEST_IDTR_LIMIT = 0x00004812,
273 GUEST_ES_AR_BYTES = 0x00004814,
274 GUEST_CS_AR_BYTES = 0x00004816,
275 GUEST_SS_AR_BYTES = 0x00004818,
276 GUEST_DS_AR_BYTES = 0x0000481a,
277 GUEST_FS_AR_BYTES = 0x0000481c,
278 GUEST_GS_AR_BYTES = 0x0000481e,
279 GUEST_LDTR_AR_BYTES = 0x00004820,
280 GUEST_TR_AR_BYTES = 0x00004822,
281 GUEST_INTERRUPTIBILITY_INFO = 0x00004824,
282 GUEST_ACTIVITY_STATE = 0X00004826,
283 GUEST_SYSENTER_CS = 0x0000482A,
284 HOST_IA32_SYSENTER_CS = 0x00004c00,
285 CR0_GUEST_HOST_MASK = 0x00006000,
286 CR4_GUEST_HOST_MASK = 0x00006002,
287 CR0_READ_SHADOW = 0x00006004,
288 CR4_READ_SHADOW = 0x00006006,
289 CR3_TARGET_VALUE0 = 0x00006008,
290 CR3_TARGET_VALUE1 = 0x0000600a,
291 CR3_TARGET_VALUE2 = 0x0000600c,
292 CR3_TARGET_VALUE3 = 0x0000600e,
293 EXIT_QUALIFICATION = 0x00006400,
294 GUEST_LINEAR_ADDRESS = 0x0000640a,
295 GUEST_CR0 = 0x00006800,
296 GUEST_CR3 = 0x00006802,
297 GUEST_CR4 = 0x00006804,
298 GUEST_ES_BASE = 0x00006806,
299 GUEST_CS_BASE = 0x00006808,
300 GUEST_SS_BASE = 0x0000680a,
301 GUEST_DS_BASE = 0x0000680c,
302 GUEST_FS_BASE = 0x0000680e,
303 GUEST_GS_BASE = 0x00006810,
304 GUEST_LDTR_BASE = 0x00006812,
305 GUEST_TR_BASE = 0x00006814,
306 GUEST_GDTR_BASE = 0x00006816,
307 GUEST_IDTR_BASE = 0x00006818,
308 GUEST_DR7 = 0x0000681a,
309 GUEST_RSP = 0x0000681c,
310 GUEST_RIP = 0x0000681e,
311 GUEST_RFLAGS = 0x00006820,
312 GUEST_PENDING_DBG_EXCEPTIONS = 0x00006822,
313 GUEST_SYSENTER_ESP = 0x00006824,
314 GUEST_SYSENTER_EIP = 0x00006826,
315 HOST_CR0 = 0x00006c00,
316 HOST_CR3 = 0x00006c02,
317 HOST_CR4 = 0x00006c04,
318 HOST_FS_BASE = 0x00006c06,
319 HOST_GS_BASE = 0x00006c08,
320 HOST_TR_BASE = 0x00006c0a,
321 HOST_GDTR_BASE = 0x00006c0c,
322 HOST_IDTR_BASE = 0x00006c0e,
323 HOST_IA32_SYSENTER_ESP = 0x00006c10,
324 HOST_IA32_SYSENTER_EIP = 0x00006c12,
325 HOST_RSP = 0x00006c14,
326 HOST_RIP = 0x00006c16,
327};
328
6aa8b732
AK		 329/*
330 * Interruption-information format
331 */
332#define INTR_INFO_VECTOR_MASK 0xff /* 7:0 */
333#define INTR_INFO_INTR_TYPE_MASK 0x700 /* 10:8 */
2e11384c 334#define INTR_INFO_DELIVER_CODE_MASK 0x800 /* 11 */
f08864b4 335#define INTR_INFO_UNBLOCK_NMI 0x1000 /* 12 */
6aa8b732 336#define INTR_INFO_VALID_MASK 0x80000000 /* 31 */
f08864b4 337#define INTR_INFO_RESVD_BITS_MASK 0x7ffff000
6aa8b732
AK		 338
339#define VECTORING_INFO_VECTOR_MASK INTR_INFO_VECTOR_MASK
340#define VECTORING_INFO_TYPE_MASK INTR_INFO_INTR_TYPE_MASK
2e11384c 341#define VECTORING_INFO_DELIVER_CODE_MASK INTR_INFO_DELIVER_CODE_MASK
6aa8b732
AK		 342#define VECTORING_INFO_VALID_MASK INTR_INFO_VALID_MASK
343
344#define INTR_TYPE_EXT_INTR (0 << 8) /* external interrupt */
f08864b4 345#define INTR_TYPE_NMI_INTR (2 << 8) /* NMI */
8ab2d2e2 346#define INTR_TYPE_HARD_EXCEPTION (3 << 8) /* processor exception */
9c5623e3 347#define INTR_TYPE_SOFT_INTR (4 << 8) /* software interrupt */
8ab2d2e2 348#define INTR_TYPE_SOFT_EXCEPTION (6 << 8) /* software exception */
6aa8b732 349
f08864b4
SY		 350/* GUEST_INTERRUPTIBILITY_INFO flags. */
351#define GUEST_INTR_STATE_STI 0x00000001
352#define GUEST_INTR_STATE_MOV_SS 0x00000002
353#define GUEST_INTR_STATE_SMI 0x00000004
354#define GUEST_INTR_STATE_NMI 0x00000008
355
443381a8
AL		 356/* GUEST_ACTIVITY_STATE flags */
357#define GUEST_ACTIVITY_ACTIVE 0
358#define GUEST_ACTIVITY_HLT 1
359#define GUEST_ACTIVITY_SHUTDOWN 2
360#define GUEST_ACTIVITY_WAIT_SIPI 3
361
6aa8b732
AK		 362/*
363 * Exit Qualifications for MOV for Control Register Access
364 */
d77c26fc 365#define CONTROL_REG_ACCESS_NUM 0x7 /* 2:0, number of control reg.*/
6aa8b732 366#define CONTROL_REG_ACCESS_TYPE 0x30 /* 5:4, access type */
d77c26fc 367#define CONTROL_REG_ACCESS_REG 0xf00 /* 10:8, general purpose reg. */
6aa8b732
AK		 368#define LMSW_SOURCE_DATA_SHIFT 16
369#define LMSW_SOURCE_DATA (0xFFFF << LMSW_SOURCE_DATA_SHIFT) /* 16:31 lmsw source */
370#define REG_EAX (0 << 8)
371#define REG_ECX (1 << 8)
372#define REG_EDX (2 << 8)
373#define REG_EBX (3 << 8)
374#define REG_ESP (4 << 8)
375#define REG_EBP (5 << 8)
376#define REG_ESI (6 << 8)
377#define REG_EDI (7 << 8)
378#define REG_R8 (8 << 8)
379#define REG_R9 (9 << 8)
380#define REG_R10 (10 << 8)
381#define REG_R11 (11 << 8)
382#define REG_R12 (12 << 8)
383#define REG_R13 (13 << 8)
384#define REG_R14 (14 << 8)
385#define REG_R15 (15 << 8)
386
387/*
388 * Exit Qualifications for MOV for Debug Register Access
389 */
d77c26fc 390#define DEBUG_REG_ACCESS_NUM 0x7 /* 2:0, number of debug reg. */
6aa8b732
AK		 391#define DEBUG_REG_ACCESS_TYPE 0x10 /* 4, direction of access */
392#define TYPE_MOV_TO_DR (0 << 4)
393#define TYPE_MOV_FROM_DR (1 << 4)
42dbaa5a 394#define DEBUG_REG_ACCESS_REG(eq) (((eq) >> 8) & 0xf) /* 11:8, general purpose reg. */
6aa8b732
AK		 395
396
58fbbf26
KT		 397/*
398 * Exit Qualifications for APIC-Access
399 */
400#define APIC_ACCESS_OFFSET 0xfff /* 11:0, offset within the APIC page */
401#define APIC_ACCESS_TYPE 0xf000 /* 15:12, access type */
402#define TYPE_LINEAR_APIC_INST_READ (0 << 12)
403#define TYPE_LINEAR_APIC_INST_WRITE (1 << 12)
404#define TYPE_LINEAR_APIC_INST_FETCH (2 << 12)
405#define TYPE_LINEAR_APIC_EVENT (3 << 12)
406#define TYPE_PHYSICAL_APIC_EVENT (10 << 12)
407#define TYPE_PHYSICAL_APIC_INST (15 << 12)
408
6aa8b732
AK		 409/* segment AR */
410#define SEGMENT_AR_L_MASK (1 << 13)
411
6aa8b732
AK		 412#define AR_TYPE_ACCESSES_MASK 1
413#define AR_TYPE_READABLE_MASK (1 << 1)
414#define AR_TYPE_WRITEABLE_MASK (1 << 2)
415#define AR_TYPE_CODE_MASK (1 << 3)
416#define AR_TYPE_MASK 0x0f
417#define AR_TYPE_BUSY_64_TSS 11
418#define AR_TYPE_BUSY_32_TSS 11
419#define AR_TYPE_BUSY_16_TSS 3
420#define AR_TYPE_LDT 2
421
422#define AR_UNUSABLE_MASK (1 << 16)
423#define AR_S_MASK (1 << 4)
424#define AR_P_MASK (1 << 7)
425#define AR_L_MASK (1 << 13)
426#define AR_DB_MASK (1 << 14)
427#define AR_G_MASK (1 << 15)
428#define AR_DPL_SHIFT 5
429#define AR_DPL(ar) (((ar) >> AR_DPL_SHIFT) & 3)
430
431#define AR_RESERVD_MASK 0xfffe0f00
432
bbacc0c1
AW		 433#define TSS_PRIVATE_MEMSLOT (KVM_USER_MEM_SLOTS + 0)
434#define APIC_ACCESS_PAGE_PRIVATE_MEMSLOT (KVM_USER_MEM_SLOTS + 1)
435#define IDENTITY_PAGETABLE_PRIVATE_MEMSLOT (KVM_USER_MEM_SLOTS + 2)
f78e0e2e 436
2384d2b3
SY		 437#define VMX_NR_VPIDS (1 << 16)
438#define VMX_VPID_EXTENT_SINGLE_CONTEXT 1
439#define VMX_VPID_EXTENT_ALL_CONTEXT 2
440
d56f546d
SY		 441#define VMX_EPT_EXTENT_INDIVIDUAL_ADDR 0
442#define VMX_EPT_EXTENT_CONTEXT 1
443#define VMX_EPT_EXTENT_GLOBAL 2
e799794e
MT		 444
445#define VMX_EPT_EXECUTE_ONLY_BIT (1ull)
446#define VMX_EPT_PAGE_WALK_4_BIT (1ull << 6)
447#define VMX_EPTP_UC_BIT (1ull << 8)
448#define VMX_EPTP_WB_BIT (1ull << 14)
449#define VMX_EPT_2MB_PAGE_BIT (1ull << 16)
878403b7 450#define VMX_EPT_1GB_PAGE_BIT (1ull << 17)
2b3c5cbc 451#define VMX_EPT_AD_BIT (1ull << 21)
d56f546d
SY		 452#define VMX_EPT_EXTENT_CONTEXT_BIT (1ull << 25)
453#define VMX_EPT_EXTENT_GLOBAL_BIT (1ull << 26)
e799794e 454
518c8aee 455#define VMX_VPID_EXTENT_SINGLE_CONTEXT_BIT (1ull << 9) /* (41 - 32) */
b9d762fa 456#define VMX_VPID_EXTENT_GLOBAL_CONTEXT_BIT (1ull << 10) /* (42 - 32) */
518c8aee 457
67253af5 458#define VMX_EPT_DEFAULT_GAW 3
1439442c
SY		 459#define VMX_EPT_MAX_GAW 0x4
460#define VMX_EPT_MT_EPTE_SHIFT 3
461#define VMX_EPT_GAW_EPTP_SHIFT 3
aaf07bc2 462#define VMX_EPT_AD_ENABLE_BIT (1ull << 6)
1439442c
SY		 463#define VMX_EPT_DEFAULT_MT 0x6ull
464#define VMX_EPT_READABLE_MASK 0x1ull
465#define VMX_EPT_WRITABLE_MASK 0x2ull
466#define VMX_EPT_EXECUTABLE_MASK 0x4ull
a19a6d11 467#define VMX_EPT_IPAT_BIT (1ull << 6)
aaf07bc2
XH		 468#define VMX_EPT_ACCESS_BIT (1ull << 8)
469#define VMX_EPT_DIRTY_BIT (1ull << 9)
d56f546d 470
b7ebfb05
SY		 471#define VMX_EPT_IDENTITY_PAGETABLE_ADDR 0xfffbc000ul
472
eca70fc5
EH		 473
474#define ASM_VMX_VMCLEAR_RAX ".byte 0x66, 0x0f, 0xc7, 0x30"
475#define ASM_VMX_VMLAUNCH ".byte 0x0f, 0x01, 0xc2"
476#define ASM_VMX_VMRESUME ".byte 0x0f, 0x01, 0xc3"
477#define ASM_VMX_VMPTRLD_RAX ".byte 0x0f, 0xc7, 0x30"
478#define ASM_VMX_VMREAD_RDX_RAX ".byte 0x0f, 0x78, 0xd0"
479#define ASM_VMX_VMWRITE_RAX_RDX ".byte 0x0f, 0x79, 0xd0"
480#define ASM_VMX_VMWRITE_RSP_RDX ".byte 0x0f, 0x79, 0xd4"
481#define ASM_VMX_VMXOFF ".byte 0x0f, 0x01, 0xc4"
482#define ASM_VMX_VMXON_RAX ".byte 0xf3, 0x0f, 0xc7, 0x30"
483#define ASM_VMX_INVEPT ".byte 0x66, 0x0f, 0x38, 0x80, 0x08"
484#define ASM_VMX_INVVPID ".byte 0x66, 0x0f, 0x38, 0x81, 0x08"
485
19b95dba
AK		 486struct vmx_msr_entry {
487 u32 index;
488 u32 reserved;
489 u64 value;
490} __aligned(16);
eca70fc5 491
7c177938
NHE		 492/*
493 * Exit Qualifications for entry failure during or after loading guest state
494 */
495#define ENTRY_FAIL_DEFAULT 0
496#define ENTRY_FAIL_PDPTE 2
497#define ENTRY_FAIL_NMI 3
498#define ENTRY_FAIL_VMCS_LINK_PTR 4
499
0140caea
NHE		 500/*
501 * VM-instruction error numbers
502 */
503enum vm_instruction_error_number {
504 VMXERR_VMCALL_IN_VMX_ROOT_OPERATION = 1,
505 VMXERR_VMCLEAR_INVALID_ADDRESS = 2,
506 VMXERR_VMCLEAR_VMXON_POINTER = 3,
507 VMXERR_VMLAUNCH_NONCLEAR_VMCS = 4,
508 VMXERR_VMRESUME_NONLAUNCHED_VMCS = 5,
509 VMXERR_VMRESUME_AFTER_VMXOFF = 6,
510 VMXERR_ENTRY_INVALID_CONTROL_FIELD = 7,
511 VMXERR_ENTRY_INVALID_HOST_STATE_FIELD = 8,
512 VMXERR_VMPTRLD_INVALID_ADDRESS = 9,
513 VMXERR_VMPTRLD_VMXON_POINTER = 10,
514 VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID = 11,
515 VMXERR_UNSUPPORTED_VMCS_COMPONENT = 12,
516 VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT = 13,
517 VMXERR_VMXON_IN_VMX_ROOT_OPERATION = 15,
518 VMXERR_ENTRY_INVALID_EXECUTIVE_VMCS_POINTER = 16,
519 VMXERR_ENTRY_NONLAUNCHED_EXECUTIVE_VMCS = 17,
520 VMXERR_ENTRY_EXECUTIVE_VMCS_POINTER_NOT_VMXON_POINTER = 18,
521 VMXERR_VMCALL_NONCLEAR_VMCS = 19,
522 VMXERR_VMCALL_INVALID_VM_EXIT_CONTROL_FIELDS = 20,
523 VMXERR_VMCALL_INCORRECT_MSEG_REVISION_ID = 22,
524 VMXERR_VMXOFF_UNDER_DUAL_MONITOR_TREATMENT_OF_SMIS_AND_SMM = 23,
525 VMXERR_VMCALL_INVALID_SMM_MONITOR_FEATURES = 24,
526 VMXERR_ENTRY_INVALID_VM_EXECUTION_CONTROL_FIELDS_IN_EXECUTIVE_VMCS = 25,
527 VMXERR_ENTRY_EVENTS_BLOCKED_BY_MOV_SS = 26,
528 VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID = 28,
529};
530
6aa8b732 531#endif
26bf264e
XG		 532
533#endif
Linux kernel - Deliverables
This page took 0.526043 seconds and 5 git commands to generate.