Commit | Line | Data |
---|---|---|
de0428a7 KW |
1 | /* |
2 | * Performance events x86 architecture header | |
3 | * | |
4 | * Copyright (C) 2008 Thomas Gleixner <tglx@linutronix.de> | |
5 | * Copyright (C) 2008-2009 Red Hat, Inc., Ingo Molnar | |
6 | * Copyright (C) 2009 Jaswinder Singh Rajput | |
7 | * Copyright (C) 2009 Advanced Micro Devices, Inc., Robert Richter | |
8 | * Copyright (C) 2008-2009 Red Hat, Inc., Peter Zijlstra <pzijlstr@redhat.com> | |
9 | * Copyright (C) 2009 Intel Corporation, <markus.t.metzger@intel.com> | |
10 | * Copyright (C) 2009 Google, Inc., Stephane Eranian | |
11 | * | |
12 | * For licencing details see kernel-base/COPYING | |
13 | */ | |
14 | ||
15 | #include <linux/perf_event.h> | |
16 | ||
1c2ac3fd PZ |
17 | #if 0 |
18 | #undef wrmsrl | |
19 | #define wrmsrl(msr, val) \ | |
20 | do { \ | |
21 | unsigned int _msr = (msr); \ | |
22 | u64 _val = (val); \ | |
23 | trace_printk("wrmsrl(%x, %Lx)\n", (unsigned int)(_msr), \ | |
24 | (unsigned long long)(_val)); \ | |
25 | native_write_msr((_msr), (u32)(_val), (u32)(_val >> 32)); \ | |
26 | } while (0) | |
27 | #endif | |
28 | ||
de0428a7 KW |
29 | /* |
30 | * | NHM/WSM | SNB | | |
31 | * register ------------------------------- | |
32 | * | HT | no HT | HT | no HT | | |
33 | *----------------------------------------- | |
34 | * offcore | core | core | cpu | core | | |
35 | * lbr_sel | core | core | cpu | core | | |
36 | * ld_lat | cpu | core | cpu | core | | |
37 | *----------------------------------------- | |
38 | * | |
39 | * Given that there is a small number of shared regs, | |
40 | * we can pre-allocate their slot in the per-cpu | |
41 | * per-core reg tables. | |
42 | */ | |
43 | enum extra_reg_type { | |
44 | EXTRA_REG_NONE = -1, /* not used */ | |
45 | ||
46 | EXTRA_REG_RSP_0 = 0, /* offcore_response_0 */ | |
47 | EXTRA_REG_RSP_1 = 1, /* offcore_response_1 */ | |
b36817e8 | 48 | EXTRA_REG_LBR = 2, /* lbr_select */ |
f20093ee | 49 | EXTRA_REG_LDLAT = 3, /* ld_lat_threshold */ |
de0428a7 KW |
50 | |
51 | EXTRA_REG_MAX /* number of entries needed */ | |
52 | }; | |
53 | ||
54 | struct event_constraint { | |
55 | union { | |
56 | unsigned long idxmsk[BITS_TO_LONGS(X86_PMC_IDX_MAX)]; | |
57 | u64 idxmsk64; | |
58 | }; | |
59 | u64 code; | |
60 | u64 cmask; | |
61 | int weight; | |
bc1738f6 | 62 | int overlap; |
9fac2cf3 | 63 | int flags; |
de0428a7 | 64 | }; |
f20093ee | 65 | /* |
2f7f73a5 | 66 | * struct hw_perf_event.flags flags |
f20093ee | 67 | */ |
c857eb56 PZ |
68 | #define PERF_X86_EVENT_PEBS_LDLAT 0x0001 /* ld+ldlat data address sampling */ |
69 | #define PERF_X86_EVENT_PEBS_ST 0x0002 /* st data address sampling */ | |
70 | #define PERF_X86_EVENT_PEBS_ST_HSW 0x0004 /* haswell style datala, store */ | |
71 | #define PERF_X86_EVENT_COMMITTED 0x0008 /* event passed commit_txn */ | |
72 | #define PERF_X86_EVENT_PEBS_LD_HSW 0x0010 /* haswell style datala, load */ | |
73 | #define PERF_X86_EVENT_PEBS_NA_HSW 0x0020 /* haswell style datala, unknown */ | |
74 | #define PERF_X86_EVENT_EXCL 0x0040 /* HT exclusivity on counter */ | |
75 | #define PERF_X86_EVENT_DYNAMIC 0x0080 /* dynamic alloc'd constraint */ | |
76 | #define PERF_X86_EVENT_RDPMC_ALLOWED 0x0100 /* grant rdpmc permission */ | |
cc1790cf | 77 | #define PERF_X86_EVENT_EXCL_ACCT 0x0200 /* accounted EXCL event */ |
7911d3f7 | 78 | |
de0428a7 KW |
79 | |
80 | struct amd_nb { | |
81 | int nb_id; /* NorthBridge id */ | |
82 | int refcnt; /* reference count */ | |
83 | struct perf_event *owners[X86_PMC_IDX_MAX]; | |
84 | struct event_constraint event_constraints[X86_PMC_IDX_MAX]; | |
85 | }; | |
86 | ||
87 | /* The maximal number of PEBS events: */ | |
70ab7003 | 88 | #define MAX_PEBS_EVENTS 8 |
de0428a7 KW |
89 | |
90 | /* | |
91 | * A debug store configuration. | |
92 | * | |
93 | * We only support architectures that use 64bit fields. | |
94 | */ | |
95 | struct debug_store { | |
96 | u64 bts_buffer_base; | |
97 | u64 bts_index; | |
98 | u64 bts_absolute_maximum; | |
99 | u64 bts_interrupt_threshold; | |
100 | u64 pebs_buffer_base; | |
101 | u64 pebs_index; | |
102 | u64 pebs_absolute_maximum; | |
103 | u64 pebs_interrupt_threshold; | |
104 | u64 pebs_event_reset[MAX_PEBS_EVENTS]; | |
105 | }; | |
106 | ||
107 | /* | |
108 | * Per register state. | |
109 | */ | |
110 | struct er_account { | |
111 | raw_spinlock_t lock; /* per-core: protect structure */ | |
112 | u64 config; /* extra MSR config */ | |
113 | u64 reg; /* extra MSR number */ | |
114 | atomic_t ref; /* reference count */ | |
115 | }; | |
116 | ||
117 | /* | |
118 | * Per core/cpu state | |
119 | * | |
120 | * Used to coordinate shared registers between HT threads or | |
121 | * among events on a single PMU. | |
122 | */ | |
123 | struct intel_shared_regs { | |
124 | struct er_account regs[EXTRA_REG_MAX]; | |
125 | int refcnt; /* per-core: #HT threads */ | |
126 | unsigned core_id; /* per-core: core id */ | |
127 | }; | |
128 | ||
6f6539ca MD |
129 | enum intel_excl_state_type { |
130 | INTEL_EXCL_UNUSED = 0, /* counter is unused */ | |
131 | INTEL_EXCL_SHARED = 1, /* counter can be used by both threads */ | |
132 | INTEL_EXCL_EXCLUSIVE = 2, /* counter can be used by one thread only */ | |
133 | }; | |
134 | ||
135 | struct intel_excl_states { | |
136 | enum intel_excl_state_type init_state[X86_PMC_IDX_MAX]; | |
137 | enum intel_excl_state_type state[X86_PMC_IDX_MAX]; | |
e979121b | 138 | bool sched_started; /* true if scheduling has started */ |
6f6539ca MD |
139 | }; |
140 | ||
141 | struct intel_excl_cntrs { | |
142 | raw_spinlock_t lock; | |
143 | ||
144 | struct intel_excl_states states[2]; | |
145 | ||
cc1790cf PZ |
146 | union { |
147 | u16 has_exclusive[2]; | |
148 | u32 exclusive_present; | |
149 | }; | |
150 | ||
6f6539ca MD |
151 | int refcnt; /* per-core: #HT threads */ |
152 | unsigned core_id; /* per-core: core id */ | |
153 | }; | |
154 | ||
de0428a7 KW |
155 | #define MAX_LBR_ENTRIES 16 |
156 | ||
90413464 SE |
157 | enum { |
158 | X86_PERF_KFREE_SHARED = 0, | |
159 | X86_PERF_KFREE_EXCL = 1, | |
160 | X86_PERF_KFREE_MAX | |
161 | }; | |
162 | ||
de0428a7 KW |
163 | struct cpu_hw_events { |
164 | /* | |
165 | * Generic x86 PMC bits | |
166 | */ | |
167 | struct perf_event *events[X86_PMC_IDX_MAX]; /* in counter order */ | |
168 | unsigned long active_mask[BITS_TO_LONGS(X86_PMC_IDX_MAX)]; | |
169 | unsigned long running[BITS_TO_LONGS(X86_PMC_IDX_MAX)]; | |
170 | int enabled; | |
171 | ||
c347a2f1 PZ |
172 | int n_events; /* the # of events in the below arrays */ |
173 | int n_added; /* the # last events in the below arrays; | |
174 | they've never been enabled yet */ | |
175 | int n_txn; /* the # last events in the below arrays; | |
176 | added in the current transaction */ | |
de0428a7 KW |
177 | int assign[X86_PMC_IDX_MAX]; /* event to counter assignment */ |
178 | u64 tags[X86_PMC_IDX_MAX]; | |
b371b594 | 179 | |
de0428a7 | 180 | struct perf_event *event_list[X86_PMC_IDX_MAX]; /* in enabled order */ |
b371b594 PZ |
181 | struct event_constraint *event_constraint[X86_PMC_IDX_MAX]; |
182 | ||
cc1790cf | 183 | int n_excl; /* the number of exclusive events */ |
de0428a7 KW |
184 | |
185 | unsigned int group_flag; | |
5a425294 | 186 | int is_fake; |
de0428a7 KW |
187 | |
188 | /* | |
189 | * Intel DebugStore bits | |
190 | */ | |
191 | struct debug_store *ds; | |
192 | u64 pebs_enabled; | |
193 | ||
194 | /* | |
195 | * Intel LBR bits | |
196 | */ | |
197 | int lbr_users; | |
198 | void *lbr_context; | |
199 | struct perf_branch_stack lbr_stack; | |
200 | struct perf_branch_entry lbr_entries[MAX_LBR_ENTRIES]; | |
b36817e8 | 201 | struct er_account *lbr_sel; |
3e702ff6 | 202 | u64 br_sel; |
de0428a7 | 203 | |
144d31e6 GN |
204 | /* |
205 | * Intel host/guest exclude bits | |
206 | */ | |
207 | u64 intel_ctrl_guest_mask; | |
208 | u64 intel_ctrl_host_mask; | |
209 | struct perf_guest_switch_msr guest_switch_msrs[X86_PMC_IDX_MAX]; | |
210 | ||
2b9e344d PZ |
211 | /* |
212 | * Intel checkpoint mask | |
213 | */ | |
214 | u64 intel_cp_status; | |
215 | ||
de0428a7 KW |
216 | /* |
217 | * manage shared (per-core, per-cpu) registers | |
218 | * used on Intel NHM/WSM/SNB | |
219 | */ | |
220 | struct intel_shared_regs *shared_regs; | |
6f6539ca MD |
221 | /* |
222 | * manage exclusive counter access between hyperthread | |
223 | */ | |
224 | struct event_constraint *constraint_list; /* in enable order */ | |
225 | struct intel_excl_cntrs *excl_cntrs; | |
226 | int excl_thread_id; /* 0 or 1 */ | |
de0428a7 KW |
227 | |
228 | /* | |
229 | * AMD specific bits | |
230 | */ | |
1018faa6 JR |
231 | struct amd_nb *amd_nb; |
232 | /* Inverted mask of bits to clear in the perf_ctr ctrl registers */ | |
233 | u64 perf_ctr_virt_mask; | |
de0428a7 | 234 | |
90413464 | 235 | void *kfree_on_online[X86_PERF_KFREE_MAX]; |
de0428a7 KW |
236 | }; |
237 | ||
9fac2cf3 | 238 | #define __EVENT_CONSTRAINT(c, n, m, w, o, f) {\ |
de0428a7 KW |
239 | { .idxmsk64 = (n) }, \ |
240 | .code = (c), \ | |
241 | .cmask = (m), \ | |
242 | .weight = (w), \ | |
bc1738f6 | 243 | .overlap = (o), \ |
9fac2cf3 | 244 | .flags = f, \ |
de0428a7 KW |
245 | } |
246 | ||
247 | #define EVENT_CONSTRAINT(c, n, m) \ | |
9fac2cf3 | 248 | __EVENT_CONSTRAINT(c, n, m, HWEIGHT(n), 0, 0) |
bc1738f6 | 249 | |
6f6539ca MD |
250 | #define INTEL_EXCLEVT_CONSTRAINT(c, n) \ |
251 | __EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT, HWEIGHT(n),\ | |
252 | 0, PERF_X86_EVENT_EXCL) | |
253 | ||
bc1738f6 RR |
254 | /* |
255 | * The overlap flag marks event constraints with overlapping counter | |
256 | * masks. This is the case if the counter mask of such an event is not | |
257 | * a subset of any other counter mask of a constraint with an equal or | |
258 | * higher weight, e.g.: | |
259 | * | |
260 | * c_overlaps = EVENT_CONSTRAINT_OVERLAP(0, 0x09, 0); | |
261 | * c_another1 = EVENT_CONSTRAINT(0, 0x07, 0); | |
262 | * c_another2 = EVENT_CONSTRAINT(0, 0x38, 0); | |
263 | * | |
264 | * The event scheduler may not select the correct counter in the first | |
265 | * cycle because it needs to know which subsequent events will be | |
266 | * scheduled. It may fail to schedule the events then. So we set the | |
267 | * overlap flag for such constraints to give the scheduler a hint which | |
268 | * events to select for counter rescheduling. | |
269 | * | |
270 | * Care must be taken as the rescheduling algorithm is O(n!) which | |
271 | * will increase scheduling cycles for an over-commited system | |
272 | * dramatically. The number of such EVENT_CONSTRAINT_OVERLAP() macros | |
273 | * and its counter masks must be kept at a minimum. | |
274 | */ | |
275 | #define EVENT_CONSTRAINT_OVERLAP(c, n, m) \ | |
9fac2cf3 | 276 | __EVENT_CONSTRAINT(c, n, m, HWEIGHT(n), 1, 0) |
de0428a7 KW |
277 | |
278 | /* | |
279 | * Constraint on the Event code. | |
280 | */ | |
281 | #define INTEL_EVENT_CONSTRAINT(c, n) \ | |
282 | EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT) | |
283 | ||
284 | /* | |
285 | * Constraint on the Event code + UMask + fixed-mask | |
286 | * | |
287 | * filter mask to validate fixed counter events. | |
288 | * the following filters disqualify for fixed counters: | |
289 | * - inv | |
290 | * - edge | |
291 | * - cnt-mask | |
3a632cb2 AK |
292 | * - in_tx |
293 | * - in_tx_checkpointed | |
de0428a7 KW |
294 | * The other filters are supported by fixed counters. |
295 | * The any-thread option is supported starting with v3. | |
296 | */ | |
3a632cb2 | 297 | #define FIXED_EVENT_FLAGS (X86_RAW_EVENT_MASK|HSW_IN_TX|HSW_IN_TX_CHECKPOINTED) |
de0428a7 | 298 | #define FIXED_EVENT_CONSTRAINT(c, n) \ |
3a632cb2 | 299 | EVENT_CONSTRAINT(c, (1ULL << (32+n)), FIXED_EVENT_FLAGS) |
de0428a7 KW |
300 | |
301 | /* | |
302 | * Constraint on the Event code + UMask | |
303 | */ | |
304 | #define INTEL_UEVENT_CONSTRAINT(c, n) \ | |
305 | EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK) | |
306 | ||
7550ddff AK |
307 | /* Like UEVENT_CONSTRAINT, but match flags too */ |
308 | #define INTEL_FLAGS_UEVENT_CONSTRAINT(c, n) \ | |
309 | EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS) | |
310 | ||
e979121b MD |
311 | #define INTEL_EXCLUEVT_CONSTRAINT(c, n) \ |
312 | __EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK, \ | |
313 | HWEIGHT(n), 0, PERF_X86_EVENT_EXCL) | |
314 | ||
f20093ee | 315 | #define INTEL_PLD_CONSTRAINT(c, n) \ |
86a04461 | 316 | __EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \ |
f20093ee SE |
317 | HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LDLAT) |
318 | ||
9ad64c0f | 319 | #define INTEL_PST_CONSTRAINT(c, n) \ |
86a04461 | 320 | __EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \ |
9ad64c0f SE |
321 | HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST) |
322 | ||
86a04461 AK |
323 | /* Event constraint, but match on all event flags too. */ |
324 | #define INTEL_FLAGS_EVENT_CONSTRAINT(c, n) \ | |
325 | EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS) | |
326 | ||
327 | /* Check only flags, but allow all event/umask */ | |
328 | #define INTEL_ALL_EVENT_CONSTRAINT(code, n) \ | |
329 | EVENT_CONSTRAINT(code, n, X86_ALL_EVENT_FLAGS) | |
330 | ||
331 | /* Check flags and event code, and set the HSW store flag */ | |
332 | #define INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_ST(code, n) \ | |
333 | __EVENT_CONSTRAINT(code, n, \ | |
334 | ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \ | |
335 | HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST_HSW) | |
336 | ||
337 | /* Check flags and event code, and set the HSW load flag */ | |
338 | #define INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_LD(code, n) \ | |
b63b4b45 | 339 | __EVENT_CONSTRAINT(code, n, \ |
86a04461 AK |
340 | ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \ |
341 | HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LD_HSW) | |
342 | ||
b63b4b45 MD |
343 | #define INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_XLD(code, n) \ |
344 | __EVENT_CONSTRAINT(code, n, \ | |
345 | ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \ | |
346 | HWEIGHT(n), 0, \ | |
347 | PERF_X86_EVENT_PEBS_LD_HSW|PERF_X86_EVENT_EXCL) | |
348 | ||
86a04461 AK |
349 | /* Check flags and event code/umask, and set the HSW store flag */ |
350 | #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST(code, n) \ | |
351 | __EVENT_CONSTRAINT(code, n, \ | |
352 | INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \ | |
f9134f36 AK |
353 | HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST_HSW) |
354 | ||
b63b4b45 MD |
355 | #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XST(code, n) \ |
356 | __EVENT_CONSTRAINT(code, n, \ | |
357 | INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \ | |
358 | HWEIGHT(n), 0, \ | |
359 | PERF_X86_EVENT_PEBS_ST_HSW|PERF_X86_EVENT_EXCL) | |
360 | ||
86a04461 AK |
361 | /* Check flags and event code/umask, and set the HSW load flag */ |
362 | #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD(code, n) \ | |
363 | __EVENT_CONSTRAINT(code, n, \ | |
364 | INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \ | |
365 | HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LD_HSW) | |
366 | ||
b63b4b45 MD |
367 | #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XLD(code, n) \ |
368 | __EVENT_CONSTRAINT(code, n, \ | |
369 | INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \ | |
370 | HWEIGHT(n), 0, \ | |
371 | PERF_X86_EVENT_PEBS_LD_HSW|PERF_X86_EVENT_EXCL) | |
372 | ||
86a04461 AK |
373 | /* Check flags and event code/umask, and set the HSW N/A flag */ |
374 | #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_NA(code, n) \ | |
375 | __EVENT_CONSTRAINT(code, n, \ | |
376 | INTEL_ARCH_EVENT_MASK|INTEL_ARCH_EVENT_MASK, \ | |
377 | HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_NA_HSW) | |
378 | ||
379 | ||
cf30d52e MD |
380 | /* |
381 | * We define the end marker as having a weight of -1 | |
382 | * to enable blacklisting of events using a counter bitmask | |
383 | * of zero and thus a weight of zero. | |
384 | * The end marker has a weight that cannot possibly be | |
385 | * obtained from counting the bits in the bitmask. | |
386 | */ | |
387 | #define EVENT_CONSTRAINT_END { .weight = -1 } | |
de0428a7 | 388 | |
cf30d52e MD |
389 | /* |
390 | * Check for end marker with weight == -1 | |
391 | */ | |
de0428a7 | 392 | #define for_each_event_constraint(e, c) \ |
cf30d52e | 393 | for ((e) = (c); (e)->weight != -1; (e)++) |
de0428a7 KW |
394 | |
395 | /* | |
396 | * Extra registers for specific events. | |
397 | * | |
398 | * Some events need large masks and require external MSRs. | |
399 | * Those extra MSRs end up being shared for all events on | |
400 | * a PMU and sometimes between PMU of sibling HT threads. | |
401 | * In either case, the kernel needs to handle conflicting | |
402 | * accesses to those extra, shared, regs. The data structure | |
403 | * to manage those registers is stored in cpu_hw_event. | |
404 | */ | |
405 | struct extra_reg { | |
406 | unsigned int event; | |
407 | unsigned int msr; | |
408 | u64 config_mask; | |
409 | u64 valid_mask; | |
410 | int idx; /* per_xxx->regs[] reg index */ | |
338b522c | 411 | bool extra_msr_access; |
de0428a7 KW |
412 | }; |
413 | ||
414 | #define EVENT_EXTRA_REG(e, ms, m, vm, i) { \ | |
338b522c KL |
415 | .event = (e), \ |
416 | .msr = (ms), \ | |
417 | .config_mask = (m), \ | |
418 | .valid_mask = (vm), \ | |
419 | .idx = EXTRA_REG_##i, \ | |
420 | .extra_msr_access = true, \ | |
de0428a7 KW |
421 | } |
422 | ||
423 | #define INTEL_EVENT_EXTRA_REG(event, msr, vm, idx) \ | |
424 | EVENT_EXTRA_REG(event, msr, ARCH_PERFMON_EVENTSEL_EVENT, vm, idx) | |
425 | ||
f20093ee SE |
426 | #define INTEL_UEVENT_EXTRA_REG(event, msr, vm, idx) \ |
427 | EVENT_EXTRA_REG(event, msr, ARCH_PERFMON_EVENTSEL_EVENT | \ | |
428 | ARCH_PERFMON_EVENTSEL_UMASK, vm, idx) | |
429 | ||
430 | #define INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(c) \ | |
431 | INTEL_UEVENT_EXTRA_REG(c, \ | |
432 | MSR_PEBS_LD_LAT_THRESHOLD, \ | |
433 | 0xffff, \ | |
434 | LDLAT) | |
435 | ||
de0428a7 KW |
436 | #define EVENT_EXTRA_END EVENT_EXTRA_REG(0, 0, 0, 0, RSP_0) |
437 | ||
438 | union perf_capabilities { | |
439 | struct { | |
440 | u64 lbr_format:6; | |
441 | u64 pebs_trap:1; | |
442 | u64 pebs_arch_reg:1; | |
443 | u64 pebs_format:4; | |
444 | u64 smm_freeze:1; | |
069e0c3c AK |
445 | /* |
446 | * PMU supports separate counter range for writing | |
447 | * values > 32bit. | |
448 | */ | |
449 | u64 full_width_write:1; | |
de0428a7 KW |
450 | }; |
451 | u64 capabilities; | |
452 | }; | |
453 | ||
c1d6f42f PZ |
454 | struct x86_pmu_quirk { |
455 | struct x86_pmu_quirk *next; | |
456 | void (*func)(void); | |
457 | }; | |
458 | ||
f9b4eeb8 PZ |
459 | union x86_pmu_config { |
460 | struct { | |
461 | u64 event:8, | |
462 | umask:8, | |
463 | usr:1, | |
464 | os:1, | |
465 | edge:1, | |
466 | pc:1, | |
467 | interrupt:1, | |
468 | __reserved1:1, | |
469 | en:1, | |
470 | inv:1, | |
471 | cmask:8, | |
472 | event2:4, | |
473 | __reserved2:4, | |
474 | go:1, | |
475 | ho:1; | |
476 | } bits; | |
477 | u64 value; | |
478 | }; | |
479 | ||
480 | #define X86_CONFIG(args...) ((union x86_pmu_config){.bits = {args}}).value | |
481 | ||
48070342 AS |
482 | enum { |
483 | x86_lbr_exclusive_lbr, | |
8062382c | 484 | x86_lbr_exclusive_bts, |
48070342 AS |
485 | x86_lbr_exclusive_pt, |
486 | x86_lbr_exclusive_max, | |
487 | }; | |
488 | ||
de0428a7 KW |
489 | /* |
490 | * struct x86_pmu - generic x86 pmu | |
491 | */ | |
492 | struct x86_pmu { | |
493 | /* | |
494 | * Generic x86 PMC bits | |
495 | */ | |
496 | const char *name; | |
497 | int version; | |
498 | int (*handle_irq)(struct pt_regs *); | |
499 | void (*disable_all)(void); | |
500 | void (*enable_all)(int added); | |
501 | void (*enable)(struct perf_event *); | |
502 | void (*disable)(struct perf_event *); | |
503 | int (*hw_config)(struct perf_event *event); | |
504 | int (*schedule_events)(struct cpu_hw_events *cpuc, int n, int *assign); | |
505 | unsigned eventsel; | |
506 | unsigned perfctr; | |
4c1fd17a | 507 | int (*addr_offset)(int index, bool eventsel); |
0fbdad07 | 508 | int (*rdpmc_index)(int index); |
de0428a7 KW |
509 | u64 (*event_map)(int); |
510 | int max_events; | |
511 | int num_counters; | |
512 | int num_counters_fixed; | |
513 | int cntval_bits; | |
514 | u64 cntval_mask; | |
ffb871bc GN |
515 | union { |
516 | unsigned long events_maskl; | |
517 | unsigned long events_mask[BITS_TO_LONGS(ARCH_PERFMON_EVENTS_COUNT)]; | |
518 | }; | |
519 | int events_mask_len; | |
de0428a7 KW |
520 | int apic; |
521 | u64 max_period; | |
522 | struct event_constraint * | |
523 | (*get_event_constraints)(struct cpu_hw_events *cpuc, | |
79cba822 | 524 | int idx, |
de0428a7 KW |
525 | struct perf_event *event); |
526 | ||
527 | void (*put_event_constraints)(struct cpu_hw_events *cpuc, | |
528 | struct perf_event *event); | |
c5362c0c | 529 | |
b371b594 | 530 | void (*commit_scheduling)(struct cpu_hw_events *cpuc, int idx, int cntr); |
c5362c0c MD |
531 | |
532 | void (*start_scheduling)(struct cpu_hw_events *cpuc); | |
533 | ||
534 | void (*stop_scheduling)(struct cpu_hw_events *cpuc); | |
535 | ||
de0428a7 | 536 | struct event_constraint *event_constraints; |
c1d6f42f | 537 | struct x86_pmu_quirk *quirks; |
de0428a7 | 538 | int perfctr_second_write; |
72db5596 | 539 | bool late_ack; |
294fe0f5 | 540 | unsigned (*limit_period)(struct perf_event *event, unsigned l); |
de0428a7 | 541 | |
0c9d42ed PZ |
542 | /* |
543 | * sysfs attrs | |
544 | */ | |
e97df763 | 545 | int attr_rdpmc_broken; |
0c9d42ed | 546 | int attr_rdpmc; |
641cc938 | 547 | struct attribute **format_attrs; |
f20093ee | 548 | struct attribute **event_attrs; |
0c9d42ed | 549 | |
a4747393 | 550 | ssize_t (*events_sysfs_show)(char *page, u64 config); |
1a6461b1 | 551 | struct attribute **cpu_events; |
a4747393 | 552 | |
0c9d42ed PZ |
553 | /* |
554 | * CPU Hotplug hooks | |
555 | */ | |
de0428a7 KW |
556 | int (*cpu_prepare)(int cpu); |
557 | void (*cpu_starting)(int cpu); | |
558 | void (*cpu_dying)(int cpu); | |
559 | void (*cpu_dead)(int cpu); | |
c93dc84c PZ |
560 | |
561 | void (*check_microcode)(void); | |
ba532500 YZ |
562 | void (*sched_task)(struct perf_event_context *ctx, |
563 | bool sched_in); | |
de0428a7 KW |
564 | |
565 | /* | |
566 | * Intel Arch Perfmon v2+ | |
567 | */ | |
568 | u64 intel_ctrl; | |
569 | union perf_capabilities intel_cap; | |
570 | ||
571 | /* | |
572 | * Intel DebugStore bits | |
573 | */ | |
597ed953 | 574 | unsigned int bts :1, |
3e0091e2 PZ |
575 | bts_active :1, |
576 | pebs :1, | |
577 | pebs_active :1, | |
578 | pebs_broken :1; | |
de0428a7 KW |
579 | int pebs_record_size; |
580 | void (*drain_pebs)(struct pt_regs *regs); | |
581 | struct event_constraint *pebs_constraints; | |
0780c927 | 582 | void (*pebs_aliases)(struct perf_event *event); |
70ab7003 | 583 | int max_pebs_events; |
de0428a7 KW |
584 | |
585 | /* | |
586 | * Intel LBR | |
587 | */ | |
588 | unsigned long lbr_tos, lbr_from, lbr_to; /* MSR base regs */ | |
589 | int lbr_nr; /* hardware stack size */ | |
b36817e8 SE |
590 | u64 lbr_sel_mask; /* LBR_SELECT valid bits */ |
591 | const int *lbr_sel_map; /* lbr_select mappings */ | |
b7af41a1 | 592 | bool lbr_double_abort; /* duplicated lbr aborts */ |
de0428a7 | 593 | |
48070342 AS |
594 | /* |
595 | * Intel PT/LBR/BTS are exclusive | |
596 | */ | |
597 | atomic_t lbr_exclusive[x86_lbr_exclusive_max]; | |
598 | ||
de0428a7 KW |
599 | /* |
600 | * Extra registers for events | |
601 | */ | |
602 | struct extra_reg *extra_regs; | |
9a5e3fb5 | 603 | unsigned int flags; |
144d31e6 GN |
604 | |
605 | /* | |
606 | * Intel host/guest support (KVM) | |
607 | */ | |
608 | struct perf_guest_switch_msr *(*guest_get_msrs)(int *nr); | |
de0428a7 KW |
609 | }; |
610 | ||
e18bf526 YZ |
611 | struct x86_perf_task_context { |
612 | u64 lbr_from[MAX_LBR_ENTRIES]; | |
613 | u64 lbr_to[MAX_LBR_ENTRIES]; | |
614 | int lbr_callstack_users; | |
615 | int lbr_stack_state; | |
616 | }; | |
617 | ||
c1d6f42f PZ |
618 | #define x86_add_quirk(func_) \ |
619 | do { \ | |
620 | static struct x86_pmu_quirk __quirk __initdata = { \ | |
621 | .func = func_, \ | |
622 | }; \ | |
623 | __quirk.next = x86_pmu.quirks; \ | |
624 | x86_pmu.quirks = &__quirk; \ | |
625 | } while (0) | |
626 | ||
9a5e3fb5 SE |
627 | /* |
628 | * x86_pmu flags | |
629 | */ | |
630 | #define PMU_FL_NO_HT_SHARING 0x1 /* no hyper-threading resource sharing */ | |
631 | #define PMU_FL_HAS_RSP_1 0x2 /* has 2 equivalent offcore_rsp regs */ | |
6f6539ca | 632 | #define PMU_FL_EXCL_CNTRS 0x4 /* has exclusive counter requirements */ |
b37609c3 | 633 | #define PMU_FL_EXCL_ENABLED 0x8 /* exclusive counter active */ |
de0428a7 | 634 | |
3a54aaa0 SE |
635 | #define EVENT_VAR(_id) event_attr_##_id |
636 | #define EVENT_PTR(_id) &event_attr_##_id.attr.attr | |
637 | ||
638 | #define EVENT_ATTR(_name, _id) \ | |
639 | static struct perf_pmu_events_attr EVENT_VAR(_id) = { \ | |
640 | .attr = __ATTR(_name, 0444, events_sysfs_show, NULL), \ | |
641 | .id = PERF_COUNT_HW_##_id, \ | |
642 | .event_str = NULL, \ | |
643 | }; | |
644 | ||
645 | #define EVENT_ATTR_STR(_name, v, str) \ | |
646 | static struct perf_pmu_events_attr event_attr_##v = { \ | |
647 | .attr = __ATTR(_name, 0444, events_sysfs_show, NULL), \ | |
648 | .id = 0, \ | |
649 | .event_str = str, \ | |
650 | }; | |
651 | ||
de0428a7 KW |
652 | extern struct x86_pmu x86_pmu __read_mostly; |
653 | ||
e9d7f7cd YZ |
654 | static inline bool x86_pmu_has_lbr_callstack(void) |
655 | { | |
656 | return x86_pmu.lbr_sel_map && | |
657 | x86_pmu.lbr_sel_map[PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT] > 0; | |
658 | } | |
659 | ||
de0428a7 KW |
660 | DECLARE_PER_CPU(struct cpu_hw_events, cpu_hw_events); |
661 | ||
662 | int x86_perf_event_set_period(struct perf_event *event); | |
663 | ||
664 | /* | |
665 | * Generalized hw caching related hw_event table, filled | |
666 | * in on a per model basis. A value of 0 means | |
667 | * 'not supported', -1 means 'hw_event makes no sense on | |
668 | * this CPU', any other value means the raw hw_event | |
669 | * ID. | |
670 | */ | |
671 | ||
672 | #define C(x) PERF_COUNT_HW_CACHE_##x | |
673 | ||
674 | extern u64 __read_mostly hw_cache_event_ids | |
675 | [PERF_COUNT_HW_CACHE_MAX] | |
676 | [PERF_COUNT_HW_CACHE_OP_MAX] | |
677 | [PERF_COUNT_HW_CACHE_RESULT_MAX]; | |
678 | extern u64 __read_mostly hw_cache_extra_regs | |
679 | [PERF_COUNT_HW_CACHE_MAX] | |
680 | [PERF_COUNT_HW_CACHE_OP_MAX] | |
681 | [PERF_COUNT_HW_CACHE_RESULT_MAX]; | |
682 | ||
683 | u64 x86_perf_event_update(struct perf_event *event); | |
684 | ||
de0428a7 KW |
685 | static inline unsigned int x86_pmu_config_addr(int index) |
686 | { | |
4c1fd17a JS |
687 | return x86_pmu.eventsel + (x86_pmu.addr_offset ? |
688 | x86_pmu.addr_offset(index, true) : index); | |
de0428a7 KW |
689 | } |
690 | ||
691 | static inline unsigned int x86_pmu_event_addr(int index) | |
692 | { | |
4c1fd17a JS |
693 | return x86_pmu.perfctr + (x86_pmu.addr_offset ? |
694 | x86_pmu.addr_offset(index, false) : index); | |
de0428a7 KW |
695 | } |
696 | ||
0fbdad07 JS |
697 | static inline int x86_pmu_rdpmc_index(int index) |
698 | { | |
699 | return x86_pmu.rdpmc_index ? x86_pmu.rdpmc_index(index) : index; | |
700 | } | |
701 | ||
48070342 AS |
702 | int x86_add_exclusive(unsigned int what); |
703 | ||
704 | void x86_del_exclusive(unsigned int what); | |
705 | ||
706 | void hw_perf_lbr_event_destroy(struct perf_event *event); | |
707 | ||
de0428a7 KW |
708 | int x86_setup_perfctr(struct perf_event *event); |
709 | ||
710 | int x86_pmu_hw_config(struct perf_event *event); | |
711 | ||
712 | void x86_pmu_disable_all(void); | |
713 | ||
714 | static inline void __x86_pmu_enable_event(struct hw_perf_event *hwc, | |
715 | u64 enable_mask) | |
716 | { | |
1018faa6 JR |
717 | u64 disable_mask = __this_cpu_read(cpu_hw_events.perf_ctr_virt_mask); |
718 | ||
de0428a7 KW |
719 | if (hwc->extra_reg.reg) |
720 | wrmsrl(hwc->extra_reg.reg, hwc->extra_reg.config); | |
1018faa6 | 721 | wrmsrl(hwc->config_base, (hwc->config | enable_mask) & ~disable_mask); |
de0428a7 KW |
722 | } |
723 | ||
724 | void x86_pmu_enable_all(int added); | |
725 | ||
b371b594 | 726 | int perf_assign_events(struct event_constraint **constraints, int n, |
cc1790cf | 727 | int wmin, int wmax, int gpmax, int *assign); |
de0428a7 KW |
728 | int x86_schedule_events(struct cpu_hw_events *cpuc, int n, int *assign); |
729 | ||
730 | void x86_pmu_stop(struct perf_event *event, int flags); | |
731 | ||
732 | static inline void x86_pmu_disable_event(struct perf_event *event) | |
733 | { | |
734 | struct hw_perf_event *hwc = &event->hw; | |
735 | ||
736 | wrmsrl(hwc->config_base, hwc->config); | |
737 | } | |
738 | ||
739 | void x86_pmu_enable_event(struct perf_event *event); | |
740 | ||
741 | int x86_pmu_handle_irq(struct pt_regs *regs); | |
742 | ||
743 | extern struct event_constraint emptyconstraint; | |
744 | ||
745 | extern struct event_constraint unconstrained; | |
746 | ||
3e702ff6 SE |
747 | static inline bool kernel_ip(unsigned long ip) |
748 | { | |
749 | #ifdef CONFIG_X86_32 | |
750 | return ip > PAGE_OFFSET; | |
751 | #else | |
752 | return (long)ip < 0; | |
753 | #endif | |
754 | } | |
755 | ||
d07bdfd3 PZ |
756 | /* |
757 | * Not all PMUs provide the right context information to place the reported IP | |
758 | * into full context. Specifically segment registers are typically not | |
759 | * supplied. | |
760 | * | |
761 | * Assuming the address is a linear address (it is for IBS), we fake the CS and | |
762 | * vm86 mode using the known zero-based code segment and 'fix up' the registers | |
763 | * to reflect this. | |
764 | * | |
765 | * Intel PEBS/LBR appear to typically provide the effective address, nothing | |
766 | * much we can do about that but pray and treat it like a linear address. | |
767 | */ | |
768 | static inline void set_linear_ip(struct pt_regs *regs, unsigned long ip) | |
769 | { | |
770 | regs->cs = kernel_ip(ip) ? __KERNEL_CS : __USER_CS; | |
771 | if (regs->flags & X86_VM_MASK) | |
772 | regs->flags ^= (PERF_EFLAGS_VM | X86_VM_MASK); | |
773 | regs->ip = ip; | |
774 | } | |
775 | ||
0bf79d44 | 776 | ssize_t x86_event_sysfs_show(char *page, u64 config, u64 event); |
20550a43 | 777 | ssize_t intel_event_sysfs_show(char *page, u64 config); |
43c032fe | 778 | |
de0428a7 KW |
779 | #ifdef CONFIG_CPU_SUP_AMD |
780 | ||
781 | int amd_pmu_init(void); | |
782 | ||
783 | #else /* CONFIG_CPU_SUP_AMD */ | |
784 | ||
785 | static inline int amd_pmu_init(void) | |
786 | { | |
787 | return 0; | |
788 | } | |
789 | ||
790 | #endif /* CONFIG_CPU_SUP_AMD */ | |
791 | ||
792 | #ifdef CONFIG_CPU_SUP_INTEL | |
793 | ||
48070342 AS |
794 | static inline bool intel_pmu_needs_lbr_smpl(struct perf_event *event) |
795 | { | |
796 | /* user explicitly requested branch sampling */ | |
797 | if (has_branch_stack(event)) | |
798 | return true; | |
799 | ||
800 | /* implicit branch sampling to correct PEBS skid */ | |
801 | if (x86_pmu.intel_cap.pebs_trap && event->attr.precise_ip > 1 && | |
802 | x86_pmu.intel_cap.pebs_format < 2) | |
803 | return true; | |
804 | ||
805 | return false; | |
806 | } | |
807 | ||
808 | static inline bool intel_pmu_has_bts(struct perf_event *event) | |
809 | { | |
810 | if (event->attr.config == PERF_COUNT_HW_BRANCH_INSTRUCTIONS && | |
811 | !event->attr.freq && event->hw.sample_period == 1) | |
812 | return true; | |
813 | ||
814 | return false; | |
815 | } | |
816 | ||
de0428a7 KW |
817 | int intel_pmu_save_and_restart(struct perf_event *event); |
818 | ||
819 | struct event_constraint * | |
79cba822 SE |
820 | x86_get_event_constraints(struct cpu_hw_events *cpuc, int idx, |
821 | struct perf_event *event); | |
de0428a7 KW |
822 | |
823 | struct intel_shared_regs *allocate_shared_regs(int cpu); | |
824 | ||
825 | int intel_pmu_init(void); | |
826 | ||
827 | void init_debug_store_on_cpu(int cpu); | |
828 | ||
829 | void fini_debug_store_on_cpu(int cpu); | |
830 | ||
831 | void release_ds_buffers(void); | |
832 | ||
833 | void reserve_ds_buffers(void); | |
834 | ||
835 | extern struct event_constraint bts_constraint; | |
836 | ||
837 | void intel_pmu_enable_bts(u64 config); | |
838 | ||
839 | void intel_pmu_disable_bts(void); | |
840 | ||
841 | int intel_pmu_drain_bts_buffer(void); | |
842 | ||
843 | extern struct event_constraint intel_core2_pebs_event_constraints[]; | |
844 | ||
845 | extern struct event_constraint intel_atom_pebs_event_constraints[]; | |
846 | ||
1fa64180 YZ |
847 | extern struct event_constraint intel_slm_pebs_event_constraints[]; |
848 | ||
de0428a7 KW |
849 | extern struct event_constraint intel_nehalem_pebs_event_constraints[]; |
850 | ||
851 | extern struct event_constraint intel_westmere_pebs_event_constraints[]; | |
852 | ||
853 | extern struct event_constraint intel_snb_pebs_event_constraints[]; | |
854 | ||
20a36e39 SE |
855 | extern struct event_constraint intel_ivb_pebs_event_constraints[]; |
856 | ||
3044318f AK |
857 | extern struct event_constraint intel_hsw_pebs_event_constraints[]; |
858 | ||
de0428a7 KW |
859 | struct event_constraint *intel_pebs_constraints(struct perf_event *event); |
860 | ||
861 | void intel_pmu_pebs_enable(struct perf_event *event); | |
862 | ||
863 | void intel_pmu_pebs_disable(struct perf_event *event); | |
864 | ||
865 | void intel_pmu_pebs_enable_all(void); | |
866 | ||
867 | void intel_pmu_pebs_disable_all(void); | |
868 | ||
869 | void intel_ds_init(void); | |
870 | ||
2a0ad3b3 YZ |
871 | void intel_pmu_lbr_sched_task(struct perf_event_context *ctx, bool sched_in); |
872 | ||
de0428a7 KW |
873 | void intel_pmu_lbr_reset(void); |
874 | ||
875 | void intel_pmu_lbr_enable(struct perf_event *event); | |
876 | ||
877 | void intel_pmu_lbr_disable(struct perf_event *event); | |
878 | ||
1a78d937 | 879 | void intel_pmu_lbr_enable_all(bool pmi); |
de0428a7 KW |
880 | |
881 | void intel_pmu_lbr_disable_all(void); | |
882 | ||
883 | void intel_pmu_lbr_read(void); | |
884 | ||
885 | void intel_pmu_lbr_init_core(void); | |
886 | ||
887 | void intel_pmu_lbr_init_nhm(void); | |
888 | ||
889 | void intel_pmu_lbr_init_atom(void); | |
890 | ||
c5cc2cd9 SE |
891 | void intel_pmu_lbr_init_snb(void); |
892 | ||
e9d7f7cd YZ |
893 | void intel_pmu_lbr_init_hsw(void); |
894 | ||
60ce0fbd SE |
895 | int intel_pmu_setup_lbr_filter(struct perf_event *event); |
896 | ||
52ca9ced AS |
897 | void intel_pt_interrupt(void); |
898 | ||
8062382c AS |
899 | int intel_bts_interrupt(void); |
900 | ||
901 | void intel_bts_enable_local(void); | |
902 | ||
903 | void intel_bts_disable_local(void); | |
904 | ||
de0428a7 KW |
905 | int p4_pmu_init(void); |
906 | ||
907 | int p6_pmu_init(void); | |
908 | ||
e717bf4e VW |
909 | int knc_pmu_init(void); |
910 | ||
f20093ee SE |
911 | ssize_t events_sysfs_show(struct device *dev, struct device_attribute *attr, |
912 | char *page); | |
913 | ||
b37609c3 SE |
914 | static inline int is_ht_workaround_enabled(void) |
915 | { | |
916 | return !!(x86_pmu.flags & PMU_FL_EXCL_ENABLED); | |
917 | } | |
de0428a7 KW |
918 | #else /* CONFIG_CPU_SUP_INTEL */ |
919 | ||
920 | static inline void reserve_ds_buffers(void) | |
921 | { | |
922 | } | |
923 | ||
924 | static inline void release_ds_buffers(void) | |
925 | { | |
926 | } | |
927 | ||
928 | static inline int intel_pmu_init(void) | |
929 | { | |
930 | return 0; | |
931 | } | |
932 | ||
933 | static inline struct intel_shared_regs *allocate_shared_regs(int cpu) | |
934 | { | |
935 | return NULL; | |
936 | } | |
937 | ||
cc1790cf PZ |
938 | static inline int is_ht_workaround_enabled(void) |
939 | { | |
940 | return 0; | |
941 | } | |
de0428a7 | 942 | #endif /* CONFIG_CPU_SUP_INTEL */ |