Commit | Line | Data |
---|---|---|
5d0cf410 | 1 | #include <linux/clocksource.h> |
e9e2cdb4 | 2 | #include <linux/clockchips.h> |
4588c1f0 IM |
3 | #include <linux/interrupt.h> |
4 | #include <linux/sysdev.h> | |
28769149 | 5 | #include <linux/delay.h> |
5d0cf410 | 6 | #include <linux/errno.h> |
7 | #include <linux/hpet.h> | |
8 | #include <linux/init.h> | |
58ac1e76 | 9 | #include <linux/cpu.h> |
4588c1f0 IM |
10 | #include <linux/pm.h> |
11 | #include <linux/io.h> | |
5d0cf410 | 12 | |
28769149 | 13 | #include <asm/fixmap.h> |
06a24dec | 14 | #include <asm/i8253.h> |
4588c1f0 | 15 | #include <asm/hpet.h> |
5d0cf410 | 16 | |
4588c1f0 IM |
17 | #define HPET_MASK CLOCKSOURCE_MASK(32) |
18 | #define HPET_SHIFT 22 | |
5d0cf410 | 19 | |
b10db7f0 PM |
20 | /* FSEC = 10^-15 |
21 | NSEC = 10^-9 */ | |
4588c1f0 | 22 | #define FSEC_PER_NSEC 1000000L |
5d0cf410 | 23 | |
26afe5f2 | 24 | #define HPET_DEV_USED_BIT 2 |
25 | #define HPET_DEV_USED (1 << HPET_DEV_USED_BIT) | |
26 | #define HPET_DEV_VALID 0x8 | |
27 | #define HPET_DEV_FSB_CAP 0x1000 | |
28 | #define HPET_DEV_PERI_CAP 0x2000 | |
29 | ||
30 | #define EVT_TO_HPET_DEV(evt) container_of(evt, struct hpet_dev, evt) | |
31 | ||
e9e2cdb4 TG |
32 | /* |
33 | * HPET address is set in acpi/boot.c, when an ACPI entry exists | |
34 | */ | |
4588c1f0 | 35 | unsigned long hpet_address; |
26afe5f2 | 36 | unsigned long hpet_num_timers; |
4588c1f0 | 37 | static void __iomem *hpet_virt_address; |
e9e2cdb4 | 38 | |
58ac1e76 | 39 | struct hpet_dev { |
4588c1f0 IM |
40 | struct clock_event_device evt; |
41 | unsigned int num; | |
42 | int cpu; | |
43 | unsigned int irq; | |
44 | unsigned int flags; | |
45 | char name[10]; | |
58ac1e76 | 46 | }; |
47 | ||
26afe5f2 | 48 | static struct hpet_dev *hpet_devs; |
49 | ||
50 | static DEFINE_PER_CPU(struct hpet_dev *, cpu_hpet_dev); | |
51 | ||
31c435d7 | 52 | unsigned long hpet_readl(unsigned long a) |
e9e2cdb4 TG |
53 | { |
54 | return readl(hpet_virt_address + a); | |
55 | } | |
56 | ||
57 | static inline void hpet_writel(unsigned long d, unsigned long a) | |
58 | { | |
59 | writel(d, hpet_virt_address + a); | |
60 | } | |
61 | ||
28769149 | 62 | #ifdef CONFIG_X86_64 |
28769149 | 63 | #include <asm/pgtable.h> |
2387ce57 | 64 | #endif |
28769149 | 65 | |
06a24dec TG |
66 | static inline void hpet_set_mapping(void) |
67 | { | |
68 | hpet_virt_address = ioremap_nocache(hpet_address, HPET_MMAP_SIZE); | |
2387ce57 YL |
69 | #ifdef CONFIG_X86_64 |
70 | __set_fixmap(VSYSCALL_HPET, hpet_address, PAGE_KERNEL_VSYSCALL_NOCACHE); | |
71 | #endif | |
06a24dec TG |
72 | } |
73 | ||
74 | static inline void hpet_clear_mapping(void) | |
75 | { | |
76 | iounmap(hpet_virt_address); | |
77 | hpet_virt_address = NULL; | |
78 | } | |
79 | ||
e9e2cdb4 TG |
80 | /* |
81 | * HPET command line enable / disable | |
82 | */ | |
83 | static int boot_hpet_disable; | |
b17530bd | 84 | int hpet_force_user; |
e9e2cdb4 | 85 | |
4588c1f0 | 86 | static int __init hpet_setup(char *str) |
e9e2cdb4 TG |
87 | { |
88 | if (str) { | |
89 | if (!strncmp("disable", str, 7)) | |
90 | boot_hpet_disable = 1; | |
b17530bd TG |
91 | if (!strncmp("force", str, 5)) |
92 | hpet_force_user = 1; | |
e9e2cdb4 TG |
93 | } |
94 | return 1; | |
95 | } | |
96 | __setup("hpet=", hpet_setup); | |
97 | ||
28769149 TG |
98 | static int __init disable_hpet(char *str) |
99 | { | |
100 | boot_hpet_disable = 1; | |
101 | return 1; | |
102 | } | |
103 | __setup("nohpet", disable_hpet); | |
104 | ||
e9e2cdb4 TG |
105 | static inline int is_hpet_capable(void) |
106 | { | |
4588c1f0 | 107 | return !boot_hpet_disable && hpet_address; |
e9e2cdb4 TG |
108 | } |
109 | ||
110 | /* | |
111 | * HPET timer interrupt enable / disable | |
112 | */ | |
113 | static int hpet_legacy_int_enabled; | |
114 | ||
115 | /** | |
116 | * is_hpet_enabled - check whether the hpet timer interrupt is enabled | |
117 | */ | |
118 | int is_hpet_enabled(void) | |
119 | { | |
120 | return is_hpet_capable() && hpet_legacy_int_enabled; | |
121 | } | |
1bdbdaac | 122 | EXPORT_SYMBOL_GPL(is_hpet_enabled); |
e9e2cdb4 TG |
123 | |
124 | /* | |
125 | * When the hpet driver (/dev/hpet) is enabled, we need to reserve | |
126 | * timer 0 and timer 1 in case of RTC emulation. | |
127 | */ | |
128 | #ifdef CONFIG_HPET | |
f0ed4e69 VP |
129 | static void hpet_reserve_msi_timers(struct hpet_data *hd) |
130 | { | |
131 | int i; | |
132 | ||
133 | if (!hpet_devs) | |
134 | return; | |
135 | ||
136 | for (i = 0; i < hpet_num_timers; i++) { | |
137 | struct hpet_dev *hdev = &hpet_devs[i]; | |
138 | ||
139 | if (!(hdev->flags & HPET_DEV_VALID)) | |
140 | continue; | |
141 | ||
142 | hd->hd_irq[hdev->num] = hdev->irq; | |
143 | hpet_reserve_timer(hd, hdev->num); | |
144 | } | |
145 | } | |
146 | ||
e9e2cdb4 TG |
147 | static void hpet_reserve_platform_timers(unsigned long id) |
148 | { | |
149 | struct hpet __iomem *hpet = hpet_virt_address; | |
37a47db8 BR |
150 | struct hpet_timer __iomem *timer = &hpet->hpet_timers[2]; |
151 | unsigned int nrtimers, i; | |
e9e2cdb4 TG |
152 | struct hpet_data hd; |
153 | ||
154 | nrtimers = ((id & HPET_ID_NUMBER) >> HPET_ID_NUMBER_SHIFT) + 1; | |
155 | ||
4588c1f0 IM |
156 | memset(&hd, 0, sizeof(hd)); |
157 | hd.hd_phys_address = hpet_address; | |
158 | hd.hd_address = hpet; | |
159 | hd.hd_nirqs = nrtimers; | |
e9e2cdb4 TG |
160 | hpet_reserve_timer(&hd, 0); |
161 | ||
162 | #ifdef CONFIG_HPET_EMULATE_RTC | |
163 | hpet_reserve_timer(&hd, 1); | |
164 | #endif | |
5761d64b | 165 | |
64a76f66 DB |
166 | /* |
167 | * NOTE that hd_irq[] reflects IOAPIC input pins (LEGACY_8254 | |
168 | * is wrong for i8259!) not the output IRQ. Many BIOS writers | |
169 | * don't bother configuring *any* comparator interrupts. | |
170 | */ | |
e9e2cdb4 TG |
171 | hd.hd_irq[0] = HPET_LEGACY_8254; |
172 | hd.hd_irq[1] = HPET_LEGACY_RTC; | |
173 | ||
fc3fbc45 | 174 | for (i = 2; i < nrtimers; timer++, i++) { |
4588c1f0 IM |
175 | hd.hd_irq[i] = (readl(&timer->hpet_config) & |
176 | Tn_INT_ROUTE_CNF_MASK) >> Tn_INT_ROUTE_CNF_SHIFT; | |
fc3fbc45 | 177 | } |
5761d64b | 178 | |
f0ed4e69 | 179 | hpet_reserve_msi_timers(&hd); |
26afe5f2 | 180 | |
e9e2cdb4 | 181 | hpet_alloc(&hd); |
5761d64b | 182 | |
e9e2cdb4 TG |
183 | } |
184 | #else | |
185 | static void hpet_reserve_platform_timers(unsigned long id) { } | |
186 | #endif | |
187 | ||
188 | /* | |
189 | * Common hpet info | |
190 | */ | |
191 | static unsigned long hpet_period; | |
192 | ||
610bf2f1 | 193 | static void hpet_legacy_set_mode(enum clock_event_mode mode, |
e9e2cdb4 | 194 | struct clock_event_device *evt); |
610bf2f1 | 195 | static int hpet_legacy_next_event(unsigned long delta, |
e9e2cdb4 TG |
196 | struct clock_event_device *evt); |
197 | ||
198 | /* | |
199 | * The hpet clock event device | |
200 | */ | |
201 | static struct clock_event_device hpet_clockevent = { | |
202 | .name = "hpet", | |
203 | .features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT, | |
610bf2f1 VP |
204 | .set_mode = hpet_legacy_set_mode, |
205 | .set_next_event = hpet_legacy_next_event, | |
e9e2cdb4 TG |
206 | .shift = 32, |
207 | .irq = 0, | |
59c69f2a | 208 | .rating = 50, |
e9e2cdb4 TG |
209 | }; |
210 | ||
211 | static void hpet_start_counter(void) | |
212 | { | |
213 | unsigned long cfg = hpet_readl(HPET_CFG); | |
214 | ||
215 | cfg &= ~HPET_CFG_ENABLE; | |
216 | hpet_writel(cfg, HPET_CFG); | |
217 | hpet_writel(0, HPET_COUNTER); | |
218 | hpet_writel(0, HPET_COUNTER + 4); | |
219 | cfg |= HPET_CFG_ENABLE; | |
220 | hpet_writel(cfg, HPET_CFG); | |
221 | } | |
222 | ||
59c69f2a VP |
223 | static void hpet_resume_device(void) |
224 | { | |
bfe0c1cc | 225 | force_hpet_resume(); |
59c69f2a VP |
226 | } |
227 | ||
228 | static void hpet_restart_counter(void) | |
229 | { | |
230 | hpet_resume_device(); | |
231 | hpet_start_counter(); | |
232 | } | |
233 | ||
610bf2f1 | 234 | static void hpet_enable_legacy_int(void) |
e9e2cdb4 TG |
235 | { |
236 | unsigned long cfg = hpet_readl(HPET_CFG); | |
237 | ||
238 | cfg |= HPET_CFG_LEGACY; | |
239 | hpet_writel(cfg, HPET_CFG); | |
240 | hpet_legacy_int_enabled = 1; | |
241 | } | |
242 | ||
610bf2f1 VP |
243 | static void hpet_legacy_clockevent_register(void) |
244 | { | |
610bf2f1 VP |
245 | /* Start HPET legacy interrupts */ |
246 | hpet_enable_legacy_int(); | |
247 | ||
248 | /* | |
6fd592da CM |
249 | * The mult factor is defined as (include/linux/clockchips.h) |
250 | * mult/2^shift = cyc/ns (in contrast to ns/cyc in clocksource.h) | |
251 | * hpet_period is in units of femtoseconds (per cycle), so | |
252 | * mult/2^shift = cyc/ns = 10^6/hpet_period | |
253 | * mult = (10^6 * 2^shift)/hpet_period | |
254 | * mult = (FSEC_PER_NSEC << hpet_clockevent.shift)/hpet_period | |
610bf2f1 | 255 | */ |
6fd592da CM |
256 | hpet_clockevent.mult = div_sc((unsigned long) FSEC_PER_NSEC, |
257 | hpet_period, hpet_clockevent.shift); | |
610bf2f1 VP |
258 | /* Calculate the min / max delta */ |
259 | hpet_clockevent.max_delta_ns = clockevent_delta2ns(0x7FFFFFFF, | |
260 | &hpet_clockevent); | |
7cfb0435 TG |
261 | /* 5 usec minimum reprogramming delta. */ |
262 | hpet_clockevent.min_delta_ns = 5000; | |
610bf2f1 VP |
263 | |
264 | /* | |
265 | * Start hpet with the boot cpu mask and make it | |
266 | * global after the IO_APIC has been initialized. | |
267 | */ | |
268 | hpet_clockevent.cpumask = cpumask_of_cpu(smp_processor_id()); | |
269 | clockevents_register_device(&hpet_clockevent); | |
270 | global_clock_event = &hpet_clockevent; | |
271 | printk(KERN_DEBUG "hpet clockevent registered\n"); | |
272 | } | |
273 | ||
26afe5f2 | 274 | static int hpet_setup_msi_irq(unsigned int irq); |
275 | ||
b40d575b | 276 | static void hpet_set_mode(enum clock_event_mode mode, |
277 | struct clock_event_device *evt, int timer) | |
e9e2cdb4 TG |
278 | { |
279 | unsigned long cfg, cmp, now; | |
280 | uint64_t delta; | |
281 | ||
4588c1f0 | 282 | switch (mode) { |
e9e2cdb4 | 283 | case CLOCK_EVT_MODE_PERIODIC: |
b40d575b | 284 | delta = ((uint64_t)(NSEC_PER_SEC/HZ)) * evt->mult; |
285 | delta >>= evt->shift; | |
e9e2cdb4 TG |
286 | now = hpet_readl(HPET_COUNTER); |
287 | cmp = now + (unsigned long) delta; | |
b40d575b | 288 | cfg = hpet_readl(HPET_Tn_CFG(timer)); |
e9e2cdb4 TG |
289 | cfg |= HPET_TN_ENABLE | HPET_TN_PERIODIC | |
290 | HPET_TN_SETVAL | HPET_TN_32BIT; | |
b40d575b | 291 | hpet_writel(cfg, HPET_Tn_CFG(timer)); |
e9e2cdb4 TG |
292 | /* |
293 | * The first write after writing TN_SETVAL to the | |
294 | * config register sets the counter value, the second | |
295 | * write sets the period. | |
296 | */ | |
b40d575b | 297 | hpet_writel(cmp, HPET_Tn_CMP(timer)); |
e9e2cdb4 | 298 | udelay(1); |
b40d575b | 299 | hpet_writel((unsigned long) delta, HPET_Tn_CMP(timer)); |
e9e2cdb4 TG |
300 | break; |
301 | ||
302 | case CLOCK_EVT_MODE_ONESHOT: | |
b40d575b | 303 | cfg = hpet_readl(HPET_Tn_CFG(timer)); |
e9e2cdb4 TG |
304 | cfg &= ~HPET_TN_PERIODIC; |
305 | cfg |= HPET_TN_ENABLE | HPET_TN_32BIT; | |
b40d575b | 306 | hpet_writel(cfg, HPET_Tn_CFG(timer)); |
e9e2cdb4 TG |
307 | break; |
308 | ||
309 | case CLOCK_EVT_MODE_UNUSED: | |
310 | case CLOCK_EVT_MODE_SHUTDOWN: | |
b40d575b | 311 | cfg = hpet_readl(HPET_Tn_CFG(timer)); |
e9e2cdb4 | 312 | cfg &= ~HPET_TN_ENABLE; |
b40d575b | 313 | hpet_writel(cfg, HPET_Tn_CFG(timer)); |
e9e2cdb4 | 314 | break; |
18de5bc4 TG |
315 | |
316 | case CLOCK_EVT_MODE_RESUME: | |
26afe5f2 | 317 | if (timer == 0) { |
318 | hpet_enable_legacy_int(); | |
319 | } else { | |
320 | struct hpet_dev *hdev = EVT_TO_HPET_DEV(evt); | |
321 | hpet_setup_msi_irq(hdev->irq); | |
322 | disable_irq(hdev->irq); | |
323 | irq_set_affinity(hdev->irq, cpumask_of_cpu(hdev->cpu)); | |
324 | enable_irq(hdev->irq); | |
325 | } | |
18de5bc4 | 326 | break; |
e9e2cdb4 TG |
327 | } |
328 | } | |
329 | ||
b40d575b | 330 | static int hpet_next_event(unsigned long delta, |
331 | struct clock_event_device *evt, int timer) | |
e9e2cdb4 | 332 | { |
f7676254 | 333 | u32 cnt; |
e9e2cdb4 TG |
334 | |
335 | cnt = hpet_readl(HPET_COUNTER); | |
f7676254 | 336 | cnt += (u32) delta; |
b40d575b | 337 | hpet_writel(cnt, HPET_Tn_CMP(timer)); |
e9e2cdb4 | 338 | |
72d43d9b TG |
339 | /* |
340 | * We need to read back the CMP register to make sure that | |
341 | * what we wrote hit the chip before we compare it to the | |
342 | * counter. | |
343 | */ | |
344 | WARN_ON((u32)hpet_readl(HPET_T0_CMP) != cnt); | |
345 | ||
f7676254 | 346 | return (s32)((u32)hpet_readl(HPET_COUNTER) - cnt) >= 0 ? -ETIME : 0; |
e9e2cdb4 TG |
347 | } |
348 | ||
b40d575b | 349 | static void hpet_legacy_set_mode(enum clock_event_mode mode, |
350 | struct clock_event_device *evt) | |
351 | { | |
352 | hpet_set_mode(mode, evt, 0); | |
353 | } | |
354 | ||
355 | static int hpet_legacy_next_event(unsigned long delta, | |
356 | struct clock_event_device *evt) | |
357 | { | |
358 | return hpet_next_event(delta, evt, 0); | |
359 | } | |
360 | ||
58ac1e76 | 361 | /* |
362 | * HPET MSI Support | |
363 | */ | |
26afe5f2 | 364 | #ifdef CONFIG_PCI_MSI |
58ac1e76 | 365 | void hpet_msi_unmask(unsigned int irq) |
366 | { | |
367 | struct hpet_dev *hdev = get_irq_data(irq); | |
368 | unsigned long cfg; | |
369 | ||
370 | /* unmask it */ | |
371 | cfg = hpet_readl(HPET_Tn_CFG(hdev->num)); | |
372 | cfg |= HPET_TN_FSB; | |
373 | hpet_writel(cfg, HPET_Tn_CFG(hdev->num)); | |
374 | } | |
375 | ||
376 | void hpet_msi_mask(unsigned int irq) | |
377 | { | |
378 | unsigned long cfg; | |
379 | struct hpet_dev *hdev = get_irq_data(irq); | |
380 | ||
381 | /* mask it */ | |
382 | cfg = hpet_readl(HPET_Tn_CFG(hdev->num)); | |
383 | cfg &= ~HPET_TN_FSB; | |
384 | hpet_writel(cfg, HPET_Tn_CFG(hdev->num)); | |
385 | } | |
386 | ||
387 | void hpet_msi_write(unsigned int irq, struct msi_msg *msg) | |
388 | { | |
389 | struct hpet_dev *hdev = get_irq_data(irq); | |
390 | ||
391 | hpet_writel(msg->data, HPET_Tn_ROUTE(hdev->num)); | |
392 | hpet_writel(msg->address_lo, HPET_Tn_ROUTE(hdev->num) + 4); | |
393 | } | |
394 | ||
395 | void hpet_msi_read(unsigned int irq, struct msi_msg *msg) | |
396 | { | |
397 | struct hpet_dev *hdev = get_irq_data(irq); | |
398 | ||
399 | msg->data = hpet_readl(HPET_Tn_ROUTE(hdev->num)); | |
400 | msg->address_lo = hpet_readl(HPET_Tn_ROUTE(hdev->num) + 4); | |
401 | msg->address_hi = 0; | |
402 | } | |
403 | ||
26afe5f2 | 404 | static void hpet_msi_set_mode(enum clock_event_mode mode, |
405 | struct clock_event_device *evt) | |
406 | { | |
407 | struct hpet_dev *hdev = EVT_TO_HPET_DEV(evt); | |
408 | hpet_set_mode(mode, evt, hdev->num); | |
409 | } | |
410 | ||
411 | static int hpet_msi_next_event(unsigned long delta, | |
412 | struct clock_event_device *evt) | |
413 | { | |
414 | struct hpet_dev *hdev = EVT_TO_HPET_DEV(evt); | |
415 | return hpet_next_event(delta, evt, hdev->num); | |
416 | } | |
417 | ||
418 | static int hpet_setup_msi_irq(unsigned int irq) | |
419 | { | |
420 | if (arch_setup_hpet_msi(irq)) { | |
421 | destroy_irq(irq); | |
422 | return -EINVAL; | |
423 | } | |
424 | return 0; | |
425 | } | |
426 | ||
427 | static int hpet_assign_irq(struct hpet_dev *dev) | |
428 | { | |
429 | unsigned int irq; | |
430 | ||
431 | irq = create_irq(); | |
432 | if (!irq) | |
433 | return -EINVAL; | |
434 | ||
435 | set_irq_data(irq, dev); | |
436 | ||
437 | if (hpet_setup_msi_irq(irq)) | |
438 | return -EINVAL; | |
439 | ||
440 | dev->irq = irq; | |
441 | return 0; | |
442 | } | |
443 | ||
444 | static irqreturn_t hpet_interrupt_handler(int irq, void *data) | |
445 | { | |
446 | struct hpet_dev *dev = (struct hpet_dev *)data; | |
447 | struct clock_event_device *hevt = &dev->evt; | |
448 | ||
449 | if (!hevt->event_handler) { | |
450 | printk(KERN_INFO "Spurious HPET timer interrupt on HPET timer %d\n", | |
451 | dev->num); | |
452 | return IRQ_HANDLED; | |
453 | } | |
454 | ||
455 | hevt->event_handler(hevt); | |
456 | return IRQ_HANDLED; | |
457 | } | |
458 | ||
459 | static int hpet_setup_irq(struct hpet_dev *dev) | |
460 | { | |
461 | ||
462 | if (request_irq(dev->irq, hpet_interrupt_handler, | |
463 | IRQF_SHARED|IRQF_NOBALANCING, dev->name, dev)) | |
464 | return -1; | |
465 | ||
466 | disable_irq(dev->irq); | |
467 | irq_set_affinity(dev->irq, cpumask_of_cpu(dev->cpu)); | |
468 | enable_irq(dev->irq); | |
469 | ||
c81bba49 YL |
470 | printk(KERN_DEBUG "hpet: %s irq %d for MSI\n", |
471 | dev->name, dev->irq); | |
472 | ||
26afe5f2 | 473 | return 0; |
474 | } | |
475 | ||
476 | /* This should be called in specific @cpu */ | |
477 | static void init_one_hpet_msi_clockevent(struct hpet_dev *hdev, int cpu) | |
478 | { | |
479 | struct clock_event_device *evt = &hdev->evt; | |
480 | uint64_t hpet_freq; | |
481 | ||
482 | WARN_ON(cpu != smp_processor_id()); | |
483 | if (!(hdev->flags & HPET_DEV_VALID)) | |
484 | return; | |
485 | ||
486 | if (hpet_setup_msi_irq(hdev->irq)) | |
487 | return; | |
488 | ||
489 | hdev->cpu = cpu; | |
490 | per_cpu(cpu_hpet_dev, cpu) = hdev; | |
491 | evt->name = hdev->name; | |
492 | hpet_setup_irq(hdev); | |
493 | evt->irq = hdev->irq; | |
494 | ||
495 | evt->rating = 110; | |
496 | evt->features = CLOCK_EVT_FEAT_ONESHOT; | |
497 | if (hdev->flags & HPET_DEV_PERI_CAP) | |
498 | evt->features |= CLOCK_EVT_FEAT_PERIODIC; | |
499 | ||
500 | evt->set_mode = hpet_msi_set_mode; | |
501 | evt->set_next_event = hpet_msi_next_event; | |
502 | evt->shift = 32; | |
503 | ||
504 | /* | |
505 | * The period is a femto seconds value. We need to calculate the | |
506 | * scaled math multiplication factor for nanosecond to hpet tick | |
507 | * conversion. | |
508 | */ | |
509 | hpet_freq = 1000000000000000ULL; | |
510 | do_div(hpet_freq, hpet_period); | |
511 | evt->mult = div_sc((unsigned long) hpet_freq, | |
512 | NSEC_PER_SEC, evt->shift); | |
513 | /* Calculate the max delta */ | |
514 | evt->max_delta_ns = clockevent_delta2ns(0x7FFFFFFF, evt); | |
515 | /* 5 usec minimum reprogramming delta. */ | |
516 | evt->min_delta_ns = 5000; | |
517 | ||
518 | evt->cpumask = cpumask_of_cpu(hdev->cpu); | |
519 | clockevents_register_device(evt); | |
520 | } | |
521 | ||
522 | #ifdef CONFIG_HPET | |
523 | /* Reserve at least one timer for userspace (/dev/hpet) */ | |
524 | #define RESERVE_TIMERS 1 | |
525 | #else | |
526 | #define RESERVE_TIMERS 0 | |
527 | #endif | |
528 | void hpet_msi_capability_lookup(unsigned int start_timer) | |
529 | { | |
530 | unsigned int id; | |
531 | unsigned int num_timers; | |
532 | unsigned int num_timers_used = 0; | |
533 | int i; | |
534 | ||
535 | id = hpet_readl(HPET_ID); | |
536 | ||
537 | num_timers = ((id & HPET_ID_NUMBER) >> HPET_ID_NUMBER_SHIFT); | |
538 | num_timers++; /* Value read out starts from 0 */ | |
539 | ||
540 | hpet_devs = kzalloc(sizeof(struct hpet_dev) * num_timers, GFP_KERNEL); | |
541 | if (!hpet_devs) | |
542 | return; | |
543 | ||
544 | hpet_num_timers = num_timers; | |
545 | ||
546 | for (i = start_timer; i < num_timers - RESERVE_TIMERS; i++) { | |
547 | struct hpet_dev *hdev = &hpet_devs[num_timers_used]; | |
548 | unsigned long cfg = hpet_readl(HPET_Tn_CFG(i)); | |
549 | ||
550 | /* Only consider HPET timer with MSI support */ | |
551 | if (!(cfg & HPET_TN_FSB_CAP)) | |
552 | continue; | |
553 | ||
554 | hdev->flags = 0; | |
555 | if (cfg & HPET_TN_PERIODIC_CAP) | |
556 | hdev->flags |= HPET_DEV_PERI_CAP; | |
557 | hdev->num = i; | |
558 | ||
559 | sprintf(hdev->name, "hpet%d", i); | |
560 | if (hpet_assign_irq(hdev)) | |
561 | continue; | |
562 | ||
563 | hdev->flags |= HPET_DEV_FSB_CAP; | |
564 | hdev->flags |= HPET_DEV_VALID; | |
565 | num_timers_used++; | |
566 | if (num_timers_used == num_possible_cpus()) | |
567 | break; | |
568 | } | |
569 | ||
570 | printk(KERN_INFO "HPET: %d timers in total, %d timers will be used for per-cpu timer\n", | |
571 | num_timers, num_timers_used); | |
572 | } | |
573 | ||
574 | static struct hpet_dev *hpet_get_unused_timer(void) | |
575 | { | |
576 | int i; | |
577 | ||
578 | if (!hpet_devs) | |
579 | return NULL; | |
580 | ||
581 | for (i = 0; i < hpet_num_timers; i++) { | |
582 | struct hpet_dev *hdev = &hpet_devs[i]; | |
583 | ||
584 | if (!(hdev->flags & HPET_DEV_VALID)) | |
585 | continue; | |
586 | if (test_and_set_bit(HPET_DEV_USED_BIT, | |
587 | (unsigned long *)&hdev->flags)) | |
588 | continue; | |
589 | return hdev; | |
590 | } | |
591 | return NULL; | |
592 | } | |
593 | ||
594 | struct hpet_work_struct { | |
595 | struct delayed_work work; | |
596 | struct completion complete; | |
597 | }; | |
598 | ||
599 | static void hpet_work(struct work_struct *w) | |
600 | { | |
601 | struct hpet_dev *hdev; | |
602 | int cpu = smp_processor_id(); | |
603 | struct hpet_work_struct *hpet_work; | |
604 | ||
605 | hpet_work = container_of(w, struct hpet_work_struct, work.work); | |
606 | ||
607 | hdev = hpet_get_unused_timer(); | |
608 | if (hdev) | |
609 | init_one_hpet_msi_clockevent(hdev, cpu); | |
610 | ||
611 | complete(&hpet_work->complete); | |
612 | } | |
613 | ||
614 | static int hpet_cpuhp_notify(struct notifier_block *n, | |
615 | unsigned long action, void *hcpu) | |
616 | { | |
617 | unsigned long cpu = (unsigned long)hcpu; | |
618 | struct hpet_work_struct work; | |
619 | struct hpet_dev *hdev = per_cpu(cpu_hpet_dev, cpu); | |
620 | ||
621 | switch (action & 0xf) { | |
622 | case CPU_ONLINE: | |
623 | INIT_DELAYED_WORK(&work.work, hpet_work); | |
624 | init_completion(&work.complete); | |
625 | /* FIXME: add schedule_work_on() */ | |
626 | schedule_delayed_work_on(cpu, &work.work, 0); | |
627 | wait_for_completion(&work.complete); | |
628 | break; | |
629 | case CPU_DEAD: | |
630 | if (hdev) { | |
631 | free_irq(hdev->irq, hdev); | |
632 | hdev->flags &= ~HPET_DEV_USED; | |
633 | per_cpu(cpu_hpet_dev, cpu) = NULL; | |
634 | } | |
635 | break; | |
636 | } | |
637 | return NOTIFY_OK; | |
638 | } | |
639 | #else | |
640 | ||
ba374c9b SN |
641 | static int hpet_setup_msi_irq(unsigned int irq) |
642 | { | |
643 | return 0; | |
644 | } | |
26afe5f2 | 645 | void hpet_msi_capability_lookup(unsigned int start_timer) |
646 | { | |
647 | return; | |
648 | } | |
649 | ||
650 | static int hpet_cpuhp_notify(struct notifier_block *n, | |
651 | unsigned long action, void *hcpu) | |
652 | { | |
653 | return NOTIFY_OK; | |
654 | } | |
655 | ||
656 | #endif | |
657 | ||
6bb74df4 | 658 | /* |
659 | * Clock source related code | |
660 | */ | |
661 | static cycle_t read_hpet(void) | |
662 | { | |
663 | return (cycle_t)hpet_readl(HPET_COUNTER); | |
664 | } | |
665 | ||
28769149 TG |
666 | #ifdef CONFIG_X86_64 |
667 | static cycle_t __vsyscall_fn vread_hpet(void) | |
668 | { | |
669 | return readl((const void __iomem *)fix_to_virt(VSYSCALL_HPET) + 0xf0); | |
670 | } | |
671 | #endif | |
672 | ||
6bb74df4 | 673 | static struct clocksource clocksource_hpet = { |
674 | .name = "hpet", | |
675 | .rating = 250, | |
676 | .read = read_hpet, | |
677 | .mask = HPET_MASK, | |
678 | .shift = HPET_SHIFT, | |
679 | .flags = CLOCK_SOURCE_IS_CONTINUOUS, | |
59c69f2a | 680 | .resume = hpet_restart_counter, |
28769149 TG |
681 | #ifdef CONFIG_X86_64 |
682 | .vread = vread_hpet, | |
683 | #endif | |
6bb74df4 | 684 | }; |
685 | ||
610bf2f1 | 686 | static int hpet_clocksource_register(void) |
e9e2cdb4 | 687 | { |
6fd592da | 688 | u64 start, now; |
075bcd1f | 689 | cycle_t t1; |
e9e2cdb4 | 690 | |
e9e2cdb4 TG |
691 | /* Start the counter */ |
692 | hpet_start_counter(); | |
693 | ||
075bcd1f TG |
694 | /* Verify whether hpet counter works */ |
695 | t1 = read_hpet(); | |
696 | rdtscll(start); | |
697 | ||
698 | /* | |
699 | * We don't know the TSC frequency yet, but waiting for | |
700 | * 200000 TSC cycles is safe: | |
701 | * 4 GHz == 50us | |
702 | * 1 GHz == 200us | |
703 | */ | |
704 | do { | |
705 | rep_nop(); | |
706 | rdtscll(now); | |
707 | } while ((now - start) < 200000UL); | |
708 | ||
709 | if (t1 == read_hpet()) { | |
710 | printk(KERN_WARNING | |
711 | "HPET counter not counting. HPET disabled\n"); | |
610bf2f1 | 712 | return -ENODEV; |
075bcd1f TG |
713 | } |
714 | ||
6fd592da CM |
715 | /* |
716 | * The definition of mult is (include/linux/clocksource.h) | |
717 | * mult/2^shift = ns/cyc and hpet_period is in units of fsec/cyc | |
718 | * so we first need to convert hpet_period to ns/cyc units: | |
719 | * mult/2^shift = ns/cyc = hpet_period/10^6 | |
720 | * mult = (hpet_period * 2^shift)/10^6 | |
721 | * mult = (hpet_period << shift)/FSEC_PER_NSEC | |
6bb74df4 | 722 | */ |
6fd592da | 723 | clocksource_hpet.mult = div_sc(hpet_period, FSEC_PER_NSEC, HPET_SHIFT); |
6bb74df4 | 724 | |
725 | clocksource_register(&clocksource_hpet); | |
726 | ||
610bf2f1 VP |
727 | return 0; |
728 | } | |
729 | ||
b02a7f22 PM |
730 | /** |
731 | * hpet_enable - Try to setup the HPET timer. Returns 1 on success. | |
610bf2f1 VP |
732 | */ |
733 | int __init hpet_enable(void) | |
734 | { | |
735 | unsigned long id; | |
a6825f1c | 736 | int i; |
610bf2f1 VP |
737 | |
738 | if (!is_hpet_capable()) | |
739 | return 0; | |
740 | ||
741 | hpet_set_mapping(); | |
742 | ||
743 | /* | |
744 | * Read the period and check for a sane value: | |
745 | */ | |
746 | hpet_period = hpet_readl(HPET_PERIOD); | |
a6825f1c TG |
747 | |
748 | /* | |
749 | * AMD SB700 based systems with spread spectrum enabled use a | |
750 | * SMM based HPET emulation to provide proper frequency | |
751 | * setting. The SMM code is initialized with the first HPET | |
752 | * register access and takes some time to complete. During | |
753 | * this time the config register reads 0xffffffff. We check | |
754 | * for max. 1000 loops whether the config register reads a non | |
755 | * 0xffffffff value to make sure that HPET is up and running | |
756 | * before we go further. A counting loop is safe, as the HPET | |
757 | * access takes thousands of CPU cycles. On non SB700 based | |
758 | * machines this check is only done once and has no side | |
759 | * effects. | |
760 | */ | |
761 | for (i = 0; hpet_readl(HPET_CFG) == 0xFFFFFFFF; i++) { | |
762 | if (i == 1000) { | |
763 | printk(KERN_WARNING | |
764 | "HPET config register value = 0xFFFFFFFF. " | |
765 | "Disabling HPET\n"); | |
766 | goto out_nohpet; | |
767 | } | |
768 | } | |
769 | ||
610bf2f1 VP |
770 | if (hpet_period < HPET_MIN_PERIOD || hpet_period > HPET_MAX_PERIOD) |
771 | goto out_nohpet; | |
772 | ||
773 | /* | |
774 | * Read the HPET ID register to retrieve the IRQ routing | |
775 | * information and the number of channels | |
776 | */ | |
777 | id = hpet_readl(HPET_ID); | |
778 | ||
779 | #ifdef CONFIG_HPET_EMULATE_RTC | |
780 | /* | |
781 | * The legacy routing mode needs at least two channels, tick timer | |
782 | * and the rtc emulation channel. | |
783 | */ | |
784 | if (!(id & HPET_ID_NUMBER)) | |
785 | goto out_nohpet; | |
786 | #endif | |
787 | ||
788 | if (hpet_clocksource_register()) | |
789 | goto out_nohpet; | |
790 | ||
e9e2cdb4 | 791 | if (id & HPET_ID_LEGSUP) { |
610bf2f1 | 792 | hpet_legacy_clockevent_register(); |
26afe5f2 | 793 | hpet_msi_capability_lookup(2); |
e9e2cdb4 TG |
794 | return 1; |
795 | } | |
26afe5f2 | 796 | hpet_msi_capability_lookup(0); |
e9e2cdb4 | 797 | return 0; |
5d0cf410 | 798 | |
e9e2cdb4 | 799 | out_nohpet: |
06a24dec | 800 | hpet_clear_mapping(); |
399afa4f | 801 | boot_hpet_disable = 1; |
e9e2cdb4 TG |
802 | return 0; |
803 | } | |
804 | ||
28769149 TG |
805 | /* |
806 | * Needs to be late, as the reserve_timer code calls kalloc ! | |
807 | * | |
808 | * Not a problem on i386 as hpet_enable is called from late_time_init, | |
809 | * but on x86_64 it is necessary ! | |
810 | */ | |
811 | static __init int hpet_late_init(void) | |
812 | { | |
26afe5f2 | 813 | int cpu; |
814 | ||
59c69f2a | 815 | if (boot_hpet_disable) |
28769149 TG |
816 | return -ENODEV; |
817 | ||
59c69f2a VP |
818 | if (!hpet_address) { |
819 | if (!force_hpet_address) | |
820 | return -ENODEV; | |
821 | ||
822 | hpet_address = force_hpet_address; | |
823 | hpet_enable(); | |
824 | if (!hpet_virt_address) | |
825 | return -ENODEV; | |
826 | } | |
827 | ||
28769149 | 828 | hpet_reserve_platform_timers(hpet_readl(HPET_ID)); |
59c69f2a | 829 | |
26afe5f2 | 830 | for_each_online_cpu(cpu) { |
831 | hpet_cpuhp_notify(NULL, CPU_ONLINE, (void *)(long)cpu); | |
832 | } | |
833 | ||
834 | /* This notifier should be called after workqueue is ready */ | |
835 | hotcpu_notifier(hpet_cpuhp_notify, -20); | |
836 | ||
28769149 TG |
837 | return 0; |
838 | } | |
839 | fs_initcall(hpet_late_init); | |
840 | ||
c86c7fbc OH |
841 | void hpet_disable(void) |
842 | { | |
843 | if (is_hpet_capable()) { | |
844 | unsigned long cfg = hpet_readl(HPET_CFG); | |
845 | ||
846 | if (hpet_legacy_int_enabled) { | |
847 | cfg &= ~HPET_CFG_LEGACY; | |
848 | hpet_legacy_int_enabled = 0; | |
849 | } | |
850 | cfg &= ~HPET_CFG_ENABLE; | |
851 | hpet_writel(cfg, HPET_CFG); | |
852 | } | |
853 | } | |
854 | ||
e9e2cdb4 TG |
855 | #ifdef CONFIG_HPET_EMULATE_RTC |
856 | ||
857 | /* HPET in LegacyReplacement Mode eats up RTC interrupt line. When, HPET | |
858 | * is enabled, we support RTC interrupt functionality in software. | |
859 | * RTC has 3 kinds of interrupts: | |
860 | * 1) Update Interrupt - generate an interrupt, every sec, when RTC clock | |
861 | * is updated | |
862 | * 2) Alarm Interrupt - generate an interrupt at a specific time of day | |
863 | * 3) Periodic Interrupt - generate periodic interrupt, with frequencies | |
864 | * 2Hz-8192Hz (2Hz-64Hz for non-root user) (all freqs in powers of 2) | |
865 | * (1) and (2) above are implemented using polling at a frequency of | |
866 | * 64 Hz. The exact frequency is a tradeoff between accuracy and interrupt | |
867 | * overhead. (DEFAULT_RTC_INT_FREQ) | |
868 | * For (3), we use interrupts at 64Hz or user specified periodic | |
869 | * frequency, whichever is higher. | |
870 | */ | |
871 | #include <linux/mc146818rtc.h> | |
872 | #include <linux/rtc.h> | |
1bdbdaac | 873 | #include <asm/rtc.h> |
e9e2cdb4 TG |
874 | |
875 | #define DEFAULT_RTC_INT_FREQ 64 | |
876 | #define DEFAULT_RTC_SHIFT 6 | |
877 | #define RTC_NUM_INTS 1 | |
878 | ||
879 | static unsigned long hpet_rtc_flags; | |
7e2a31da | 880 | static int hpet_prev_update_sec; |
e9e2cdb4 TG |
881 | static struct rtc_time hpet_alarm_time; |
882 | static unsigned long hpet_pie_count; | |
883 | static unsigned long hpet_t1_cmp; | |
884 | static unsigned long hpet_default_delta; | |
885 | static unsigned long hpet_pie_delta; | |
886 | static unsigned long hpet_pie_limit; | |
887 | ||
1bdbdaac BW |
888 | static rtc_irq_handler irq_handler; |
889 | ||
890 | /* | |
891 | * Registers a IRQ handler. | |
892 | */ | |
893 | int hpet_register_irq_handler(rtc_irq_handler handler) | |
894 | { | |
895 | if (!is_hpet_enabled()) | |
896 | return -ENODEV; | |
897 | if (irq_handler) | |
898 | return -EBUSY; | |
899 | ||
900 | irq_handler = handler; | |
901 | ||
902 | return 0; | |
903 | } | |
904 | EXPORT_SYMBOL_GPL(hpet_register_irq_handler); | |
905 | ||
906 | /* | |
907 | * Deregisters the IRQ handler registered with hpet_register_irq_handler() | |
908 | * and does cleanup. | |
909 | */ | |
910 | void hpet_unregister_irq_handler(rtc_irq_handler handler) | |
911 | { | |
912 | if (!is_hpet_enabled()) | |
913 | return; | |
914 | ||
915 | irq_handler = NULL; | |
916 | hpet_rtc_flags = 0; | |
917 | } | |
918 | EXPORT_SYMBOL_GPL(hpet_unregister_irq_handler); | |
919 | ||
e9e2cdb4 TG |
920 | /* |
921 | * Timer 1 for RTC emulation. We use one shot mode, as periodic mode | |
922 | * is not supported by all HPET implementations for timer 1. | |
923 | * | |
924 | * hpet_rtc_timer_init() is called when the rtc is initialized. | |
925 | */ | |
926 | int hpet_rtc_timer_init(void) | |
927 | { | |
928 | unsigned long cfg, cnt, delta, flags; | |
929 | ||
930 | if (!is_hpet_enabled()) | |
931 | return 0; | |
932 | ||
933 | if (!hpet_default_delta) { | |
934 | uint64_t clc; | |
935 | ||
936 | clc = (uint64_t) hpet_clockevent.mult * NSEC_PER_SEC; | |
937 | clc >>= hpet_clockevent.shift + DEFAULT_RTC_SHIFT; | |
938 | hpet_default_delta = (unsigned long) clc; | |
939 | } | |
940 | ||
941 | if (!(hpet_rtc_flags & RTC_PIE) || hpet_pie_limit) | |
942 | delta = hpet_default_delta; | |
943 | else | |
944 | delta = hpet_pie_delta; | |
945 | ||
946 | local_irq_save(flags); | |
947 | ||
948 | cnt = delta + hpet_readl(HPET_COUNTER); | |
949 | hpet_writel(cnt, HPET_T1_CMP); | |
950 | hpet_t1_cmp = cnt; | |
951 | ||
952 | cfg = hpet_readl(HPET_T1_CFG); | |
953 | cfg &= ~HPET_TN_PERIODIC; | |
954 | cfg |= HPET_TN_ENABLE | HPET_TN_32BIT; | |
955 | hpet_writel(cfg, HPET_T1_CFG); | |
956 | ||
957 | local_irq_restore(flags); | |
958 | ||
959 | return 1; | |
960 | } | |
1bdbdaac | 961 | EXPORT_SYMBOL_GPL(hpet_rtc_timer_init); |
e9e2cdb4 TG |
962 | |
963 | /* | |
964 | * The functions below are called from rtc driver. | |
965 | * Return 0 if HPET is not being used. | |
966 | * Otherwise do the necessary changes and return 1. | |
967 | */ | |
968 | int hpet_mask_rtc_irq_bit(unsigned long bit_mask) | |
969 | { | |
970 | if (!is_hpet_enabled()) | |
971 | return 0; | |
972 | ||
973 | hpet_rtc_flags &= ~bit_mask; | |
974 | return 1; | |
975 | } | |
1bdbdaac | 976 | EXPORT_SYMBOL_GPL(hpet_mask_rtc_irq_bit); |
e9e2cdb4 TG |
977 | |
978 | int hpet_set_rtc_irq_bit(unsigned long bit_mask) | |
979 | { | |
980 | unsigned long oldbits = hpet_rtc_flags; | |
981 | ||
982 | if (!is_hpet_enabled()) | |
983 | return 0; | |
984 | ||
985 | hpet_rtc_flags |= bit_mask; | |
986 | ||
7e2a31da DB |
987 | if ((bit_mask & RTC_UIE) && !(oldbits & RTC_UIE)) |
988 | hpet_prev_update_sec = -1; | |
989 | ||
e9e2cdb4 TG |
990 | if (!oldbits) |
991 | hpet_rtc_timer_init(); | |
992 | ||
993 | return 1; | |
994 | } | |
1bdbdaac | 995 | EXPORT_SYMBOL_GPL(hpet_set_rtc_irq_bit); |
e9e2cdb4 TG |
996 | |
997 | int hpet_set_alarm_time(unsigned char hrs, unsigned char min, | |
998 | unsigned char sec) | |
999 | { | |
1000 | if (!is_hpet_enabled()) | |
1001 | return 0; | |
1002 | ||
1003 | hpet_alarm_time.tm_hour = hrs; | |
1004 | hpet_alarm_time.tm_min = min; | |
1005 | hpet_alarm_time.tm_sec = sec; | |
1006 | ||
1007 | return 1; | |
1008 | } | |
1bdbdaac | 1009 | EXPORT_SYMBOL_GPL(hpet_set_alarm_time); |
e9e2cdb4 TG |
1010 | |
1011 | int hpet_set_periodic_freq(unsigned long freq) | |
1012 | { | |
1013 | uint64_t clc; | |
1014 | ||
1015 | if (!is_hpet_enabled()) | |
1016 | return 0; | |
1017 | ||
1018 | if (freq <= DEFAULT_RTC_INT_FREQ) | |
1019 | hpet_pie_limit = DEFAULT_RTC_INT_FREQ / freq; | |
1020 | else { | |
1021 | clc = (uint64_t) hpet_clockevent.mult * NSEC_PER_SEC; | |
1022 | do_div(clc, freq); | |
1023 | clc >>= hpet_clockevent.shift; | |
1024 | hpet_pie_delta = (unsigned long) clc; | |
1025 | } | |
1026 | return 1; | |
1027 | } | |
1bdbdaac | 1028 | EXPORT_SYMBOL_GPL(hpet_set_periodic_freq); |
e9e2cdb4 TG |
1029 | |
1030 | int hpet_rtc_dropped_irq(void) | |
1031 | { | |
1032 | return is_hpet_enabled(); | |
1033 | } | |
1bdbdaac | 1034 | EXPORT_SYMBOL_GPL(hpet_rtc_dropped_irq); |
e9e2cdb4 TG |
1035 | |
1036 | static void hpet_rtc_timer_reinit(void) | |
1037 | { | |
1038 | unsigned long cfg, delta; | |
1039 | int lost_ints = -1; | |
1040 | ||
1041 | if (unlikely(!hpet_rtc_flags)) { | |
1042 | cfg = hpet_readl(HPET_T1_CFG); | |
1043 | cfg &= ~HPET_TN_ENABLE; | |
1044 | hpet_writel(cfg, HPET_T1_CFG); | |
1045 | return; | |
1046 | } | |
1047 | ||
1048 | if (!(hpet_rtc_flags & RTC_PIE) || hpet_pie_limit) | |
1049 | delta = hpet_default_delta; | |
1050 | else | |
1051 | delta = hpet_pie_delta; | |
1052 | ||
1053 | /* | |
1054 | * Increment the comparator value until we are ahead of the | |
1055 | * current count. | |
1056 | */ | |
1057 | do { | |
1058 | hpet_t1_cmp += delta; | |
1059 | hpet_writel(hpet_t1_cmp, HPET_T1_CMP); | |
1060 | lost_ints++; | |
1061 | } while ((long)(hpet_readl(HPET_COUNTER) - hpet_t1_cmp) > 0); | |
1062 | ||
1063 | if (lost_ints) { | |
1064 | if (hpet_rtc_flags & RTC_PIE) | |
1065 | hpet_pie_count += lost_ints; | |
1066 | if (printk_ratelimit()) | |
7e2a31da | 1067 | printk(KERN_WARNING "hpet1: lost %d rtc interrupts\n", |
e9e2cdb4 TG |
1068 | lost_ints); |
1069 | } | |
1070 | } | |
1071 | ||
1072 | irqreturn_t hpet_rtc_interrupt(int irq, void *dev_id) | |
1073 | { | |
1074 | struct rtc_time curr_time; | |
1075 | unsigned long rtc_int_flag = 0; | |
1076 | ||
1077 | hpet_rtc_timer_reinit(); | |
1bdbdaac | 1078 | memset(&curr_time, 0, sizeof(struct rtc_time)); |
e9e2cdb4 TG |
1079 | |
1080 | if (hpet_rtc_flags & (RTC_UIE | RTC_AIE)) | |
1bdbdaac | 1081 | get_rtc_time(&curr_time); |
e9e2cdb4 TG |
1082 | |
1083 | if (hpet_rtc_flags & RTC_UIE && | |
1084 | curr_time.tm_sec != hpet_prev_update_sec) { | |
7e2a31da DB |
1085 | if (hpet_prev_update_sec >= 0) |
1086 | rtc_int_flag = RTC_UF; | |
e9e2cdb4 TG |
1087 | hpet_prev_update_sec = curr_time.tm_sec; |
1088 | } | |
1089 | ||
1090 | if (hpet_rtc_flags & RTC_PIE && | |
1091 | ++hpet_pie_count >= hpet_pie_limit) { | |
1092 | rtc_int_flag |= RTC_PF; | |
1093 | hpet_pie_count = 0; | |
1094 | } | |
1095 | ||
8ee291f8 | 1096 | if (hpet_rtc_flags & RTC_AIE && |
e9e2cdb4 TG |
1097 | (curr_time.tm_sec == hpet_alarm_time.tm_sec) && |
1098 | (curr_time.tm_min == hpet_alarm_time.tm_min) && | |
1099 | (curr_time.tm_hour == hpet_alarm_time.tm_hour)) | |
1100 | rtc_int_flag |= RTC_AF; | |
1101 | ||
1102 | if (rtc_int_flag) { | |
1103 | rtc_int_flag |= (RTC_IRQF | (RTC_NUM_INTS << 8)); | |
1bdbdaac BW |
1104 | if (irq_handler) |
1105 | irq_handler(rtc_int_flag, dev_id); | |
e9e2cdb4 TG |
1106 | } |
1107 | return IRQ_HANDLED; | |
1108 | } | |
1bdbdaac | 1109 | EXPORT_SYMBOL_GPL(hpet_rtc_interrupt); |
e9e2cdb4 | 1110 | #endif |