Commit | Line | Data |
---|---|---|
4cedb334 GOC |
1 | /* |
2 | * x86 SMP booting functions | |
3 | * | |
87c6fe26 | 4 | * (c) 1995 Alan Cox, Building #3 <alan@lxorguk.ukuu.org.uk> |
4cedb334 GOC |
5 | * (c) 1998, 1999, 2000 Ingo Molnar <mingo@redhat.com> |
6 | * Copyright 2001 Andi Kleen, SuSE Labs. | |
7 | * | |
8 | * Much of the core SMP work is based on previous work by Thomas Radke, to | |
9 | * whom a great many thanks are extended. | |
10 | * | |
11 | * Thanks to Intel for making available several different Pentium, | |
12 | * Pentium Pro and Pentium-II/Xeon MP machines. | |
13 | * Original development of Linux SMP code supported by Caldera. | |
14 | * | |
15 | * This code is released under the GNU General Public License version 2 or | |
16 | * later. | |
17 | * | |
18 | * Fixes | |
19 | * Felix Koop : NR_CPUS used properly | |
20 | * Jose Renau : Handle single CPU case. | |
21 | * Alan Cox : By repeated request 8) - Total BogoMIPS report. | |
22 | * Greg Wright : Fix for kernel stacks panic. | |
23 | * Erich Boleyn : MP v1.4 and additional changes. | |
24 | * Matthias Sattler : Changes for 2.1 kernel map. | |
25 | * Michel Lespinasse : Changes for 2.1 kernel map. | |
26 | * Michael Chastain : Change trampoline.S to gnu as. | |
27 | * Alan Cox : Dumb bug: 'B' step PPro's are fine | |
28 | * Ingo Molnar : Added APIC timers, based on code | |
29 | * from Jose Renau | |
30 | * Ingo Molnar : various cleanups and rewrites | |
31 | * Tigran Aivazian : fixed "0.00 in /proc/uptime on SMP" bug. | |
32 | * Maciej W. Rozycki : Bits for genuine 82489DX APICs | |
33 | * Andi Kleen : Changed for SMP boot into long mode. | |
34 | * Martin J. Bligh : Added support for multi-quad systems | |
35 | * Dave Jones : Report invalid combinations of Athlon CPUs. | |
36 | * Rusty Russell : Hacked into shape for new "hotplug" boot process. | |
37 | * Andi Kleen : Converted to new state machine. | |
38 | * Ashok Raj : CPU hotplug support | |
39 | * Glauber Costa : i386 and x86_64 integration | |
40 | */ | |
41 | ||
68a1c3f8 GC |
42 | #include <linux/init.h> |
43 | #include <linux/smp.h> | |
a355352b | 44 | #include <linux/module.h> |
70708a18 | 45 | #include <linux/sched.h> |
69c18c15 | 46 | #include <linux/percpu.h> |
91718e8d | 47 | #include <linux/bootmem.h> |
cb3c8b90 GOC |
48 | #include <linux/err.h> |
49 | #include <linux/nmi.h> | |
69c18c15 | 50 | |
8aef135c | 51 | #include <asm/acpi.h> |
cb3c8b90 | 52 | #include <asm/desc.h> |
69c18c15 GC |
53 | #include <asm/nmi.h> |
54 | #include <asm/irq.h> | |
07bbc16a | 55 | #include <asm/idle.h> |
e44b7b75 | 56 | #include <asm/trampoline.h> |
69c18c15 GC |
57 | #include <asm/cpu.h> |
58 | #include <asm/numa.h> | |
cb3c8b90 GOC |
59 | #include <asm/pgtable.h> |
60 | #include <asm/tlbflush.h> | |
61 | #include <asm/mtrr.h> | |
bbc2ff6a | 62 | #include <asm/vmi.h> |
34d05591 | 63 | #include <asm/genapic.h> |
569712b2 | 64 | #include <asm/setup.h> |
cb3c8b90 | 65 | #include <linux/mc146818rtc.h> |
68a1c3f8 | 66 | |
f6bc4029 | 67 | #include <mach_apic.h> |
cb3c8b90 GOC |
68 | #include <mach_wakecpu.h> |
69 | #include <smpboot_hooks.h> | |
70 | ||
16ecf7a4 | 71 | #ifdef CONFIG_X86_32 |
4cedb334 | 72 | u8 apicid_2_node[MAX_APICID]; |
61165d7a | 73 | static int low_mappings; |
acbb6734 GOC |
74 | #endif |
75 | ||
a8db8453 GOC |
76 | /* State of each CPU */ |
77 | DEFINE_PER_CPU(int, cpu_state) = { 0 }; | |
78 | ||
cb3c8b90 GOC |
79 | /* Store all idle threads, this can be reused instead of creating |
80 | * a new thread. Also avoids complicated thread destroy functionality | |
81 | * for idle threads. | |
82 | */ | |
83 | #ifdef CONFIG_HOTPLUG_CPU | |
84 | /* | |
85 | * Needed only for CONFIG_HOTPLUG_CPU because __cpuinitdata is | |
86 | * removed after init for !CONFIG_HOTPLUG_CPU. | |
87 | */ | |
88 | static DEFINE_PER_CPU(struct task_struct *, idle_thread_array); | |
89 | #define get_idle_for_cpu(x) (per_cpu(idle_thread_array, x)) | |
90 | #define set_idle_for_cpu(x, p) (per_cpu(idle_thread_array, x) = (p)) | |
91 | #else | |
f86c9985 | 92 | static struct task_struct *idle_thread_array[NR_CPUS] __cpuinitdata ; |
cb3c8b90 GOC |
93 | #define get_idle_for_cpu(x) (idle_thread_array[(x)]) |
94 | #define set_idle_for_cpu(x, p) (idle_thread_array[(x)] = (p)) | |
95 | #endif | |
f6bc4029 | 96 | |
a355352b GC |
97 | /* Number of siblings per CPU package */ |
98 | int smp_num_siblings = 1; | |
99 | EXPORT_SYMBOL(smp_num_siblings); | |
100 | ||
101 | /* Last level cache ID of each logical CPU */ | |
102 | DEFINE_PER_CPU(u16, cpu_llc_id) = BAD_APICID; | |
103 | ||
a355352b GC |
104 | /* representing HT siblings of each logical CPU */ |
105 | DEFINE_PER_CPU(cpumask_t, cpu_sibling_map); | |
106 | EXPORT_PER_CPU_SYMBOL(cpu_sibling_map); | |
107 | ||
108 | /* representing HT and core siblings of each logical CPU */ | |
109 | DEFINE_PER_CPU(cpumask_t, cpu_core_map); | |
110 | EXPORT_PER_CPU_SYMBOL(cpu_core_map); | |
111 | ||
112 | /* Per CPU bogomips and other parameters */ | |
113 | DEFINE_PER_CPU_SHARED_ALIGNED(struct cpuinfo_x86, cpu_info); | |
114 | EXPORT_PER_CPU_SYMBOL(cpu_info); | |
768d9505 | 115 | |
cb3c8b90 GOC |
116 | static atomic_t init_deasserted; |
117 | ||
8aef135c | 118 | |
1d89a7f0 | 119 | /* Set if we find a B stepping CPU */ |
f86c9985 | 120 | static int __cpuinitdata smp_b_stepping; |
1d89a7f0 | 121 | |
7cc3959e GOC |
122 | #if defined(CONFIG_NUMA) && defined(CONFIG_X86_32) |
123 | ||
124 | /* which logical CPUs are on which nodes */ | |
125 | cpumask_t node_to_cpumask_map[MAX_NUMNODES] __read_mostly = | |
126 | { [0 ... MAX_NUMNODES-1] = CPU_MASK_NONE }; | |
127 | EXPORT_SYMBOL(node_to_cpumask_map); | |
128 | /* which node each logical CPU is on */ | |
129 | int cpu_to_node_map[NR_CPUS] __read_mostly = { [0 ... NR_CPUS-1] = 0 }; | |
130 | EXPORT_SYMBOL(cpu_to_node_map); | |
131 | ||
132 | /* set up a mapping between cpu and node. */ | |
133 | static void map_cpu_to_node(int cpu, int node) | |
134 | { | |
135 | printk(KERN_INFO "Mapping cpu %d to node %d\n", cpu, node); | |
c2d1cec1 | 136 | cpumask_set_cpu(cpu, &node_to_cpumask_map[node]); |
7cc3959e GOC |
137 | cpu_to_node_map[cpu] = node; |
138 | } | |
139 | ||
140 | /* undo a mapping between cpu and node. */ | |
141 | static void unmap_cpu_to_node(int cpu) | |
142 | { | |
143 | int node; | |
144 | ||
145 | printk(KERN_INFO "Unmapping cpu %d from all nodes\n", cpu); | |
146 | for (node = 0; node < MAX_NUMNODES; node++) | |
c2d1cec1 | 147 | cpumask_clear_cpu(cpu, &node_to_cpumask_map[node]); |
7cc3959e GOC |
148 | cpu_to_node_map[cpu] = 0; |
149 | } | |
150 | #else /* !(CONFIG_NUMA && CONFIG_X86_32) */ | |
151 | #define map_cpu_to_node(cpu, node) ({}) | |
152 | #define unmap_cpu_to_node(cpu) ({}) | |
153 | #endif | |
154 | ||
155 | #ifdef CONFIG_X86_32 | |
1b374e4d SS |
156 | static int boot_cpu_logical_apicid; |
157 | ||
7cc3959e GOC |
158 | u8 cpu_2_logical_apicid[NR_CPUS] __read_mostly = |
159 | { [0 ... NR_CPUS-1] = BAD_APICID }; | |
160 | ||
a4928cff | 161 | static void map_cpu_to_logical_apicid(void) |
7cc3959e GOC |
162 | { |
163 | int cpu = smp_processor_id(); | |
164 | int apicid = logical_smp_processor_id(); | |
165 | int node = apicid_to_node(apicid); | |
166 | ||
167 | if (!node_online(node)) | |
168 | node = first_online_node; | |
169 | ||
170 | cpu_2_logical_apicid[cpu] = apicid; | |
171 | map_cpu_to_node(cpu, node); | |
172 | } | |
173 | ||
1481a3dd | 174 | void numa_remove_cpu(int cpu) |
7cc3959e GOC |
175 | { |
176 | cpu_2_logical_apicid[cpu] = BAD_APICID; | |
177 | unmap_cpu_to_node(cpu); | |
178 | } | |
179 | #else | |
7cc3959e GOC |
180 | #define map_cpu_to_logical_apicid() do {} while (0) |
181 | #endif | |
182 | ||
cb3c8b90 GOC |
183 | /* |
184 | * Report back to the Boot Processor. | |
185 | * Running on AP. | |
186 | */ | |
a4928cff | 187 | static void __cpuinit smp_callin(void) |
cb3c8b90 GOC |
188 | { |
189 | int cpuid, phys_id; | |
190 | unsigned long timeout; | |
191 | ||
192 | /* | |
193 | * If waken up by an INIT in an 82489DX configuration | |
194 | * we may get here before an INIT-deassert IPI reaches | |
195 | * our local APIC. We have to wait for the IPI or we'll | |
196 | * lock up on an APIC access. | |
197 | */ | |
198 | wait_for_init_deassert(&init_deasserted); | |
199 | ||
200 | /* | |
201 | * (This works even if the APIC is not enabled.) | |
202 | */ | |
4c9961d5 | 203 | phys_id = read_apic_id(); |
cb3c8b90 | 204 | cpuid = smp_processor_id(); |
c2d1cec1 | 205 | if (cpumask_test_cpu(cpuid, cpu_callin_mask)) { |
cb3c8b90 GOC |
206 | panic("%s: phys CPU#%d, CPU#%d already present??\n", __func__, |
207 | phys_id, cpuid); | |
208 | } | |
cfc1b9a6 | 209 | pr_debug("CPU#%d (phys ID: %d) waiting for CALLOUT\n", cpuid, phys_id); |
cb3c8b90 GOC |
210 | |
211 | /* | |
212 | * STARTUP IPIs are fragile beasts as they might sometimes | |
213 | * trigger some glue motherboard logic. Complete APIC bus | |
214 | * silence for 1 second, this overestimates the time the | |
215 | * boot CPU is spending to send the up to 2 STARTUP IPIs | |
216 | * by a factor of two. This should be enough. | |
217 | */ | |
218 | ||
219 | /* | |
220 | * Waiting 2s total for startup (udelay is not yet working) | |
221 | */ | |
222 | timeout = jiffies + 2*HZ; | |
223 | while (time_before(jiffies, timeout)) { | |
224 | /* | |
225 | * Has the boot CPU finished it's STARTUP sequence? | |
226 | */ | |
c2d1cec1 | 227 | if (cpumask_test_cpu(cpuid, cpu_callout_mask)) |
cb3c8b90 GOC |
228 | break; |
229 | cpu_relax(); | |
230 | } | |
231 | ||
232 | if (!time_before(jiffies, timeout)) { | |
233 | panic("%s: CPU%d started up but did not get a callout!\n", | |
234 | __func__, cpuid); | |
235 | } | |
236 | ||
237 | /* | |
238 | * the boot CPU has finished the init stage and is spinning | |
239 | * on callin_map until we finish. We are free to set up this | |
240 | * CPU, first the APIC. (this is probably redundant on most | |
241 | * boards) | |
242 | */ | |
243 | ||
cfc1b9a6 | 244 | pr_debug("CALLIN, before setup_local_APIC().\n"); |
cb3c8b90 GOC |
245 | smp_callin_clear_local_apic(); |
246 | setup_local_APIC(); | |
247 | end_local_APIC_setup(); | |
248 | map_cpu_to_logical_apicid(); | |
249 | ||
e545a614 | 250 | notify_cpu_starting(cpuid); |
cb3c8b90 GOC |
251 | /* |
252 | * Get our bogomips. | |
253 | * | |
254 | * Need to enable IRQs because it can take longer and then | |
255 | * the NMI watchdog might kill us. | |
256 | */ | |
257 | local_irq_enable(); | |
258 | calibrate_delay(); | |
259 | local_irq_disable(); | |
cfc1b9a6 | 260 | pr_debug("Stack at about %p\n", &cpuid); |
cb3c8b90 GOC |
261 | |
262 | /* | |
263 | * Save our processor parameters | |
264 | */ | |
265 | smp_store_cpu_info(cpuid); | |
266 | ||
267 | /* | |
268 | * Allow the master to continue. | |
269 | */ | |
c2d1cec1 | 270 | cpumask_set_cpu(cpuid, cpu_callin_mask); |
cb3c8b90 GOC |
271 | } |
272 | ||
25ddbb18 AK |
273 | static int __cpuinitdata unsafe_smp; |
274 | ||
bbc2ff6a GOC |
275 | /* |
276 | * Activate a secondary processor. | |
277 | */ | |
0ca59dd9 | 278 | notrace static void __cpuinit start_secondary(void *unused) |
bbc2ff6a GOC |
279 | { |
280 | /* | |
281 | * Don't put *anything* before cpu_init(), SMP booting is too | |
282 | * fragile that we want to limit the things done here to the | |
283 | * most necessary things. | |
284 | */ | |
bbc2ff6a | 285 | vmi_bringup(); |
bbc2ff6a GOC |
286 | cpu_init(); |
287 | preempt_disable(); | |
288 | smp_callin(); | |
289 | ||
290 | /* otherwise gcc will move up smp_processor_id before the cpu_init */ | |
291 | barrier(); | |
292 | /* | |
293 | * Check TSC synchronization with the BP: | |
294 | */ | |
295 | check_tsc_sync_target(); | |
296 | ||
297 | if (nmi_watchdog == NMI_IO_APIC) { | |
298 | disable_8259A_irq(0); | |
299 | enable_NMI_through_LVT0(); | |
300 | enable_8259A_irq(0); | |
301 | } | |
302 | ||
61165d7a HD |
303 | #ifdef CONFIG_X86_32 |
304 | while (low_mappings) | |
305 | cpu_relax(); | |
306 | __flush_tlb_all(); | |
307 | #endif | |
308 | ||
bbc2ff6a GOC |
309 | /* This must be done before setting cpu_online_map */ |
310 | set_cpu_sibling_map(raw_smp_processor_id()); | |
311 | wmb(); | |
312 | ||
313 | /* | |
314 | * We need to hold call_lock, so there is no inconsistency | |
315 | * between the time smp_call_function() determines number of | |
316 | * IPI recipients, and the time when the determination is made | |
317 | * for which cpus receive the IPI. Holding this | |
318 | * lock helps us to not include this cpu in a currently in progress | |
319 | * smp_call_function(). | |
d388e5fd EB |
320 | * |
321 | * We need to hold vector_lock so there the set of online cpus | |
322 | * does not change while we are assigning vectors to cpus. Holding | |
323 | * this lock ensures we don't half assign or remove an irq from a cpu. | |
bbc2ff6a | 324 | */ |
0cefa5b9 | 325 | ipi_call_lock(); |
d388e5fd EB |
326 | lock_vector_lock(); |
327 | __setup_vector_irq(smp_processor_id()); | |
c2d1cec1 | 328 | set_cpu_online(smp_processor_id(), true); |
d388e5fd | 329 | unlock_vector_lock(); |
0cefa5b9 | 330 | ipi_call_unlock(); |
bbc2ff6a GOC |
331 | per_cpu(cpu_state, smp_processor_id()) = CPU_ONLINE; |
332 | ||
0cefa5b9 MS |
333 | /* enable local interrupts */ |
334 | local_irq_enable(); | |
335 | ||
bbc2ff6a GOC |
336 | setup_secondary_clock(); |
337 | ||
338 | wmb(); | |
339 | cpu_idle(); | |
340 | } | |
341 | ||
1d89a7f0 GOC |
342 | static void __cpuinit smp_apply_quirks(struct cpuinfo_x86 *c) |
343 | { | |
1d89a7f0 GOC |
344 | /* |
345 | * Mask B, Pentium, but not Pentium MMX | |
346 | */ | |
347 | if (c->x86_vendor == X86_VENDOR_INTEL && | |
348 | c->x86 == 5 && | |
349 | c->x86_mask >= 1 && c->x86_mask <= 4 && | |
350 | c->x86_model <= 3) | |
351 | /* | |
352 | * Remember we have B step Pentia with bugs | |
353 | */ | |
354 | smp_b_stepping = 1; | |
355 | ||
356 | /* | |
357 | * Certain Athlons might work (for various values of 'work') in SMP | |
358 | * but they are not certified as MP capable. | |
359 | */ | |
360 | if ((c->x86_vendor == X86_VENDOR_AMD) && (c->x86 == 6)) { | |
361 | ||
362 | if (num_possible_cpus() == 1) | |
363 | goto valid_k7; | |
364 | ||
365 | /* Athlon 660/661 is valid. */ | |
366 | if ((c->x86_model == 6) && ((c->x86_mask == 0) || | |
367 | (c->x86_mask == 1))) | |
368 | goto valid_k7; | |
369 | ||
370 | /* Duron 670 is valid */ | |
371 | if ((c->x86_model == 7) && (c->x86_mask == 0)) | |
372 | goto valid_k7; | |
373 | ||
374 | /* | |
375 | * Athlon 662, Duron 671, and Athlon >model 7 have capability | |
376 | * bit. It's worth noting that the A5 stepping (662) of some | |
377 | * Athlon XP's have the MP bit set. | |
378 | * See http://www.heise.de/newsticker/data/jow-18.10.01-000 for | |
379 | * more. | |
380 | */ | |
381 | if (((c->x86_model == 6) && (c->x86_mask >= 2)) || | |
382 | ((c->x86_model == 7) && (c->x86_mask >= 1)) || | |
383 | (c->x86_model > 7)) | |
384 | if (cpu_has_mp) | |
385 | goto valid_k7; | |
386 | ||
387 | /* If we get here, not a certified SMP capable AMD system. */ | |
25ddbb18 | 388 | unsafe_smp = 1; |
1d89a7f0 GOC |
389 | } |
390 | ||
391 | valid_k7: | |
392 | ; | |
1d89a7f0 GOC |
393 | } |
394 | ||
a4928cff | 395 | static void __cpuinit smp_checks(void) |
693d4b8a GOC |
396 | { |
397 | if (smp_b_stepping) | |
398 | printk(KERN_WARNING "WARNING: SMP operation may be unreliable" | |
399 | "with B stepping processors.\n"); | |
400 | ||
401 | /* | |
402 | * Don't taint if we are running SMP kernel on a single non-MP | |
403 | * approved Athlon | |
404 | */ | |
25ddbb18 AK |
405 | if (unsafe_smp && num_online_cpus() > 1) { |
406 | printk(KERN_INFO "WARNING: This combination of AMD" | |
407 | "processors is not suitable for SMP.\n"); | |
408 | add_taint(TAINT_UNSAFE_SMP); | |
693d4b8a GOC |
409 | } |
410 | } | |
411 | ||
1d89a7f0 GOC |
412 | /* |
413 | * The bootstrap kernel entry code has set these up. Save them for | |
414 | * a given CPU | |
415 | */ | |
416 | ||
417 | void __cpuinit smp_store_cpu_info(int id) | |
418 | { | |
419 | struct cpuinfo_x86 *c = &cpu_data(id); | |
420 | ||
421 | *c = boot_cpu_data; | |
422 | c->cpu_index = id; | |
423 | if (id != 0) | |
424 | identify_secondary_cpu(c); | |
425 | smp_apply_quirks(c); | |
426 | } | |
427 | ||
428 | ||
768d9505 GC |
429 | void __cpuinit set_cpu_sibling_map(int cpu) |
430 | { | |
431 | int i; | |
432 | struct cpuinfo_x86 *c = &cpu_data(cpu); | |
433 | ||
c2d1cec1 | 434 | cpumask_set_cpu(cpu, cpu_sibling_setup_mask); |
768d9505 GC |
435 | |
436 | if (smp_num_siblings > 1) { | |
c2d1cec1 MT |
437 | for_each_cpu(i, cpu_sibling_setup_mask) { |
438 | struct cpuinfo_x86 *o = &cpu_data(i); | |
439 | ||
440 | if (c->phys_proc_id == o->phys_proc_id && | |
441 | c->cpu_core_id == o->cpu_core_id) { | |
442 | cpumask_set_cpu(i, cpu_sibling_mask(cpu)); | |
443 | cpumask_set_cpu(cpu, cpu_sibling_mask(i)); | |
444 | cpumask_set_cpu(i, cpu_core_mask(cpu)); | |
445 | cpumask_set_cpu(cpu, cpu_core_mask(i)); | |
446 | cpumask_set_cpu(i, &c->llc_shared_map); | |
447 | cpumask_set_cpu(cpu, &o->llc_shared_map); | |
768d9505 GC |
448 | } |
449 | } | |
450 | } else { | |
c2d1cec1 | 451 | cpumask_set_cpu(cpu, cpu_sibling_mask(cpu)); |
768d9505 GC |
452 | } |
453 | ||
c2d1cec1 | 454 | cpumask_set_cpu(cpu, &c->llc_shared_map); |
768d9505 GC |
455 | |
456 | if (current_cpu_data.x86_max_cores == 1) { | |
c2d1cec1 | 457 | cpumask_copy(cpu_core_mask(cpu), cpu_sibling_mask(cpu)); |
768d9505 GC |
458 | c->booted_cores = 1; |
459 | return; | |
460 | } | |
461 | ||
c2d1cec1 | 462 | for_each_cpu(i, cpu_sibling_setup_mask) { |
768d9505 GC |
463 | if (per_cpu(cpu_llc_id, cpu) != BAD_APICID && |
464 | per_cpu(cpu_llc_id, cpu) == per_cpu(cpu_llc_id, i)) { | |
c2d1cec1 MT |
465 | cpumask_set_cpu(i, &c->llc_shared_map); |
466 | cpumask_set_cpu(cpu, &cpu_data(i).llc_shared_map); | |
768d9505 GC |
467 | } |
468 | if (c->phys_proc_id == cpu_data(i).phys_proc_id) { | |
c2d1cec1 MT |
469 | cpumask_set_cpu(i, cpu_core_mask(cpu)); |
470 | cpumask_set_cpu(cpu, cpu_core_mask(i)); | |
768d9505 GC |
471 | /* |
472 | * Does this new cpu bringup a new core? | |
473 | */ | |
c2d1cec1 | 474 | if (cpumask_weight(cpu_sibling_mask(cpu)) == 1) { |
768d9505 GC |
475 | /* |
476 | * for each core in package, increment | |
477 | * the booted_cores for this new cpu | |
478 | */ | |
c2d1cec1 | 479 | if (cpumask_first(cpu_sibling_mask(i)) == i) |
768d9505 GC |
480 | c->booted_cores++; |
481 | /* | |
482 | * increment the core count for all | |
483 | * the other cpus in this package | |
484 | */ | |
485 | if (i != cpu) | |
486 | cpu_data(i).booted_cores++; | |
487 | } else if (i != cpu && !c->booted_cores) | |
488 | c->booted_cores = cpu_data(i).booted_cores; | |
489 | } | |
490 | } | |
491 | } | |
492 | ||
70708a18 | 493 | /* maps the cpu to the sched domain representing multi-core */ |
030bb203 | 494 | const struct cpumask *cpu_coregroup_mask(int cpu) |
70708a18 GC |
495 | { |
496 | struct cpuinfo_x86 *c = &cpu_data(cpu); | |
497 | /* | |
498 | * For perf, we return last level cache shared map. | |
499 | * And for power savings, we return cpu_core_map | |
500 | */ | |
501 | if (sched_mc_power_savings || sched_smt_power_savings) | |
c2d1cec1 | 502 | return cpu_core_mask(cpu); |
70708a18 | 503 | else |
030bb203 RR |
504 | return &c->llc_shared_map; |
505 | } | |
506 | ||
507 | cpumask_t cpu_coregroup_map(int cpu) | |
508 | { | |
509 | return *cpu_coregroup_mask(cpu); | |
70708a18 GC |
510 | } |
511 | ||
a4928cff | 512 | static void impress_friends(void) |
904541e2 GOC |
513 | { |
514 | int cpu; | |
515 | unsigned long bogosum = 0; | |
516 | /* | |
517 | * Allow the user to impress friends. | |
518 | */ | |
cfc1b9a6 | 519 | pr_debug("Before bogomips.\n"); |
904541e2 | 520 | for_each_possible_cpu(cpu) |
c2d1cec1 | 521 | if (cpumask_test_cpu(cpu, cpu_callout_mask)) |
904541e2 GOC |
522 | bogosum += cpu_data(cpu).loops_per_jiffy; |
523 | printk(KERN_INFO | |
524 | "Total of %d processors activated (%lu.%02lu BogoMIPS).\n", | |
f68e00a3 | 525 | num_online_cpus(), |
904541e2 GOC |
526 | bogosum/(500000/HZ), |
527 | (bogosum/(5000/HZ))%100); | |
528 | ||
cfc1b9a6 | 529 | pr_debug("Before bogocount - setting activated=1.\n"); |
904541e2 GOC |
530 | } |
531 | ||
569712b2 | 532 | void __inquire_remote_apic(int apicid) |
cb3c8b90 GOC |
533 | { |
534 | unsigned i, regs[] = { APIC_ID >> 4, APIC_LVR >> 4, APIC_SPIV >> 4 }; | |
535 | char *names[] = { "ID", "VERSION", "SPIV" }; | |
536 | int timeout; | |
537 | u32 status; | |
538 | ||
823b259b | 539 | printk(KERN_INFO "Inquiring remote APIC 0x%x...\n", apicid); |
cb3c8b90 GOC |
540 | |
541 | for (i = 0; i < ARRAY_SIZE(regs); i++) { | |
823b259b | 542 | printk(KERN_INFO "... APIC 0x%x %s: ", apicid, names[i]); |
cb3c8b90 GOC |
543 | |
544 | /* | |
545 | * Wait for idle. | |
546 | */ | |
547 | status = safe_apic_wait_icr_idle(); | |
548 | if (status) | |
549 | printk(KERN_CONT | |
550 | "a previous APIC delivery may have failed\n"); | |
551 | ||
1b374e4d | 552 | apic_icr_write(APIC_DM_REMRD | regs[i], apicid); |
cb3c8b90 GOC |
553 | |
554 | timeout = 0; | |
555 | do { | |
556 | udelay(100); | |
557 | status = apic_read(APIC_ICR) & APIC_ICR_RR_MASK; | |
558 | } while (status == APIC_ICR_RR_INPROG && timeout++ < 1000); | |
559 | ||
560 | switch (status) { | |
561 | case APIC_ICR_RR_VALID: | |
562 | status = apic_read(APIC_RRR); | |
563 | printk(KERN_CONT "%08x\n", status); | |
564 | break; | |
565 | default: | |
566 | printk(KERN_CONT "failed\n"); | |
567 | } | |
568 | } | |
569 | } | |
570 | ||
cb3c8b90 GOC |
571 | /* |
572 | * Poke the other CPU in the eye via NMI to wake it up. Remember that the normal | |
573 | * INIT, INIT, STARTUP sequence will reset the chip hard for us, and this | |
574 | * won't ... remember to clear down the APIC, etc later. | |
575 | */ | |
569712b2 YL |
576 | int __devinit |
577 | wakeup_secondary_cpu_via_nmi(int logical_apicid, unsigned long start_eip) | |
cb3c8b90 GOC |
578 | { |
579 | unsigned long send_status, accept_status = 0; | |
580 | int maxlvt; | |
581 | ||
582 | /* Target chip */ | |
cb3c8b90 GOC |
583 | /* Boot on the stack */ |
584 | /* Kick the second */ | |
1b374e4d | 585 | apic_icr_write(APIC_DM_NMI | APIC_DEST_LOGICAL, logical_apicid); |
cb3c8b90 | 586 | |
cfc1b9a6 | 587 | pr_debug("Waiting for send to finish...\n"); |
cb3c8b90 GOC |
588 | send_status = safe_apic_wait_icr_idle(); |
589 | ||
590 | /* | |
591 | * Give the other CPU some time to accept the IPI. | |
592 | */ | |
593 | udelay(200); | |
569712b2 | 594 | if (APIC_INTEGRATED(apic_version[boot_cpu_physical_apicid])) { |
59ef48a5 CG |
595 | maxlvt = lapic_get_maxlvt(); |
596 | if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */ | |
597 | apic_write(APIC_ESR, 0); | |
598 | accept_status = (apic_read(APIC_ESR) & 0xEF); | |
599 | } | |
cfc1b9a6 | 600 | pr_debug("NMI sent.\n"); |
cb3c8b90 GOC |
601 | |
602 | if (send_status) | |
603 | printk(KERN_ERR "APIC never delivered???\n"); | |
604 | if (accept_status) | |
605 | printk(KERN_ERR "APIC delivery error (%lx).\n", accept_status); | |
606 | ||
607 | return (send_status | accept_status); | |
608 | } | |
cb3c8b90 | 609 | |
54ac14a8 | 610 | int __devinit |
569712b2 | 611 | wakeup_secondary_cpu_via_init(int phys_apicid, unsigned long start_eip) |
cb3c8b90 GOC |
612 | { |
613 | unsigned long send_status, accept_status = 0; | |
614 | int maxlvt, num_starts, j; | |
615 | ||
34d05591 JS |
616 | if (get_uv_system_type() == UV_NON_UNIQUE_APIC) { |
617 | send_status = uv_wakeup_secondary(phys_apicid, start_eip); | |
618 | atomic_set(&init_deasserted, 1); | |
619 | return send_status; | |
620 | } | |
621 | ||
593f4a78 MR |
622 | maxlvt = lapic_get_maxlvt(); |
623 | ||
cb3c8b90 GOC |
624 | /* |
625 | * Be paranoid about clearing APIC errors. | |
626 | */ | |
627 | if (APIC_INTEGRATED(apic_version[phys_apicid])) { | |
593f4a78 MR |
628 | if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */ |
629 | apic_write(APIC_ESR, 0); | |
cb3c8b90 GOC |
630 | apic_read(APIC_ESR); |
631 | } | |
632 | ||
cfc1b9a6 | 633 | pr_debug("Asserting INIT.\n"); |
cb3c8b90 GOC |
634 | |
635 | /* | |
636 | * Turn INIT on target chip | |
637 | */ | |
cb3c8b90 GOC |
638 | /* |
639 | * Send IPI | |
640 | */ | |
1b374e4d SS |
641 | apic_icr_write(APIC_INT_LEVELTRIG | APIC_INT_ASSERT | APIC_DM_INIT, |
642 | phys_apicid); | |
cb3c8b90 | 643 | |
cfc1b9a6 | 644 | pr_debug("Waiting for send to finish...\n"); |
cb3c8b90 GOC |
645 | send_status = safe_apic_wait_icr_idle(); |
646 | ||
647 | mdelay(10); | |
648 | ||
cfc1b9a6 | 649 | pr_debug("Deasserting INIT.\n"); |
cb3c8b90 GOC |
650 | |
651 | /* Target chip */ | |
cb3c8b90 | 652 | /* Send IPI */ |
1b374e4d | 653 | apic_icr_write(APIC_INT_LEVELTRIG | APIC_DM_INIT, phys_apicid); |
cb3c8b90 | 654 | |
cfc1b9a6 | 655 | pr_debug("Waiting for send to finish...\n"); |
cb3c8b90 GOC |
656 | send_status = safe_apic_wait_icr_idle(); |
657 | ||
658 | mb(); | |
659 | atomic_set(&init_deasserted, 1); | |
660 | ||
661 | /* | |
662 | * Should we send STARTUP IPIs ? | |
663 | * | |
664 | * Determine this based on the APIC version. | |
665 | * If we don't have an integrated APIC, don't send the STARTUP IPIs. | |
666 | */ | |
667 | if (APIC_INTEGRATED(apic_version[phys_apicid])) | |
668 | num_starts = 2; | |
669 | else | |
670 | num_starts = 0; | |
671 | ||
672 | /* | |
673 | * Paravirt / VMI wants a startup IPI hook here to set up the | |
674 | * target processor state. | |
675 | */ | |
676 | startup_ipi_hook(phys_apicid, (unsigned long) start_secondary, | |
cb3c8b90 | 677 | (unsigned long)stack_start.sp); |
cb3c8b90 GOC |
678 | |
679 | /* | |
680 | * Run STARTUP IPI loop. | |
681 | */ | |
cfc1b9a6 | 682 | pr_debug("#startup loops: %d.\n", num_starts); |
cb3c8b90 | 683 | |
cb3c8b90 | 684 | for (j = 1; j <= num_starts; j++) { |
cfc1b9a6 | 685 | pr_debug("Sending STARTUP #%d.\n", j); |
593f4a78 MR |
686 | if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */ |
687 | apic_write(APIC_ESR, 0); | |
cb3c8b90 | 688 | apic_read(APIC_ESR); |
cfc1b9a6 | 689 | pr_debug("After apic_write.\n"); |
cb3c8b90 GOC |
690 | |
691 | /* | |
692 | * STARTUP IPI | |
693 | */ | |
694 | ||
695 | /* Target chip */ | |
cb3c8b90 GOC |
696 | /* Boot on the stack */ |
697 | /* Kick the second */ | |
1b374e4d SS |
698 | apic_icr_write(APIC_DM_STARTUP | (start_eip >> 12), |
699 | phys_apicid); | |
cb3c8b90 GOC |
700 | |
701 | /* | |
702 | * Give the other CPU some time to accept the IPI. | |
703 | */ | |
704 | udelay(300); | |
705 | ||
cfc1b9a6 | 706 | pr_debug("Startup point 1.\n"); |
cb3c8b90 | 707 | |
cfc1b9a6 | 708 | pr_debug("Waiting for send to finish...\n"); |
cb3c8b90 GOC |
709 | send_status = safe_apic_wait_icr_idle(); |
710 | ||
711 | /* | |
712 | * Give the other CPU some time to accept the IPI. | |
713 | */ | |
714 | udelay(200); | |
593f4a78 | 715 | if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */ |
cb3c8b90 | 716 | apic_write(APIC_ESR, 0); |
cb3c8b90 GOC |
717 | accept_status = (apic_read(APIC_ESR) & 0xEF); |
718 | if (send_status || accept_status) | |
719 | break; | |
720 | } | |
cfc1b9a6 | 721 | pr_debug("After Startup.\n"); |
cb3c8b90 GOC |
722 | |
723 | if (send_status) | |
724 | printk(KERN_ERR "APIC never delivered???\n"); | |
725 | if (accept_status) | |
726 | printk(KERN_ERR "APIC delivery error (%lx).\n", accept_status); | |
727 | ||
728 | return (send_status | accept_status); | |
729 | } | |
cb3c8b90 GOC |
730 | |
731 | struct create_idle { | |
732 | struct work_struct work; | |
733 | struct task_struct *idle; | |
734 | struct completion done; | |
735 | int cpu; | |
736 | }; | |
737 | ||
738 | static void __cpuinit do_fork_idle(struct work_struct *work) | |
739 | { | |
740 | struct create_idle *c_idle = | |
741 | container_of(work, struct create_idle, work); | |
742 | ||
743 | c_idle->idle = fork_idle(c_idle->cpu); | |
744 | complete(&c_idle->done); | |
745 | } | |
746 | ||
747 | static int __cpuinit do_boot_cpu(int apicid, int cpu) | |
748 | /* | |
749 | * NOTE - on most systems this is a PHYSICAL apic ID, but on multiquad | |
750 | * (ie clustered apic addressing mode), this is a LOGICAL apic ID. | |
751 | * Returns zero if CPU booted OK, else error code from wakeup_secondary_cpu. | |
752 | */ | |
753 | { | |
754 | unsigned long boot_error = 0; | |
755 | int timeout; | |
756 | unsigned long start_ip; | |
757 | unsigned short nmi_high = 0, nmi_low = 0; | |
758 | struct create_idle c_idle = { | |
759 | .cpu = cpu, | |
760 | .done = COMPLETION_INITIALIZER_ONSTACK(c_idle.done), | |
761 | }; | |
762 | INIT_WORK(&c_idle.work, do_fork_idle); | |
cb3c8b90 | 763 | |
cb3c8b90 GOC |
764 | alternatives_smp_switch(1); |
765 | ||
766 | c_idle.idle = get_idle_for_cpu(cpu); | |
767 | ||
768 | /* | |
769 | * We can't use kernel_thread since we must avoid to | |
770 | * reschedule the child. | |
771 | */ | |
772 | if (c_idle.idle) { | |
773 | c_idle.idle->thread.sp = (unsigned long) (((struct pt_regs *) | |
774 | (THREAD_SIZE + task_stack_page(c_idle.idle))) - 1); | |
775 | init_idle(c_idle.idle, cpu); | |
776 | goto do_rest; | |
777 | } | |
778 | ||
779 | if (!keventd_up() || current_is_keventd()) | |
780 | c_idle.work.func(&c_idle.work); | |
781 | else { | |
782 | schedule_work(&c_idle.work); | |
783 | wait_for_completion(&c_idle.done); | |
784 | } | |
785 | ||
786 | if (IS_ERR(c_idle.idle)) { | |
787 | printk("failed fork for CPU %d\n", cpu); | |
788 | return PTR_ERR(c_idle.idle); | |
789 | } | |
790 | ||
791 | set_idle_for_cpu(cpu, c_idle.idle); | |
792 | do_rest: | |
793 | #ifdef CONFIG_X86_32 | |
794 | per_cpu(current_task, cpu) = c_idle.idle; | |
795 | init_gdt(cpu); | |
cb3c8b90 | 796 | /* Stack for startup_32 can be just as for start_secondary onwards */ |
cb3c8b90 GOC |
797 | irq_ctx_init(cpu); |
798 | #else | |
799 | cpu_pda(cpu)->pcurrent = c_idle.idle; | |
cb3c8b90 | 800 | clear_tsk_thread_flag(c_idle.idle, TIF_FORK); |
004aa322 | 801 | initial_gs = per_cpu_offset(cpu); |
cb3c8b90 | 802 | #endif |
a939098a | 803 | early_gdt_descr.address = (unsigned long)get_cpu_gdt_table(cpu); |
3e970473 | 804 | initial_code = (unsigned long)start_secondary; |
9cf4f298 | 805 | stack_start.sp = (void *) c_idle.idle->thread.sp; |
cb3c8b90 GOC |
806 | |
807 | /* start_ip had better be page-aligned! */ | |
808 | start_ip = setup_trampoline(); | |
809 | ||
810 | /* So we see what's up */ | |
823b259b | 811 | printk(KERN_INFO "Booting processor %d APIC 0x%x ip 0x%lx\n", |
cb3c8b90 GOC |
812 | cpu, apicid, start_ip); |
813 | ||
814 | /* | |
815 | * This grunge runs the startup process for | |
816 | * the targeted processor. | |
817 | */ | |
818 | ||
819 | atomic_set(&init_deasserted, 0); | |
820 | ||
34d05591 | 821 | if (get_uv_system_type() != UV_NON_UNIQUE_APIC) { |
cb3c8b90 | 822 | |
cfc1b9a6 | 823 | pr_debug("Setting warm reset code and vector.\n"); |
cb3c8b90 | 824 | |
34d05591 JS |
825 | store_NMI_vector(&nmi_high, &nmi_low); |
826 | ||
827 | smpboot_setup_warm_reset_vector(start_ip); | |
828 | /* | |
829 | * Be paranoid about clearing APIC errors. | |
db96b0a0 CG |
830 | */ |
831 | if (APIC_INTEGRATED(apic_version[boot_cpu_physical_apicid])) { | |
832 | apic_write(APIC_ESR, 0); | |
833 | apic_read(APIC_ESR); | |
834 | } | |
34d05591 | 835 | } |
cb3c8b90 | 836 | |
cb3c8b90 GOC |
837 | /* |
838 | * Starting actual IPI sequence... | |
839 | */ | |
840 | boot_error = wakeup_secondary_cpu(apicid, start_ip); | |
841 | ||
842 | if (!boot_error) { | |
843 | /* | |
844 | * allow APs to start initializing. | |
845 | */ | |
cfc1b9a6 | 846 | pr_debug("Before Callout %d.\n", cpu); |
c2d1cec1 | 847 | cpumask_set_cpu(cpu, cpu_callout_mask); |
cfc1b9a6 | 848 | pr_debug("After Callout %d.\n", cpu); |
cb3c8b90 GOC |
849 | |
850 | /* | |
851 | * Wait 5s total for a response | |
852 | */ | |
853 | for (timeout = 0; timeout < 50000; timeout++) { | |
c2d1cec1 | 854 | if (cpumask_test_cpu(cpu, cpu_callin_mask)) |
cb3c8b90 GOC |
855 | break; /* It has booted */ |
856 | udelay(100); | |
857 | } | |
858 | ||
c2d1cec1 | 859 | if (cpumask_test_cpu(cpu, cpu_callin_mask)) { |
cb3c8b90 | 860 | /* number CPUs logically, starting from 1 (BSP is 0) */ |
cfc1b9a6 | 861 | pr_debug("OK.\n"); |
cb3c8b90 GOC |
862 | printk(KERN_INFO "CPU%d: ", cpu); |
863 | print_cpu_info(&cpu_data(cpu)); | |
cfc1b9a6 | 864 | pr_debug("CPU has booted.\n"); |
cb3c8b90 GOC |
865 | } else { |
866 | boot_error = 1; | |
867 | if (*((volatile unsigned char *)trampoline_base) | |
868 | == 0xA5) | |
869 | /* trampoline started but...? */ | |
870 | printk(KERN_ERR "Stuck ??\n"); | |
871 | else | |
872 | /* trampoline code not run */ | |
873 | printk(KERN_ERR "Not responding.\n"); | |
34d05591 JS |
874 | if (get_uv_system_type() != UV_NON_UNIQUE_APIC) |
875 | inquire_remote_apic(apicid); | |
cb3c8b90 GOC |
876 | } |
877 | } | |
1a51e3a0 | 878 | |
cb3c8b90 GOC |
879 | if (boot_error) { |
880 | /* Try to put things back the way they were before ... */ | |
23ca4bba | 881 | numa_remove_cpu(cpu); /* was set by numa_add_cpu */ |
c2d1cec1 MT |
882 | |
883 | /* was set by do_boot_cpu() */ | |
884 | cpumask_clear_cpu(cpu, cpu_callout_mask); | |
885 | ||
886 | /* was set by cpu_init() */ | |
887 | cpumask_clear_cpu(cpu, cpu_initialized_mask); | |
888 | ||
889 | set_cpu_present(cpu, false); | |
cb3c8b90 GOC |
890 | per_cpu(x86_cpu_to_apicid, cpu) = BAD_APICID; |
891 | } | |
892 | ||
893 | /* mark "stuck" area as not stuck */ | |
894 | *((volatile unsigned long *)trampoline_base) = 0; | |
895 | ||
63d38198 AK |
896 | /* |
897 | * Cleanup possible dangling ends... | |
898 | */ | |
899 | smpboot_restore_warm_reset_vector(); | |
900 | ||
cb3c8b90 GOC |
901 | return boot_error; |
902 | } | |
903 | ||
904 | int __cpuinit native_cpu_up(unsigned int cpu) | |
905 | { | |
906 | int apicid = cpu_present_to_apicid(cpu); | |
907 | unsigned long flags; | |
908 | int err; | |
909 | ||
910 | WARN_ON(irqs_disabled()); | |
911 | ||
cfc1b9a6 | 912 | pr_debug("++++++++++++++++++++=_---CPU UP %u\n", cpu); |
cb3c8b90 GOC |
913 | |
914 | if (apicid == BAD_APICID || apicid == boot_cpu_physical_apicid || | |
915 | !physid_isset(apicid, phys_cpu_present_map)) { | |
916 | printk(KERN_ERR "%s: bad cpu %d\n", __func__, cpu); | |
917 | return -EINVAL; | |
918 | } | |
919 | ||
920 | /* | |
921 | * Already booted CPU? | |
922 | */ | |
c2d1cec1 | 923 | if (cpumask_test_cpu(cpu, cpu_callin_mask)) { |
cfc1b9a6 | 924 | pr_debug("do_boot_cpu %d Already started\n", cpu); |
cb3c8b90 GOC |
925 | return -ENOSYS; |
926 | } | |
927 | ||
928 | /* | |
929 | * Save current MTRR state in case it was changed since early boot | |
930 | * (e.g. by the ACPI SMI) to initialize new CPUs with MTRRs in sync: | |
931 | */ | |
932 | mtrr_save_state(); | |
933 | ||
934 | per_cpu(cpu_state, cpu) = CPU_UP_PREPARE; | |
935 | ||
936 | #ifdef CONFIG_X86_32 | |
937 | /* init low mem mapping */ | |
68db065c | 938 | clone_pgd_range(swapper_pg_dir, swapper_pg_dir + KERNEL_PGD_BOUNDARY, |
61165d7a | 939 | min_t(unsigned long, KERNEL_PGD_PTRS, KERNEL_PGD_BOUNDARY)); |
cb3c8b90 | 940 | flush_tlb_all(); |
61165d7a | 941 | low_mappings = 1; |
cb3c8b90 GOC |
942 | |
943 | err = do_boot_cpu(apicid, cpu); | |
61165d7a HD |
944 | |
945 | zap_low_mappings(); | |
946 | low_mappings = 0; | |
947 | #else | |
948 | err = do_boot_cpu(apicid, cpu); | |
949 | #endif | |
950 | if (err) { | |
cfc1b9a6 | 951 | pr_debug("do_boot_cpu failed %d\n", err); |
61165d7a | 952 | return -EIO; |
cb3c8b90 GOC |
953 | } |
954 | ||
955 | /* | |
956 | * Check TSC synchronization with the AP (keep irqs disabled | |
957 | * while doing so): | |
958 | */ | |
959 | local_irq_save(flags); | |
960 | check_tsc_sync_source(cpu); | |
961 | local_irq_restore(flags); | |
962 | ||
7c04e64a | 963 | while (!cpu_online(cpu)) { |
cb3c8b90 GOC |
964 | cpu_relax(); |
965 | touch_nmi_watchdog(); | |
966 | } | |
967 | ||
968 | return 0; | |
969 | } | |
970 | ||
8aef135c GOC |
971 | /* |
972 | * Fall back to non SMP mode after errors. | |
973 | * | |
974 | * RED-PEN audit/test this more. I bet there is more state messed up here. | |
975 | */ | |
976 | static __init void disable_smp(void) | |
977 | { | |
c2d1cec1 MT |
978 | /* use the read/write pointers to the present and possible maps */ |
979 | cpumask_copy(&cpu_present_map, cpumask_of(0)); | |
980 | cpumask_copy(&cpu_possible_map, cpumask_of(0)); | |
8aef135c | 981 | smpboot_clear_io_apic_irqs(); |
0f385d1d | 982 | |
8aef135c | 983 | if (smp_found_config) |
b6df1b8b | 984 | physid_set_mask_of_physid(boot_cpu_physical_apicid, &phys_cpu_present_map); |
8aef135c | 985 | else |
b6df1b8b | 986 | physid_set_mask_of_physid(0, &phys_cpu_present_map); |
8aef135c | 987 | map_cpu_to_logical_apicid(); |
c2d1cec1 MT |
988 | cpumask_set_cpu(0, cpu_sibling_mask(0)); |
989 | cpumask_set_cpu(0, cpu_core_mask(0)); | |
8aef135c GOC |
990 | } |
991 | ||
992 | /* | |
993 | * Various sanity checks. | |
994 | */ | |
995 | static int __init smp_sanity_check(unsigned max_cpus) | |
996 | { | |
ac23d4ee | 997 | preempt_disable(); |
a58f03b0 YL |
998 | |
999 | #if defined(CONFIG_X86_PC) && defined(CONFIG_X86_32) | |
1000 | if (def_to_bigsmp && nr_cpu_ids > 8) { | |
1001 | unsigned int cpu; | |
1002 | unsigned nr; | |
1003 | ||
1004 | printk(KERN_WARNING | |
1005 | "More than 8 CPUs detected - skipping them.\n" | |
1006 | "Use CONFIG_X86_GENERICARCH and CONFIG_X86_BIGSMP.\n"); | |
1007 | ||
1008 | nr = 0; | |
1009 | for_each_present_cpu(cpu) { | |
1010 | if (nr >= 8) | |
c2d1cec1 | 1011 | set_cpu_present(cpu, false); |
a58f03b0 YL |
1012 | nr++; |
1013 | } | |
1014 | ||
1015 | nr = 0; | |
1016 | for_each_possible_cpu(cpu) { | |
1017 | if (nr >= 8) | |
c2d1cec1 | 1018 | set_cpu_possible(cpu, false); |
a58f03b0 YL |
1019 | nr++; |
1020 | } | |
1021 | ||
1022 | nr_cpu_ids = 8; | |
1023 | } | |
1024 | #endif | |
1025 | ||
8aef135c | 1026 | if (!physid_isset(hard_smp_processor_id(), phys_cpu_present_map)) { |
55c395b4 MT |
1027 | printk(KERN_WARNING |
1028 | "weird, boot CPU (#%d) not listed by the BIOS.\n", | |
1029 | hard_smp_processor_id()); | |
1030 | ||
8aef135c GOC |
1031 | physid_set(hard_smp_processor_id(), phys_cpu_present_map); |
1032 | } | |
1033 | ||
1034 | /* | |
1035 | * If we couldn't find an SMP configuration at boot time, | |
1036 | * get out of here now! | |
1037 | */ | |
1038 | if (!smp_found_config && !acpi_lapic) { | |
ac23d4ee | 1039 | preempt_enable(); |
8aef135c GOC |
1040 | printk(KERN_NOTICE "SMP motherboard not detected.\n"); |
1041 | disable_smp(); | |
1042 | if (APIC_init_uniprocessor()) | |
1043 | printk(KERN_NOTICE "Local APIC not detected." | |
1044 | " Using dummy APIC emulation.\n"); | |
1045 | return -1; | |
1046 | } | |
1047 | ||
1048 | /* | |
1049 | * Should not be necessary because the MP table should list the boot | |
1050 | * CPU too, but we do it for the sake of robustness anyway. | |
1051 | */ | |
1052 | if (!check_phys_apicid_present(boot_cpu_physical_apicid)) { | |
1053 | printk(KERN_NOTICE | |
1054 | "weird, boot CPU (#%d) not listed by the BIOS.\n", | |
1055 | boot_cpu_physical_apicid); | |
1056 | physid_set(hard_smp_processor_id(), phys_cpu_present_map); | |
1057 | } | |
ac23d4ee | 1058 | preempt_enable(); |
8aef135c GOC |
1059 | |
1060 | /* | |
1061 | * If we couldn't find a local APIC, then get out of here now! | |
1062 | */ | |
1063 | if (APIC_INTEGRATED(apic_version[boot_cpu_physical_apicid]) && | |
1064 | !cpu_has_apic) { | |
1065 | printk(KERN_ERR "BIOS bug, local APIC #%d not detected!...\n", | |
1066 | boot_cpu_physical_apicid); | |
1067 | printk(KERN_ERR "... forcing use of dummy APIC emulation." | |
1068 | "(tell your hw vendor)\n"); | |
1069 | smpboot_clear_io_apic(); | |
f1182638 | 1070 | disable_ioapic_setup(); |
8aef135c GOC |
1071 | return -1; |
1072 | } | |
1073 | ||
1074 | verify_local_APIC(); | |
1075 | ||
1076 | /* | |
1077 | * If SMP should be disabled, then really disable it! | |
1078 | */ | |
1079 | if (!max_cpus) { | |
73d08e63 | 1080 | printk(KERN_INFO "SMP mode deactivated.\n"); |
8aef135c | 1081 | smpboot_clear_io_apic(); |
d54db1ac MR |
1082 | |
1083 | localise_nmi_watchdog(); | |
1084 | ||
e90955c2 | 1085 | connect_bsp_APIC(); |
e90955c2 JB |
1086 | setup_local_APIC(); |
1087 | end_local_APIC_setup(); | |
8aef135c GOC |
1088 | return -1; |
1089 | } | |
1090 | ||
1091 | return 0; | |
1092 | } | |
1093 | ||
1094 | static void __init smp_cpu_index_default(void) | |
1095 | { | |
1096 | int i; | |
1097 | struct cpuinfo_x86 *c; | |
1098 | ||
7c04e64a | 1099 | for_each_possible_cpu(i) { |
8aef135c GOC |
1100 | c = &cpu_data(i); |
1101 | /* mark all to hotplug */ | |
9628937d | 1102 | c->cpu_index = nr_cpu_ids; |
8aef135c GOC |
1103 | } |
1104 | } | |
1105 | ||
1106 | /* | |
1107 | * Prepare for SMP bootup. The MP table or ACPI has been read | |
1108 | * earlier. Just do some sanity checking here and enable APIC mode. | |
1109 | */ | |
1110 | void __init native_smp_prepare_cpus(unsigned int max_cpus) | |
1111 | { | |
deef3250 | 1112 | preempt_disable(); |
8aef135c GOC |
1113 | smp_cpu_index_default(); |
1114 | current_cpu_data = boot_cpu_data; | |
c2d1cec1 | 1115 | cpumask_copy(cpu_callin_mask, cpumask_of(0)); |
8aef135c GOC |
1116 | mb(); |
1117 | /* | |
1118 | * Setup boot CPU information | |
1119 | */ | |
1120 | smp_store_cpu_info(0); /* Final full version of the data */ | |
1b374e4d | 1121 | #ifdef CONFIG_X86_32 |
8aef135c | 1122 | boot_cpu_logical_apicid = logical_smp_processor_id(); |
1b374e4d | 1123 | #endif |
8aef135c GOC |
1124 | current_thread_info()->cpu = 0; /* needed? */ |
1125 | set_cpu_sibling_map(0); | |
1126 | ||
6e1cb38a SS |
1127 | #ifdef CONFIG_X86_64 |
1128 | enable_IR_x2apic(); | |
1129 | setup_apic_routing(); | |
1130 | #endif | |
1131 | ||
8aef135c GOC |
1132 | if (smp_sanity_check(max_cpus) < 0) { |
1133 | printk(KERN_INFO "SMP disabled\n"); | |
1134 | disable_smp(); | |
deef3250 | 1135 | goto out; |
8aef135c GOC |
1136 | } |
1137 | ||
ac23d4ee | 1138 | preempt_disable(); |
4c9961d5 | 1139 | if (read_apic_id() != boot_cpu_physical_apicid) { |
8aef135c | 1140 | panic("Boot APIC ID in local APIC unexpected (%d vs %d)", |
4c9961d5 | 1141 | read_apic_id(), boot_cpu_physical_apicid); |
8aef135c GOC |
1142 | /* Or can we switch back to PIC here? */ |
1143 | } | |
ac23d4ee | 1144 | preempt_enable(); |
8aef135c | 1145 | |
8aef135c | 1146 | connect_bsp_APIC(); |
b5841765 | 1147 | |
8aef135c GOC |
1148 | /* |
1149 | * Switch from PIC to APIC mode. | |
1150 | */ | |
1151 | setup_local_APIC(); | |
1152 | ||
1153 | #ifdef CONFIG_X86_64 | |
1154 | /* | |
1155 | * Enable IO APIC before setting up error vector | |
1156 | */ | |
1157 | if (!skip_ioapic_setup && nr_ioapics) | |
1158 | enable_IO_APIC(); | |
1159 | #endif | |
1160 | end_local_APIC_setup(); | |
1161 | ||
1162 | map_cpu_to_logical_apicid(); | |
1163 | ||
1164 | setup_portio_remap(); | |
1165 | ||
1166 | smpboot_setup_io_apic(); | |
1167 | /* | |
1168 | * Set up local APIC timer on boot CPU. | |
1169 | */ | |
1170 | ||
1171 | printk(KERN_INFO "CPU%d: ", 0); | |
1172 | print_cpu_info(&cpu_data(0)); | |
1173 | setup_boot_clock(); | |
c4bd1fda MS |
1174 | |
1175 | if (is_uv_system()) | |
1176 | uv_system_init(); | |
deef3250 IM |
1177 | out: |
1178 | preempt_enable(); | |
8aef135c | 1179 | } |
a8db8453 GOC |
1180 | /* |
1181 | * Early setup to make printk work. | |
1182 | */ | |
1183 | void __init native_smp_prepare_boot_cpu(void) | |
1184 | { | |
1185 | int me = smp_processor_id(); | |
1186 | #ifdef CONFIG_X86_32 | |
1187 | init_gdt(me); | |
a8db8453 | 1188 | #endif |
a939098a | 1189 | switch_to_new_gdt(); |
c2d1cec1 MT |
1190 | /* already set me in cpu_online_mask in boot_cpu_init() */ |
1191 | cpumask_set_cpu(me, cpu_callout_mask); | |
a8db8453 GOC |
1192 | per_cpu(cpu_state, me) = CPU_ONLINE; |
1193 | } | |
1194 | ||
83f7eb9c GOC |
1195 | void __init native_smp_cpus_done(unsigned int max_cpus) |
1196 | { | |
cfc1b9a6 | 1197 | pr_debug("Boot done.\n"); |
83f7eb9c GOC |
1198 | |
1199 | impress_friends(); | |
1200 | smp_checks(); | |
1201 | #ifdef CONFIG_X86_IO_APIC | |
1202 | setup_ioapic_dest(); | |
1203 | #endif | |
1204 | check_nmi_watchdog(); | |
83f7eb9c GOC |
1205 | } |
1206 | ||
3b11ce7f MT |
1207 | static int __initdata setup_possible_cpus = -1; |
1208 | static int __init _setup_possible_cpus(char *str) | |
1209 | { | |
1210 | get_option(&str, &setup_possible_cpus); | |
1211 | return 0; | |
1212 | } | |
1213 | early_param("possible_cpus", _setup_possible_cpus); | |
1214 | ||
1215 | ||
68a1c3f8 GC |
1216 | /* |
1217 | * cpu_possible_map should be static, it cannot change as cpu's | |
1218 | * are onlined, or offlined. The reason is per-cpu data-structures | |
1219 | * are allocated by some modules at init time, and dont expect to | |
1220 | * do this dynamically on cpu arrival/departure. | |
1221 | * cpu_present_map on the other hand can change dynamically. | |
1222 | * In case when cpu_hotplug is not compiled, then we resort to current | |
1223 | * behaviour, which is cpu_possible == cpu_present. | |
1224 | * - Ashok Raj | |
1225 | * | |
1226 | * Three ways to find out the number of additional hotplug CPUs: | |
1227 | * - If the BIOS specified disabled CPUs in ACPI/mptables use that. | |
3b11ce7f | 1228 | * - The user can overwrite it with possible_cpus=NUM |
68a1c3f8 GC |
1229 | * - Otherwise don't reserve additional CPUs. |
1230 | * We do this because additional CPUs waste a lot of memory. | |
1231 | * -AK | |
1232 | */ | |
1233 | __init void prefill_possible_map(void) | |
1234 | { | |
cb48bb59 | 1235 | int i, possible; |
68a1c3f8 | 1236 | |
329513a3 YL |
1237 | /* no processor from mptable or madt */ |
1238 | if (!num_processors) | |
1239 | num_processors = 1; | |
1240 | ||
3b11ce7f MT |
1241 | if (setup_possible_cpus == -1) |
1242 | possible = num_processors + disabled_cpus; | |
1243 | else | |
1244 | possible = setup_possible_cpus; | |
1245 | ||
730cf272 MT |
1246 | total_cpus = max_t(int, possible, num_processors + disabled_cpus); |
1247 | ||
3b11ce7f MT |
1248 | if (possible > CONFIG_NR_CPUS) { |
1249 | printk(KERN_WARNING | |
1250 | "%d Processors exceeds NR_CPUS limit of %d\n", | |
1251 | possible, CONFIG_NR_CPUS); | |
1252 | possible = CONFIG_NR_CPUS; | |
1253 | } | |
68a1c3f8 GC |
1254 | |
1255 | printk(KERN_INFO "SMP: Allowing %d CPUs, %d hotplug CPUs\n", | |
1256 | possible, max_t(int, possible - num_processors, 0)); | |
1257 | ||
1258 | for (i = 0; i < possible; i++) | |
c2d1cec1 | 1259 | set_cpu_possible(i, true); |
3461b0af MT |
1260 | |
1261 | nr_cpu_ids = possible; | |
68a1c3f8 | 1262 | } |
69c18c15 | 1263 | |
14adf855 CE |
1264 | #ifdef CONFIG_HOTPLUG_CPU |
1265 | ||
1266 | static void remove_siblinginfo(int cpu) | |
1267 | { | |
1268 | int sibling; | |
1269 | struct cpuinfo_x86 *c = &cpu_data(cpu); | |
1270 | ||
c2d1cec1 MT |
1271 | for_each_cpu(sibling, cpu_core_mask(cpu)) { |
1272 | cpumask_clear_cpu(cpu, cpu_core_mask(sibling)); | |
14adf855 CE |
1273 | /*/ |
1274 | * last thread sibling in this cpu core going down | |
1275 | */ | |
c2d1cec1 | 1276 | if (cpumask_weight(cpu_sibling_mask(cpu)) == 1) |
14adf855 CE |
1277 | cpu_data(sibling).booted_cores--; |
1278 | } | |
1279 | ||
c2d1cec1 MT |
1280 | for_each_cpu(sibling, cpu_sibling_mask(cpu)) |
1281 | cpumask_clear_cpu(cpu, cpu_sibling_mask(sibling)); | |
1282 | cpumask_clear(cpu_sibling_mask(cpu)); | |
1283 | cpumask_clear(cpu_core_mask(cpu)); | |
14adf855 CE |
1284 | c->phys_proc_id = 0; |
1285 | c->cpu_core_id = 0; | |
c2d1cec1 | 1286 | cpumask_clear_cpu(cpu, cpu_sibling_setup_mask); |
14adf855 CE |
1287 | } |
1288 | ||
69c18c15 GC |
1289 | static void __ref remove_cpu_from_maps(int cpu) |
1290 | { | |
c2d1cec1 MT |
1291 | set_cpu_online(cpu, false); |
1292 | cpumask_clear_cpu(cpu, cpu_callout_mask); | |
1293 | cpumask_clear_cpu(cpu, cpu_callin_mask); | |
69c18c15 | 1294 | /* was set by cpu_init() */ |
c2d1cec1 | 1295 | cpumask_clear_cpu(cpu, cpu_initialized_mask); |
23ca4bba | 1296 | numa_remove_cpu(cpu); |
69c18c15 GC |
1297 | } |
1298 | ||
8227dce7 | 1299 | void cpu_disable_common(void) |
69c18c15 GC |
1300 | { |
1301 | int cpu = smp_processor_id(); | |
69c18c15 GC |
1302 | /* |
1303 | * HACK: | |
1304 | * Allow any queued timer interrupts to get serviced | |
1305 | * This is only a temporary solution until we cleanup | |
1306 | * fixup_irqs as we do for IA64. | |
1307 | */ | |
1308 | local_irq_enable(); | |
1309 | mdelay(1); | |
1310 | ||
1311 | local_irq_disable(); | |
1312 | remove_siblinginfo(cpu); | |
1313 | ||
1314 | /* It's now safe to remove this processor from the online map */ | |
d388e5fd | 1315 | lock_vector_lock(); |
69c18c15 | 1316 | remove_cpu_from_maps(cpu); |
d388e5fd | 1317 | unlock_vector_lock(); |
d7b381bb | 1318 | fixup_irqs(); |
8227dce7 AN |
1319 | } |
1320 | ||
1321 | int native_cpu_disable(void) | |
1322 | { | |
1323 | int cpu = smp_processor_id(); | |
1324 | ||
1325 | /* | |
1326 | * Perhaps use cpufreq to drop frequency, but that could go | |
1327 | * into generic code. | |
1328 | * | |
1329 | * We won't take down the boot processor on i386 due to some | |
1330 | * interrupts only being able to be serviced by the BSP. | |
1331 | * Especially so if we're not using an IOAPIC -zwane | |
1332 | */ | |
1333 | if (cpu == 0) | |
1334 | return -EBUSY; | |
1335 | ||
1336 | if (nmi_watchdog == NMI_LOCAL_APIC) | |
1337 | stop_apic_nmi_watchdog(NULL); | |
1338 | clear_local_APIC(); | |
1339 | ||
1340 | cpu_disable_common(); | |
69c18c15 GC |
1341 | return 0; |
1342 | } | |
1343 | ||
93be71b6 | 1344 | void native_cpu_die(unsigned int cpu) |
69c18c15 GC |
1345 | { |
1346 | /* We don't do anything here: idle task is faking death itself. */ | |
1347 | unsigned int i; | |
1348 | ||
1349 | for (i = 0; i < 10; i++) { | |
1350 | /* They ack this in play_dead by setting CPU_DEAD */ | |
1351 | if (per_cpu(cpu_state, cpu) == CPU_DEAD) { | |
1352 | printk(KERN_INFO "CPU %d is now offline\n", cpu); | |
1353 | if (1 == num_online_cpus()) | |
1354 | alternatives_smp_switch(0); | |
1355 | return; | |
1356 | } | |
1357 | msleep(100); | |
1358 | } | |
1359 | printk(KERN_ERR "CPU %u didn't die...\n", cpu); | |
1360 | } | |
a21f5d88 AN |
1361 | |
1362 | void play_dead_common(void) | |
1363 | { | |
1364 | idle_task_exit(); | |
1365 | reset_lazy_tlbstate(); | |
1366 | irq_ctx_exit(raw_smp_processor_id()); | |
07bbc16a | 1367 | c1e_remove_cpu(raw_smp_processor_id()); |
a21f5d88 AN |
1368 | |
1369 | mb(); | |
1370 | /* Ack it */ | |
1371 | __get_cpu_var(cpu_state) = CPU_DEAD; | |
1372 | ||
1373 | /* | |
1374 | * With physical CPU hotplug, we should halt the cpu | |
1375 | */ | |
1376 | local_irq_disable(); | |
1377 | } | |
1378 | ||
1379 | void native_play_dead(void) | |
1380 | { | |
1381 | play_dead_common(); | |
1382 | wbinvd_halt(); | |
1383 | } | |
1384 | ||
69c18c15 | 1385 | #else /* ... !CONFIG_HOTPLUG_CPU */ |
93be71b6 | 1386 | int native_cpu_disable(void) |
69c18c15 GC |
1387 | { |
1388 | return -ENOSYS; | |
1389 | } | |
1390 | ||
93be71b6 | 1391 | void native_cpu_die(unsigned int cpu) |
69c18c15 GC |
1392 | { |
1393 | /* We said "no" in __cpu_disable */ | |
1394 | BUG(); | |
1395 | } | |
a21f5d88 AN |
1396 | |
1397 | void native_play_dead(void) | |
1398 | { | |
1399 | BUG(); | |
1400 | } | |
1401 | ||
68a1c3f8 | 1402 | #endif |