Merge branch 'x86-apic-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...
[deliverable/linux.git] / arch / x86 / kernel / vmlinux.lds.S
CommitLineData
17ce265d
SR
1/*
2 * ld script for the x86 kernel
3 *
4 * Historic 32-bit version written by Martin Mares <mj@atrey.karlin.mff.cuni.cz>
5 *
91fd7fe8
IM
6 * Modernisation, unification and other changes and fixes:
7 * Copyright (C) 2007-2009 Sam Ravnborg <sam@ravnborg.org>
17ce265d
SR
8 *
9 *
10 * Don't define absolute symbols until and unless you know that symbol
11 * value is should remain constant even if kernel image is relocated
12 * at run time. Absolute symbols are not relocated. If symbol value should
13 * change if kernel is relocated, make the symbol section relative and
14 * put it inside the section definition.
15 */
16
17#ifdef CONFIG_X86_32
18#define LOAD_OFFSET __PAGE_OFFSET
19#else
20#define LOAD_OFFSET __START_KERNEL_map
21#endif
22
23#include <asm-generic/vmlinux.lds.h>
24#include <asm/asm-offsets.h>
25#include <asm/thread_info.h>
26#include <asm/page_types.h>
27#include <asm/cache.h>
28#include <asm/boot.h>
29
30#undef i386 /* in case the preprocessor is a 32bit one */
31
32OUTPUT_FORMAT(CONFIG_OUTPUT_FORMAT, CONFIG_OUTPUT_FORMAT, CONFIG_OUTPUT_FORMAT)
33
34#ifdef CONFIG_X86_32
35OUTPUT_ARCH(i386)
36ENTRY(phys_startup_32)
6b35eb9d 37jiffies = jiffies_64;
17ce265d
SR
38#else
39OUTPUT_ARCH(i386:x86-64)
40ENTRY(phys_startup_64)
6b35eb9d 41jiffies_64 = jiffies;
17ce265d
SR
42#endif
43
74e08179 44#if defined(CONFIG_X86_64) && defined(CONFIG_DEBUG_RODATA)
d6cc1c3a
SS
45/*
46 * On 64-bit, align RODATA to 2MB so that even with CONFIG_DEBUG_RODATA
47 * we retain large page mappings for boundaries spanning kernel text, rodata
48 * and data sections.
49 *
50 * However, kernel identity mappings will have different RWX permissions
51 * to the pages mapping to text and to the pages padding (which are freed) the
52 * text section. Hence kernel identity mappings will be broken to smaller
53 * pages. For 64-bit, kernel text and kernel identity mappings are different,
54 * so we can enable protection checks that come with CONFIG_DEBUG_RODATA,
55 * as well as retain 2MB large page mappings for kernel text.
56 */
74e08179
SS
57#define X64_ALIGN_DEBUG_RODATA_BEGIN . = ALIGN(HPAGE_SIZE);
58
59#define X64_ALIGN_DEBUG_RODATA_END \
60 . = ALIGN(HPAGE_SIZE); \
61 __end_rodata_hpage_align = .;
62
63#else
64
65#define X64_ALIGN_DEBUG_RODATA_BEGIN
66#define X64_ALIGN_DEBUG_RODATA_END
67
68#endif
69
afb8095a
SR
70PHDRS {
71 text PT_LOAD FLAGS(5); /* R_E */
5bd5a452 72 data PT_LOAD FLAGS(6); /* RW_ */
afb8095a 73#ifdef CONFIG_X86_64
afb8095a 74#ifdef CONFIG_SMP
8d0cc631 75 percpu PT_LOAD FLAGS(6); /* RW_ */
afb8095a 76#endif
c62e4320 77 init PT_LOAD FLAGS(7); /* RWE */
afb8095a
SR
78#endif
79 note PT_NOTE FLAGS(0); /* ___ */
80}
17ce265d 81
444e0ae4
SR
82SECTIONS
83{
84#ifdef CONFIG_X86_32
85 . = LOAD_OFFSET + LOAD_PHYSICAL_ADDR;
86 phys_startup_32 = startup_32 - LOAD_OFFSET;
87#else
88 . = __START_KERNEL;
89 phys_startup_64 = startup_64 - LOAD_OFFSET;
90#endif
91
dfc20895 92 /* Text and read-only data */
dfc20895 93 .text : AT(ADDR(.text) - LOAD_OFFSET) {
4ae59b91
TA
94 _text = .;
95 /* bootstrapping code */
96 HEAD_TEXT
dfc20895
SR
97 . = ALIGN(8);
98 _stext = .;
99 TEXT_TEXT
100 SCHED_TEXT
101 LOCK_TEXT
102 KPROBES_TEXT
ea714547 103 ENTRY_TEXT
dfc20895
SR
104 IRQENTRY_TEXT
105 *(.fixup)
106 *(.gnu.warning)
107 /* End of text section */
108 _etext = .;
109 } :text = 0x9090
110
111 NOTES :text :note
112
123f3e1d 113 EXCEPTION_TABLE(16) :text = 0x9090
448bc3ab 114
5bd5a452
MC
115#if defined(CONFIG_DEBUG_RODATA)
116 /* .text should occupy whole number of pages */
117 . = ALIGN(PAGE_SIZE);
118#endif
74e08179 119 X64_ALIGN_DEBUG_RODATA_BEGIN
c62e4320 120 RO_DATA(PAGE_SIZE)
74e08179 121 X64_ALIGN_DEBUG_RODATA_END
448bc3ab 122
1f6397ba 123 /* Data */
1f6397ba 124 .data : AT(ADDR(.data) - LOAD_OFFSET) {
1260866a
CM
125 /* Start of data section */
126 _sdata = .;
c62e4320
JB
127
128 /* init_task */
129 INIT_TASK_DATA(THREAD_SIZE)
1f6397ba
SR
130
131#ifdef CONFIG_X86_32
c62e4320
JB
132 /* 32 bit has nosave before _edata */
133 NOSAVE_DATA
1f6397ba
SR
134#endif
135
c62e4320 136 PAGE_ALIGNED_DATA(PAGE_SIZE)
1f6397ba 137
350f8f56 138 CACHELINE_ALIGNED_DATA(L1_CACHE_BYTES)
1f6397ba 139
c62e4320
JB
140 DATA_DATA
141 CONSTRUCTORS
142
143 /* rarely changed data like cpu maps */
350f8f56 144 READ_MOSTLY_DATA(INTERNODE_CACHE_BYTES)
1f6397ba 145
1f6397ba
SR
146 /* End of data section */
147 _edata = .;
c62e4320 148 } :data
1f6397ba 149
ff6f87e1 150
9c40818d
AL
151 . = ALIGN(PAGE_SIZE);
152 __vvar_page = .;
153
154 .vvar : AT(ADDR(.vvar) - LOAD_OFFSET) {
f670bb76
AL
155 /* work around gold bug 13023 */
156 __vvar_beginning_hack = .;
9c40818d 157
f670bb76
AL
158 /* Place all vvars at the offsets in asm/vvar.h. */
159#define EMIT_VVAR(name, offset) \
160 . = __vvar_beginning_hack + offset; \
9c40818d
AL
161 *(.vvar_ ## name)
162#define __VVAR_KERNEL_LDS
163#include <asm/vvar.h>
164#undef __VVAR_KERNEL_LDS
165#undef EMIT_VVAR
166
309944be
AL
167 /*
168 * Pad the rest of the page with zeros. Otherwise the loader
169 * can leave garbage here.
170 */
171 . = __vvar_beginning_hack + PAGE_SIZE;
9c40818d
AL
172 } :data
173
174 . = ALIGN(__vvar_page + PAGE_SIZE, PAGE_SIZE);
175
c62e4320
JB
176 /* Init code and data - will be freed after init */
177 . = ALIGN(PAGE_SIZE);
178 .init.begin : AT(ADDR(.init.begin) - LOAD_OFFSET) {
179 __init_begin = .; /* paired with __init_end */
e58bdaa8 180 }
e58bdaa8 181
c62e4320 182#if defined(CONFIG_X86_64) && defined(CONFIG_SMP)
e58bdaa8 183 /*
c62e4320
JB
184 * percpu offsets are zero-based on SMP. PERCPU_VADDR() changes the
185 * output PHDR, so the next output section - .init.text - should
186 * start another segment - init.
e58bdaa8 187 */
19df0c2f 188 PERCPU_VADDR(INTERNODE_CACHE_BYTES, 0, :percpu)
c62e4320 189#endif
e58bdaa8 190
123f3e1d 191 INIT_TEXT_SECTION(PAGE_SIZE)
c62e4320
JB
192#ifdef CONFIG_X86_64
193 :init
194#endif
e58bdaa8 195
123f3e1d 196 INIT_DATA_SECTION(16)
e58bdaa8
SR
197
198 .x86_cpu_dev.init : AT(ADDR(.x86_cpu_dev.init) - LOAD_OFFSET) {
199 __x86_cpu_dev_start = .;
200 *(.x86_cpu_dev.init)
201 __x86_cpu_dev_end = .;
202 }
203
66ac5013
DC
204#ifdef CONFIG_X86_INTEL_MID
205 .x86_intel_mid_dev.init : AT(ADDR(.x86_intel_mid_dev.init) - \
206 LOAD_OFFSET) {
207 __x86_intel_mid_dev_start = .;
208 *(.x86_intel_mid_dev.init)
209 __x86_intel_mid_dev_end = .;
210 }
211#endif
212
6f44d033
KRW
213 /*
214 * start address and size of operations which during runtime
215 * can be patched with virtualization friendly instructions or
216 * baremetal native ones. Think page table operations.
217 * Details in paravirt_types.h
218 */
ae618362
SR
219 . = ALIGN(8);
220 .parainstructions : AT(ADDR(.parainstructions) - LOAD_OFFSET) {
221 __parainstructions = .;
222 *(.parainstructions)
223 __parainstructions_end = .;
224 }
225
6f44d033
KRW
226 /*
227 * struct alt_inst entries. From the header (alternative.h):
228 * "Alternative instructions for different CPU types or capabilities"
229 * Think locking instructions on spinlocks.
230 */
ae618362
SR
231 . = ALIGN(8);
232 .altinstructions : AT(ADDR(.altinstructions) - LOAD_OFFSET) {
233 __alt_instructions = .;
234 *(.altinstructions)
235 __alt_instructions_end = .;
236 }
237
6f44d033
KRW
238 /*
239 * And here are the replacement instructions. The linker sticks
240 * them as binary blobs. The .altinstructions has enough data to
241 * get the address and the length of them to patch the kernel safely.
242 */
ae618362
SR
243 .altinstr_replacement : AT(ADDR(.altinstr_replacement) - LOAD_OFFSET) {
244 *(.altinstr_replacement)
245 }
246
6f44d033
KRW
247 /*
248 * struct iommu_table_entry entries are injected in this section.
249 * It is an array of IOMMUs which during run time gets sorted depending
250 * on its dependency order. After rootfs_initcall is complete
251 * this section can be safely removed.
252 */
0444ad93
KRW
253 .iommu_table : AT(ADDR(.iommu_table) - LOAD_OFFSET) {
254 __iommu_table = .;
255 *(.iommu_table)
0444ad93
KRW
256 __iommu_table_end = .;
257 }
4822b7fc 258
107e0e0c
SS
259 . = ALIGN(8);
260 .apicdrivers : AT(ADDR(.apicdrivers) - LOAD_OFFSET) {
261 __apicdrivers = .;
262 *(.apicdrivers);
263 __apicdrivers_end = .;
264 }
265
7ac41ccf 266 . = ALIGN(8);
bf6a5741
SR
267 /*
268 * .exit.text is discard at runtime, not link time, to deal with
269 * references from .altinstructions and .eh_frame
270 */
271 .exit.text : AT(ADDR(.exit.text) - LOAD_OFFSET) {
272 EXIT_TEXT
273 }
274
275 .exit.data : AT(ADDR(.exit.data) - LOAD_OFFSET) {
276 EXIT_DATA
277 }
278
c62e4320 279#if !defined(CONFIG_X86_64) || !defined(CONFIG_SMP)
0415b00d 280 PERCPU_SECTION(INTERNODE_CACHE_BYTES)
9d16e783
SR
281#endif
282
283 . = ALIGN(PAGE_SIZE);
fd073194 284
9d16e783 285 /* freed after init ends here */
fd073194
IM
286 .init.end : AT(ADDR(.init.end) - LOAD_OFFSET) {
287 __init_end = .;
288 }
9d16e783 289
c62e4320
JB
290 /*
291 * smp_locks might be freed after init
292 * start/end must be page aligned
293 */
294 . = ALIGN(PAGE_SIZE);
295 .smp_locks : AT(ADDR(.smp_locks) - LOAD_OFFSET) {
296 __smp_locks = .;
297 *(.smp_locks)
c62e4320 298 . = ALIGN(PAGE_SIZE);
596b711e 299 __smp_locks_end = .;
c62e4320
JB
300 }
301
9d16e783
SR
302#ifdef CONFIG_X86_64
303 .data_nosave : AT(ADDR(.data_nosave) - LOAD_OFFSET) {
c62e4320
JB
304 NOSAVE_DATA
305 }
9d16e783
SR
306#endif
307
091e52c3
SR
308 /* BSS */
309 . = ALIGN(PAGE_SIZE);
310 .bss : AT(ADDR(.bss) - LOAD_OFFSET) {
311 __bss_start = .;
7c74df07 312 *(.bss..page_aligned)
091e52c3 313 *(.bss)
5bd5a452 314 . = ALIGN(PAGE_SIZE);
091e52c3
SR
315 __bss_stop = .;
316 }
9d16e783 317
091e52c3
SR
318 . = ALIGN(PAGE_SIZE);
319 .brk : AT(ADDR(.brk) - LOAD_OFFSET) {
320 __brk_base = .;
321 . += 64 * 1024; /* 64k alignment slop space */
322 *(.brk_reservation) /* areas brk users have reserved */
323 __brk_limit = .;
324 }
325
873b5271 326 _end = .;
091e52c3 327
444e0ae4
SR
328 STABS_DEBUG
329 DWARF_DEBUG
023bf6f1
TH
330
331 /* Sections to be discarded */
332 DISCARDS
333 /DISCARD/ : { *(.eh_frame) }
444e0ae4
SR
334}
335
17ce265d
SR
336
337#ifdef CONFIG_X86_32
a5912f6b
IM
338/*
339 * The ASSERT() sink to . is intentional, for binutils 2.14 compatibility:
340 */
d2ba8b21
PA
341. = ASSERT((_end - LOAD_OFFSET <= KERNEL_IMAGE_SIZE),
342 "kernel image bigger than KERNEL_IMAGE_SIZE");
17ce265d
SR
343#else
344/*
345 * Per-cpu symbols which need to be offset from __per_cpu_load
346 * for the boot processor.
347 */
dd17c8f7 348#define INIT_PER_CPU(x) init_per_cpu__##x = x + __per_cpu_load
17ce265d
SR
349INIT_PER_CPU(gdt_page);
350INIT_PER_CPU(irq_stack_union);
351
352/*
353 * Build-time check on the image size:
354 */
d2ba8b21
PA
355. = ASSERT((_end - _text <= KERNEL_IMAGE_SIZE),
356 "kernel image bigger than KERNEL_IMAGE_SIZE");
17ce265d
SR
357
358#ifdef CONFIG_SMP
dd17c8f7 359. = ASSERT((irq_stack_union == 0),
d2ba8b21 360 "irq_stack_union is not at start of per-cpu area");
17ce265d
SR
361#endif
362
363#endif /* CONFIG_X86_32 */
364
365#ifdef CONFIG_KEXEC
366#include <asm/kexec.h>
367
d2ba8b21
PA
368. = ASSERT(kexec_control_code_size <= KEXEC_CONTROL_CODE_MAX_SIZE,
369 "kexec control code size is too big");
17ce265d
SR
370#endif
371
This page took 0.290159 seconds and 5 git commands to generate.