projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: x86: Dirty the dest op page on cmpxchg emulation
[deliverable/linux.git] / arch / x86 / kvm / emulate.c
CommitLineData
6aa8b732 1/******************************************************************************
56e82318 2 * emulate.c
6aa8b732
AK		 3 *
4 * Generic x86 (32-bit and 64-bit) instruction decoder and emulator.
5 *
6 * Copyright (c) 2005 Keir Fraser
7 *
8 * Linux coding style, mod r/m decoder, segment base fixes, real-mode
dcc0766b 9 * privileged instructions:
6aa8b732
AK		 10 *
11 * Copyright (C) 2006 Qumranet
9611c187 12 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
6aa8b732
AK		 13 *
14 * Avi Kivity <avi@qumranet.com>
15 * Yaniv Kamay <yaniv@qumranet.com>
16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 *
20 * From: xen-unstable 10676:af9809f51f81a3c43f276f00c81a52ef558afda4
21 */
22
edf88417 23#include <linux/kvm_host.h>
5fdbf976 24#include "kvm_cache_regs.h"
6aa8b732 25#include <linux/module.h>
56e82318 26#include <asm/kvm_emulate.h>
b7d491e7 27#include <linux/stringify.h>
6aa8b732 28
3eeb3288 29#include "x86.h"
38ba30ba 30#include "tss.h"
e99f0507 31
a9945549
AK		 32/*
33 * Operand types
34 */
b1ea50b2
AK		 35#define OpNone 0ull
36#define OpImplicit 1ull /* No generic decode */
37#define OpReg 2ull /* Register */
38#define OpMem 3ull /* Memory */
39#define OpAcc 4ull /* Accumulator: AL/AX/EAX/RAX */
40#define OpDI 5ull /* ES:DI/EDI/RDI */
41#define OpMem64 6ull /* Memory, 64-bit */
42#define OpImmUByte 7ull /* Zero-extended 8-bit immediate */
43#define OpDX 8ull /* DX register */
4dd6a57d
AK		 44#define OpCL 9ull /* CL register (for shifts) */
45#define OpImmByte 10ull /* 8-bit sign extended immediate */
46#define OpOne 11ull /* Implied 1 */
5e2c6883 47#define OpImm 12ull /* Sign extended up to 32-bit immediate */
0fe59128
AK		 48#define OpMem16 13ull /* Memory operand (16-bit). */
49#define OpMem32 14ull /* Memory operand (32-bit). */
50#define OpImmU 15ull /* Immediate operand, zero extended */
51#define OpSI 16ull /* SI/ESI/RSI */
52#define OpImmFAddr 17ull /* Immediate far address */
53#define OpMemFAddr 18ull /* Far address in memory */
54#define OpImmU16 19ull /* Immediate operand, 16 bits, zero extended */
c191a7a0
AK		 55#define OpES 20ull /* ES */
56#define OpCS 21ull /* CS */
57#define OpSS 22ull /* SS */
58#define OpDS 23ull /* DS */
59#define OpFS 24ull /* FS */
60#define OpGS 25ull /* GS */
28867cee 61#define OpMem8 26ull /* 8-bit zero extended memory operand */
5e2c6883 62#define OpImm64 27ull /* Sign extended 16/32/64-bit immediate */
7fa57952 63#define OpXLat 28ull /* memory at BX/EBX/RBX + zero-extended AL */
820207c8
AK		 64#define OpAccLo 29ull /* Low part of extended acc (AX/AX/EAX/RAX) */
65#define OpAccHi 30ull /* High part of extended acc (-/DX/EDX/RDX) */
0fe59128
AK		 66
67#define OpBits 5 /* Width of operand field */
b1ea50b2 68#define OpMask ((1ull << OpBits) - 1)
a9945549 69
6aa8b732
AK		 70/*
71 * Opcode effective-address decode tables.
72 * Note that we only emulate instructions that have at least one memory
73 * operand (excluding implicit stack references). We assume that stack
74 * references and instruction fetches will never occur in special memory
75 * areas that require emulation. So, for example, 'mov <imm>,<reg>' need
76 * not be handled.
77 */
78
79/* Operand sizes: 8-bit operands or specified/overridden size. */
ab85b12b 80#define ByteOp (1<<0) /* 8-bit operands. */
6aa8b732 81/* Destination operand type. */
a9945549
AK		 82#define DstShift 1
83#define ImplicitOps (OpImplicit << DstShift)
84#define DstReg (OpReg << DstShift)
85#define DstMem (OpMem << DstShift)
86#define DstAcc (OpAcc << DstShift)
87#define DstDI (OpDI << DstShift)
88#define DstMem64 (OpMem64 << DstShift)
16bebefe 89#define DstMem16 (OpMem16 << DstShift)
a9945549
AK		 90#define DstImmUByte (OpImmUByte << DstShift)
91#define DstDX (OpDX << DstShift)
820207c8 92#define DstAccLo (OpAccLo << DstShift)
a9945549 93#define DstMask (OpMask << DstShift)
6aa8b732 94/* Source operand type. */
0fe59128
AK		 95#define SrcShift 6
96#define SrcNone (OpNone << SrcShift)
97#define SrcReg (OpReg << SrcShift)
98#define SrcMem (OpMem << SrcShift)
99#define SrcMem16 (OpMem16 << SrcShift)
100#define SrcMem32 (OpMem32 << SrcShift)
101#define SrcImm (OpImm << SrcShift)
102#define SrcImmByte (OpImmByte << SrcShift)
103#define SrcOne (OpOne << SrcShift)
104#define SrcImmUByte (OpImmUByte << SrcShift)
105#define SrcImmU (OpImmU << SrcShift)
106#define SrcSI (OpSI << SrcShift)
7fa57952 107#define SrcXLat (OpXLat << SrcShift)
0fe59128
AK		 108#define SrcImmFAddr (OpImmFAddr << SrcShift)
109#define SrcMemFAddr (OpMemFAddr << SrcShift)
110#define SrcAcc (OpAcc << SrcShift)
111#define SrcImmU16 (OpImmU16 << SrcShift)
5e2c6883 112#define SrcImm64 (OpImm64 << SrcShift)
0fe59128 113#define SrcDX (OpDX << SrcShift)
28867cee 114#define SrcMem8 (OpMem8 << SrcShift)
820207c8 115#define SrcAccHi (OpAccHi << SrcShift)
0fe59128 116#define SrcMask (OpMask << SrcShift)
221192bd
MT		 117#define BitOp (1<<11)
118#define MemAbs (1<<12) /* Memory operand is absolute displacement */
119#define String (1<<13) /* String instruction (rep capable) */
120#define Stack (1<<14) /* Stack instruction (push/pop) */
121#define GroupMask (7<<15) /* Opcode uses one of the group mechanisms */
122#define Group (1<<15) /* Bits 3:5 of modrm byte extend opcode */
123#define GroupDual (2<<15) /* Alternate decoding of mod == 3 */
124#define Prefix (3<<15) /* Instruction varies with 66/f2/f3 prefix */
125#define RMExt (4<<15) /* Opcode extension in ModRM r/m if mod == 3 */
045a282c 126#define Escape (5<<15) /* Escape to coprocessor instruction */
39f062ff 127#define InstrDual (6<<15) /* Alternate instruction decoding of mod == 3 */
221192bd 128#define Sse (1<<18) /* SSE Vector instruction */
20c29ff2
AK		 129/* Generic ModRM decode. */
130#define ModRM (1<<19)
131/* Destination is only written; never read. */
132#define Mov (1<<20)
d8769fed 133/* Misc flags */
8ea7d6ae 134#define Prot (1<<21) /* instruction generates #UD if not in prot-mode */
b51e974f 135#define EmulateOnUD (1<<22) /* Emulate if unsupported by the host */
5a506b12 136#define NoAccess (1<<23) /* Don't access memory (lea/invlpg/verr etc) */
7f9b4b75 137#define Op3264 (1<<24) /* Operand is 64b in long mode, 32b otherwise */
047a4818 138#define Undefined (1<<25) /* No Such Instruction */
d380a5e4 139#define Lock (1<<26) /* lock prefix is allowed for the instruction */
e92805ac 140#define Priv (1<<27) /* instruction generates #GP if current CPL != 0 */
d8769fed 141#define No64 (1<<28)
d5ae7ce8 142#define PageTable (1 << 29) /* instruction used to write page table */
0b789eee 143#define NotImpl (1 << 30) /* instruction is not implemented */
0dc8d10f 144/* Source 2 operand type */
0b789eee 145#define Src2Shift (31)
4dd6a57d 146#define Src2None (OpNone << Src2Shift)
ab2c5ce6 147#define Src2Mem (OpMem << Src2Shift)
4dd6a57d
AK		 148#define Src2CL (OpCL << Src2Shift)
149#define Src2ImmByte (OpImmByte << Src2Shift)
150#define Src2One (OpOne << Src2Shift)
151#define Src2Imm (OpImm << Src2Shift)
c191a7a0
AK		 152#define Src2ES (OpES << Src2Shift)
153#define Src2CS (OpCS << Src2Shift)
154#define Src2SS (OpSS << Src2Shift)
155#define Src2DS (OpDS << Src2Shift)
156#define Src2FS (OpFS << Src2Shift)
157#define Src2GS (OpGS << Src2Shift)
4dd6a57d 158#define Src2Mask (OpMask << Src2Shift)
cbe2c9d3 159#define Mmx ((u64)1 << 40) /* MMX Vector instruction */
1c11b376
AK		 160#define Aligned ((u64)1 << 41) /* Explicitly aligned (e.g. MOVDQA) */
161#define Unaligned ((u64)1 << 42) /* Explicitly unaligned (e.g. MOVDQU) */
162#define Avx ((u64)1 << 43) /* Advanced Vector Extensions */
e28bbd44 163#define Fastop ((u64)1 << 44) /* Use opcode::u.fastop */
b6744dc3 164#define NoWrite ((u64)1 << 45) /* No writeback */
fb32b1ed 165#define SrcWrite ((u64)1 << 46) /* Write back src operand */
9b88ae99 166#define NoMod ((u64)1 << 47) /* Mod field is ignored */
d40a6898
PB		 167#define Intercept ((u64)1 << 48) /* Has valid intercept field */
168#define CheckPerm ((u64)1 << 49) /* Has valid check_perm field */
10e38fc7 169#define NoBigReal ((u64)1 << 50) /* No big real mode */
68efa764 170#define PrivUD ((u64)1 << 51) /* #UD instead of #GP on CPL > 0 */
58b7075d 171#define NearBranch ((u64)1 << 52) /* Near branches */
ed9aad21 172#define No16 ((u64)1 << 53) /* No 16 bit operand */
ab708099 173#define IncSP ((u64)1 << 54) /* SP is incremented before ModRM calc */
6aa8b732 174
820207c8 175#define DstXacc (DstAccLo | SrcAccHi | SrcWrite)
6aa8b732 176
d0e53325
AK		 177#define X2(x...) x, x
178#define X3(x...) X2(x), x
179#define X4(x...) X2(x), X2(x)
180#define X5(x...) X4(x), x
181#define X6(x...) X4(x), X2(x)
182#define X7(x...) X4(x), X3(x)
183#define X8(x...) X4(x), X4(x)
184#define X16(x...) X8(x), X8(x)
83babbca 185
e28bbd44
AK		 186#define NR_FASTOP (ilog2(sizeof(ulong)) + 1)
187#define FASTOP_SIZE 8
188
189/*
190 * fastop functions have a special calling convention:
191 *
017da7b6
AK		 192 * dst: rax (in/out)
193 * src: rdx (in/out)
e28bbd44
AK		 194 * src2: rcx (in)
195 * flags: rflags (in/out)
b8c0b6ae 196 * ex: rsi (in:fastop pointer, out:zero if exception)
e28bbd44
AK		 197 *
198 * Moreover, they are all exactly FASTOP_SIZE bytes long, so functions for
199 * different operand sizes can be reached by calculation, rather than a jump
200 * table (which would be bigger than the code).
201 *
202 * fastop functions are declared as taking a never-defined fastop parameter,
203 * so they can't be called from C directly.
204 */
205
206struct fastop;
207
d65b1dee 208struct opcode {
b1ea50b2
AK		 209 u64 flags : 56;
210 u64 intercept : 8;
120df890 211 union {
ef65c889 212 int (*execute)(struct x86_emulate_ctxt *ctxt);
fd0a0d82
MK		 213 const struct opcode *group;
214 const struct group_dual *gdual;
215 const struct gprefix *gprefix;
045a282c 216 const struct escape *esc;
39f062ff 217 const struct instr_dual *idual;
e28bbd44 218 void (*fastop)(struct fastop *fake);
120df890 219 } u;
d09beabd 220 int (*check_perm)(struct x86_emulate_ctxt *ctxt);
120df890
AK		 221};
222
223struct group_dual {
224 struct opcode mod012[8];
225 struct opcode mod3[8];
d65b1dee
AK		 226};
227
0d7cdee8
AK		 228struct gprefix {
229 struct opcode pfx_no;
230 struct opcode pfx_66;
231 struct opcode pfx_f2;
232 struct opcode pfx_f3;
233};
234
045a282c
GN		 235struct escape {
236 struct opcode op[8];
237 struct opcode high[64];
238};
239
39f062ff
NA		 240struct instr_dual {
241 struct opcode mod012;
242 struct opcode mod3;
243};
244
6aa8b732 245/* EFLAGS bit definitions. */
d4c6a154
GN		 246#define EFLG_ID (1<<21)
247#define EFLG_VIP (1<<20)
248#define EFLG_VIF (1<<19)
249#define EFLG_AC (1<<18)
b1d86143
AP		 250#define EFLG_VM (1<<17)
251#define EFLG_RF (1<<16)
d4c6a154
GN		 252#define EFLG_IOPL (3<<12)
253#define EFLG_NT (1<<14)
6aa8b732
AK		 254#define EFLG_OF (1<<11)
255#define EFLG_DF (1<<10)
b1d86143 256#define EFLG_IF (1<<9)
d4c6a154 257#define EFLG_TF (1<<8)
6aa8b732
AK		 258#define EFLG_SF (1<<7)
259#define EFLG_ZF (1<<6)
260#define EFLG_AF (1<<4)
261#define EFLG_PF (1<<2)
262#define EFLG_CF (1<<0)
263
62bd430e
MG		 264#define EFLG_RESERVED_ZEROS_MASK 0xffc0802a
265#define EFLG_RESERVED_ONE_MASK 2
266
3dc4bc4f
NA		 267enum x86_transfer_type {
268 X86_TRANSFER_NONE,
269 X86_TRANSFER_CALL_JMP,
270 X86_TRANSFER_RET,
271 X86_TRANSFER_TASK_SWITCH,
272};
273
dd856efa
AK		 274static ulong reg_read(struct x86_emulate_ctxt *ctxt, unsigned nr)
275{
276 if (!(ctxt->regs_valid & (1 << nr))) {
277 ctxt->regs_valid |= 1 << nr;
278 ctxt->_regs[nr] = ctxt->ops->read_gpr(ctxt, nr);
279 }
280 return ctxt->_regs[nr];
281}
282
283static ulong *reg_write(struct x86_emulate_ctxt *ctxt, unsigned nr)
284{
285 ctxt->regs_valid |= 1 << nr;
286 ctxt->regs_dirty |= 1 << nr;
287 return &ctxt->_regs[nr];
288}
289
290static ulong *reg_rmw(struct x86_emulate_ctxt *ctxt, unsigned nr)
291{
292 reg_read(ctxt, nr);
293 return reg_write(ctxt, nr);
294}
295
296static void writeback_registers(struct x86_emulate_ctxt *ctxt)
297{
298 unsigned reg;
299
300 for_each_set_bit(reg, (ulong *)&ctxt->regs_dirty, 16)
301 ctxt->ops->write_gpr(ctxt, reg, ctxt->_regs[reg]);
302}
303
304static void invalidate_registers(struct x86_emulate_ctxt *ctxt)
305{
306 ctxt->regs_dirty = 0;
307 ctxt->regs_valid = 0;
308}
309
6aa8b732
AK		 310/*
311 * These EFLAGS bits are restored from saved value during emulation, and
312 * any changes are written back to the saved value after emulation.
313 */
314#define EFLAGS_MASK (EFLG_OF|EFLG_SF|EFLG_ZF|EFLG_AF|EFLG_PF|EFLG_CF)
315
dda96d8f
AK		 316#ifdef CONFIG_X86_64
317#define ON64(x) x
318#else
319#define ON64(x)
320#endif
321
4d758349
AK		 322static int fastop(struct x86_emulate_ctxt *ctxt, void (*fop)(struct fastop *));
323
b7d491e7
AK		 324#define FOP_ALIGN ".align " __stringify(FASTOP_SIZE) " \n\t"
325#define FOP_RET "ret \n\t"
326
327#define FOP_START(op) \
328 extern void em_##op(struct fastop *fake); \
329 asm(".pushsection .text, \"ax\" \n\t" \
330 ".global em_" #op " \n\t" \
331 FOP_ALIGN \
332 "em_" #op ": \n\t"
333
334#define FOP_END \
335 ".popsection")
336
0bdea068
AK		 337#define FOPNOP() FOP_ALIGN FOP_RET
338
b7d491e7 339#define FOP1E(op, dst) \
b8c0b6ae
AK		 340 FOP_ALIGN "10: " #op " %" #dst " \n\t" FOP_RET
341
342#define FOP1EEX(op, dst) \
343 FOP1E(op, dst) _ASM_EXTABLE(10b, kvm_fastop_exception)
b7d491e7
AK		 344
345#define FASTOP1(op) \
346 FOP_START(op) \
347 FOP1E(op##b, al) \
348 FOP1E(op##w, ax) \
349 FOP1E(op##l, eax) \
350 ON64(FOP1E(op##q, rax)) \
351 FOP_END
352
b9fa409b
AK		 353/* 1-operand, using src2 (for MUL/DIV r/m) */
354#define FASTOP1SRC2(op, name) \
355 FOP_START(name) \
356 FOP1E(op, cl) \
357 FOP1E(op, cx) \
358 FOP1E(op, ecx) \
359 ON64(FOP1E(op, rcx)) \
360 FOP_END
361
b8c0b6ae
AK		 362/* 1-operand, using src2 (for MUL/DIV r/m), with exceptions */
363#define FASTOP1SRC2EX(op, name) \
364 FOP_START(name) \
365 FOP1EEX(op, cl) \
366 FOP1EEX(op, cx) \
367 FOP1EEX(op, ecx) \
368 ON64(FOP1EEX(op, rcx)) \
369 FOP_END
370
f7857f35
AK		 371#define FOP2E(op, dst, src) \
372 FOP_ALIGN #op " %" #src ", %" #dst " \n\t" FOP_RET
373
374#define FASTOP2(op) \
375 FOP_START(op) \
017da7b6
AK		 376 FOP2E(op##b, al, dl) \
377 FOP2E(op##w, ax, dx) \
378 FOP2E(op##l, eax, edx) \
379 ON64(FOP2E(op##q, rax, rdx)) \
f7857f35
AK		 380 FOP_END
381
11c363ba
AK		 382/* 2 operand, word only */
383#define FASTOP2W(op) \
384 FOP_START(op) \
385 FOPNOP() \
017da7b6
AK		 386 FOP2E(op##w, ax, dx) \
387 FOP2E(op##l, eax, edx) \
388 ON64(FOP2E(op##q, rax, rdx)) \
11c363ba
AK		 389 FOP_END
390
007a3b54
AK		 391/* 2 operand, src is CL */
392#define FASTOP2CL(op) \
393 FOP_START(op) \
394 FOP2E(op##b, al, cl) \
395 FOP2E(op##w, ax, cl) \
396 FOP2E(op##l, eax, cl) \
397 ON64(FOP2E(op##q, rax, cl)) \
398 FOP_END
399
5aca3722
NA		 400/* 2 operand, src and dest are reversed */
401#define FASTOP2R(op, name) \
402 FOP_START(name) \
403 FOP2E(op##b, dl, al) \
404 FOP2E(op##w, dx, ax) \
405 FOP2E(op##l, edx, eax) \
406 ON64(FOP2E(op##q, rdx, rax)) \
407 FOP_END
408
0bdea068
AK		 409#define FOP3E(op, dst, src, src2) \
410 FOP_ALIGN #op " %" #src2 ", %" #src ", %" #dst " \n\t" FOP_RET
411
412/* 3-operand, word-only, src2=cl */
413#define FASTOP3WCL(op) \
414 FOP_START(op) \
415 FOPNOP() \
017da7b6
AK		 416 FOP3E(op##w, ax, dx, cl) \
417 FOP3E(op##l, eax, edx, cl) \
418 ON64(FOP3E(op##q, rax, rdx, cl)) \
0bdea068
AK		 419 FOP_END
420
9ae9feba
AK		 421/* Special case for SETcc - 1 instruction per cc */
422#define FOP_SETCC(op) ".align 4; " #op " %al; ret \n\t"
423
b8c0b6ae
AK		 424asm(".global kvm_fastop_exception \n"
425 "kvm_fastop_exception: xor %esi, %esi; ret");
426
9ae9feba
AK		 427FOP_START(setcc)
428FOP_SETCC(seto)
429FOP_SETCC(setno)
430FOP_SETCC(setc)
431FOP_SETCC(setnc)
432FOP_SETCC(setz)
433FOP_SETCC(setnz)
434FOP_SETCC(setbe)
435FOP_SETCC(setnbe)
436FOP_SETCC(sets)
437FOP_SETCC(setns)
438FOP_SETCC(setp)
439FOP_SETCC(setnp)
440FOP_SETCC(setl)
441FOP_SETCC(setnl)
442FOP_SETCC(setle)
443FOP_SETCC(setnle)
444FOP_END;
445
326f578f
PB		 446FOP_START(salc) "pushf; sbb %al, %al; popf \n\t" FOP_RET
447FOP_END;
448
8a76d7f2
JR		 449static int emulator_check_intercept(struct x86_emulate_ctxt *ctxt,
450 enum x86_intercept intercept,
451 enum x86_intercept_stage stage)
452{
453 struct x86_instruction_info info = {
454 .intercept = intercept,
9dac77fa
AK		 455 .rep_prefix = ctxt->rep_prefix,
456 .modrm_mod = ctxt->modrm_mod,
457 .modrm_reg = ctxt->modrm_reg,
458 .modrm_rm = ctxt->modrm_rm,
459 .src_val = ctxt->src.val64,
6cbc5f5a 460 .dst_val = ctxt->dst.val64,
9dac77fa
AK		 461 .src_bytes = ctxt->src.bytes,
462 .dst_bytes = ctxt->dst.bytes,
463 .ad_bytes = ctxt->ad_bytes,
8a76d7f2
JR		 464 .next_rip = ctxt->eip,
465 };
466
2953538e 467 return ctxt->ops->intercept(ctxt, &info, stage);
8a76d7f2
JR		 468}
469
f47cfa31
AK		 470static void assign_masked(ulong *dest, ulong src, ulong mask)
471{
472 *dest = (*dest & ~mask) | (src & mask);
473}
474
9dac77fa 475static inline unsigned long ad_mask(struct x86_emulate_ctxt *ctxt)
ddcb2885 476{
9dac77fa 477 return (1UL << (ctxt->ad_bytes << 3)) - 1;
ddcb2885
HH		 478}
479
f47cfa31
AK		 480static ulong stack_mask(struct x86_emulate_ctxt *ctxt)
481{
482 u16 sel;
483 struct desc_struct ss;
484
485 if (ctxt->mode == X86EMUL_MODE_PROT64)
486 return ~0UL;
487 ctxt->ops->get_segment(ctxt, &sel, &ss, NULL, VCPU_SREG_SS);
488 return ~0U >> ((ss.d ^ 1) * 16); /* d=0: 0xffff; d=1: 0xffffffff */
489}
490
612e89f0
AK		 491static int stack_size(struct x86_emulate_ctxt *ctxt)
492{
493 return (__fls(stack_mask(ctxt)) + 1) >> 3;
494}
495
6aa8b732 496/* Access/update address held in a register, based on addressing mode. */
e4706772 497static inline unsigned long
9dac77fa 498address_mask(struct x86_emulate_ctxt *ctxt, unsigned long reg)
e4706772 499{
9dac77fa 500 if (ctxt->ad_bytes == sizeof(unsigned long))
e4706772
HH		 501 return reg;
502 else
9dac77fa 503 return reg & ad_mask(ctxt);
e4706772
HH		 504}
505
506static inline unsigned long
01485a22 507register_address(struct x86_emulate_ctxt *ctxt, int reg)
e4706772 508{
01485a22 509 return address_mask(ctxt, reg_read(ctxt, reg));
e4706772
HH		 510}
511
5ad105e5
AK		 512static void masked_increment(ulong *reg, ulong mask, int inc)
513{
514 assign_masked(reg, *reg + inc, mask);
515}
516
7a957275 517static inline void
01485a22 518register_address_increment(struct x86_emulate_ctxt *ctxt, int reg, int inc)
7a957275 519{
5ad105e5
AK		 520 ulong mask;
521
9dac77fa 522 if (ctxt->ad_bytes == sizeof(unsigned long))
5ad105e5 523 mask = ~0UL;
7a957275 524 else
5ad105e5 525 mask = ad_mask(ctxt);
01485a22 526 masked_increment(reg_rmw(ctxt, reg), mask, inc);
5ad105e5
AK		 527}
528
529static void rsp_increment(struct x86_emulate_ctxt *ctxt, int inc)
530{
dd856efa 531 masked_increment(reg_rmw(ctxt, VCPU_REGS_RSP), stack_mask(ctxt), inc);
7a957275 532}
6aa8b732 533
56697687
AK		 534static u32 desc_limit_scaled(struct desc_struct *desc)
535{
536 u32 limit = get_desc_limit(desc);
537
538 return desc->g ? (limit << 12) | 0xfff : limit;
539}
540
7b105ca2 541static unsigned long seg_base(struct x86_emulate_ctxt *ctxt, int seg)
7a5b56df
AK		 542{
543 if (ctxt->mode == X86EMUL_MODE_PROT64 && seg < VCPU_SREG_FS)
544 return 0;
545
7b105ca2 546 return ctxt->ops->get_cached_segment_base(ctxt, seg);
7a5b56df
AK		 547}
548
35d3d4a1
AK		 549static int emulate_exception(struct x86_emulate_ctxt *ctxt, int vec,
550 u32 error, bool valid)
54b8486f 551{
e0ad0b47 552 WARN_ON(vec > 0x1f);
da9cb575
AK		 553 ctxt->exception.vector = vec;
554 ctxt->exception.error_code = error;
555 ctxt->exception.error_code_valid = valid;
35d3d4a1 556 return X86EMUL_PROPAGATE_FAULT;
54b8486f
GN		 557}
558
3b88e41a
JR		 559static int emulate_db(struct x86_emulate_ctxt *ctxt)
560{
561 return emulate_exception(ctxt, DB_VECTOR, 0, false);
562}
563
35d3d4a1 564static int emulate_gp(struct x86_emulate_ctxt *ctxt, int err)
54b8486f 565{
35d3d4a1 566 return emulate_exception(ctxt, GP_VECTOR, err, true);
54b8486f
GN		 567}
568
618ff15d
AK		 569static int emulate_ss(struct x86_emulate_ctxt *ctxt, int err)
570{
571 return emulate_exception(ctxt, SS_VECTOR, err, true);
572}
573
35d3d4a1 574static int emulate_ud(struct x86_emulate_ctxt *ctxt)
54b8486f 575{
35d3d4a1 576 return emulate_exception(ctxt, UD_VECTOR, 0, false);
54b8486f
GN		 577}
578
35d3d4a1 579static int emulate_ts(struct x86_emulate_ctxt *ctxt, int err)
54b8486f 580{
35d3d4a1 581 return emulate_exception(ctxt, TS_VECTOR, err, true);
54b8486f
GN		 582}
583
34d1f490
AK		 584static int emulate_de(struct x86_emulate_ctxt *ctxt)
585{
35d3d4a1 586 return emulate_exception(ctxt, DE_VECTOR, 0, false);
34d1f490
AK		 587}
588
1253791d
AK		 589static int emulate_nm(struct x86_emulate_ctxt *ctxt)
590{
591 return emulate_exception(ctxt, NM_VECTOR, 0, false);
592}
593
1aa36616
AK		 594static u16 get_segment_selector(struct x86_emulate_ctxt *ctxt, unsigned seg)
595{
596 u16 selector;
597 struct desc_struct desc;
598
599 ctxt->ops->get_segment(ctxt, &selector, &desc, NULL, seg);
600 return selector;
601}
602
603static void set_segment_selector(struct x86_emulate_ctxt *ctxt, u16 selector,
604 unsigned seg)
605{
606 u16 dummy;
607 u32 base3;
608 struct desc_struct desc;
609
610 ctxt->ops->get_segment(ctxt, &dummy, &desc, &base3, seg);
611 ctxt->ops->set_segment(ctxt, selector, &desc, base3, seg);
612}
613
1c11b376
AK		 614/*
615 * x86 defines three classes of vector instructions: explicitly
616 * aligned, explicitly unaligned, and the rest, which change behaviour
617 * depending on whether they're AVX encoded or not.
618 *
619 * Also included is CMPXCHG16B which is not a vector instruction, yet it is
620 * subject to the same check.
621 */
622static bool insn_aligned(struct x86_emulate_ctxt *ctxt, unsigned size)
623{
624 if (likely(size < 16))
625 return false;
626
627 if (ctxt->d & Aligned)
628 return true;
629 else if (ctxt->d & Unaligned)
630 return false;
631 else if (ctxt->d & Avx)
632 return false;
633 else
634 return true;
635}
636
d09155d2
PB		 637static __always_inline int __linearize(struct x86_emulate_ctxt *ctxt,
638 struct segmented_address addr,
639 unsigned *max_size, unsigned size,
640 bool write, bool fetch,
d50eaa18 641 enum x86emul_mode mode, ulong *linear)
52fd8b44 642{
618ff15d
AK		 643 struct desc_struct desc;
644 bool usable;
52fd8b44 645 ulong la;
618ff15d 646 u32 lim;
1aa36616 647 u16 sel;
52fd8b44 648
7b105ca2 649 la = seg_base(ctxt, addr.seg) + addr.ea;
fd56e154 650 *max_size = 0;
d50eaa18 651 switch (mode) {
618ff15d 652 case X86EMUL_MODE_PROT64:
4be4de7e 653 if (is_noncanonical_address(la))
abc7d8a4 654 goto bad;
fd56e154
PB		 655
656 *max_size = min_t(u64, ~0u, (1ull << 48) - la);
657 if (size > *max_size)
658 goto bad;
618ff15d
AK		 659 break;
660 default:
1aa36616
AK		 661 usable = ctxt->ops->get_segment(ctxt, &sel, &desc, NULL,
662 addr.seg);
618ff15d
AK		 663 if (!usable)
664 goto bad;
58b7825b
GN		 665 /* code segment in protected mode or read-only data segment */
666 if ((((ctxt->mode != X86EMUL_MODE_REAL) && (desc.type & 8))
667 || !(desc.type & 2)) && write)
618ff15d
AK		 668 goto bad;
669 /* unreadable code segment */
3d9b938e 670 if (!fetch && (desc.type & 8) && !(desc.type & 2))
618ff15d
AK		 671 goto bad;
672 lim = desc_limit_scaled(&desc);
997b0412 673 if (!(desc.type & 8) && (desc.type & 4)) {
fc058680 674 /* expand-down segment */
fd56e154 675 if (addr.ea <= lim)
618ff15d
AK		 676 goto bad;
677 lim = desc.d ? 0xffffffff : 0xffff;
618ff15d 678 }
997b0412
PB		 679 if (addr.ea > lim)
680 goto bad;
681 *max_size = min_t(u64, ~0u, (u64)lim + 1 - addr.ea);
fd56e154
PB		 682 if (size > *max_size)
683 goto bad;
31ff6488 684 la &= (u32)-1;
618ff15d
AK		 685 break;
686 }
1c11b376
AK		 687 if (insn_aligned(ctxt, size) && ((la & (size - 1)) != 0))
688 return emulate_gp(ctxt, 0);
52fd8b44
AK		 689 *linear = la;
690 return X86EMUL_CONTINUE;
618ff15d
AK		 691bad:
692 if (addr.seg == VCPU_SREG_SS)
3606189f 693 return emulate_ss(ctxt, 0);
618ff15d 694 else
3606189f 695 return emulate_gp(ctxt, 0);
52fd8b44
AK		 696}
697
3d9b938e
NE		 698static int linearize(struct x86_emulate_ctxt *ctxt,
699 struct segmented_address addr,
700 unsigned size, bool write,
701 ulong *linear)
702{
fd56e154 703 unsigned max_size;
d50eaa18
NA		 704 return __linearize(ctxt, addr, &max_size, size, write, false,
705 ctxt->mode, linear);
3d9b938e
NE		 706}
707
d50eaa18
NA		 708static inline int assign_eip(struct x86_emulate_ctxt *ctxt, ulong dst,
709 enum x86emul_mode mode)
710{
711 ulong linear;
712 int rc;
713 unsigned max_size;
714 struct segmented_address addr = { .seg = VCPU_SREG_CS,
715 .ea = dst };
716
717 if (ctxt->op_bytes != sizeof(unsigned long))
718 addr.ea = dst & ((1UL << (ctxt->op_bytes << 3)) - 1);
719 rc = __linearize(ctxt, addr, &max_size, 1, false, true, mode, &linear);
720 if (rc == X86EMUL_CONTINUE)
721 ctxt->_eip = addr.ea;
722 return rc;
723}
724
725static inline int assign_eip_near(struct x86_emulate_ctxt *ctxt, ulong dst)
726{
727 return assign_eip(ctxt, dst, ctxt->mode);
3d9b938e
NE		 728}
729
d50eaa18
NA		 730static int assign_eip_far(struct x86_emulate_ctxt *ctxt, ulong dst,
731 const struct desc_struct *cs_desc)
732{
733 enum x86emul_mode mode = ctxt->mode;
734
735#ifdef CONFIG_X86_64
736 if (ctxt->mode >= X86EMUL_MODE_PROT32 && cs_desc->l) {
737 u64 efer = 0;
738
739 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
740 if (efer & EFER_LMA)
741 mode = X86EMUL_MODE_PROT64;
742 }
743#endif
744 if (mode == X86EMUL_MODE_PROT16 || mode == X86EMUL_MODE_PROT32)
745 mode = cs_desc->d ? X86EMUL_MODE_PROT32 : X86EMUL_MODE_PROT16;
746 return assign_eip(ctxt, dst, mode);
747}
748
749static inline int jmp_rel(struct x86_emulate_ctxt *ctxt, int rel)
750{
751 return assign_eip_near(ctxt, ctxt->_eip + rel);
752}
3d9b938e 753
3ca3ac4d
AK		 754static int segmented_read_std(struct x86_emulate_ctxt *ctxt,
755 struct segmented_address addr,
756 void *data,
757 unsigned size)
758{
9fa088f4
AK		 759 int rc;
760 ulong linear;
761
83b8795a 762 rc = linearize(ctxt, addr, size, false, &linear);
9fa088f4
AK		 763 if (rc != X86EMUL_CONTINUE)
764 return rc;
0f65dd70 765 return ctxt->ops->read_std(ctxt, linear, data, size, &ctxt->exception);
3ca3ac4d
AK		 766}
767
807941b1 768/*
285ca9e9 769 * Prefetch the remaining bytes of the instruction without crossing page
807941b1
TY		 770 * boundary if they are not in fetch_cache yet.
771 */
9506d57d 772static int __do_insn_fetch_bytes(struct x86_emulate_ctxt *ctxt, int op_size)
62266869 773{
62266869 774 int rc;
fd56e154 775 unsigned size, max_size;
285ca9e9 776 unsigned long linear;
17052f16 777 int cur_size = ctxt->fetch.end - ctxt->fetch.data;
285ca9e9 778 struct segmented_address addr = { .seg = VCPU_SREG_CS,
17052f16
PB		 779 .ea = ctxt->eip + cur_size };
780
fd56e154
PB		 781 /*
782 * We do not know exactly how many bytes will be needed, and
783 * __linearize is expensive, so fetch as much as possible. We
784 * just have to avoid going beyond the 15 byte limit, the end
785 * of the segment, or the end of the page.
786 *
787 * __linearize is called with size 0 so that it does not do any
788 * boundary check itself. Instead, we use max_size to check
789 * against op_size.
790 */
d50eaa18
NA		 791 rc = __linearize(ctxt, addr, &max_size, 0, false, true, ctxt->mode,
792 &linear);
719d5a9b
PB		 793 if (unlikely(rc != X86EMUL_CONTINUE))
794 return rc;
795
fd56e154 796 size = min_t(unsigned, 15UL ^ cur_size, max_size);
719d5a9b 797 size = min_t(unsigned, size, PAGE_SIZE - offset_in_page(linear));
5cfc7e0f
PB		 798
799 /*
800 * One instruction can only straddle two pages,
801 * and one has been loaded at the beginning of
802 * x86_decode_insn. So, if not enough bytes
803 * still, we must have hit the 15-byte boundary.
804 */
805 if (unlikely(size < op_size))
fd56e154
PB		 806 return emulate_gp(ctxt, 0);
807
17052f16 808 rc = ctxt->ops->fetch(ctxt, linear, ctxt->fetch.end,
285ca9e9
PB		 809 size, &ctxt->exception);
810 if (unlikely(rc != X86EMUL_CONTINUE))
811 return rc;
17052f16 812 ctxt->fetch.end += size;
3e2815e9 813 return X86EMUL_CONTINUE;
62266869
AK		 814}
815
9506d57d
PB		 816static __always_inline int do_insn_fetch_bytes(struct x86_emulate_ctxt *ctxt,
817 unsigned size)
62266869 818{
08da44ae
NA		 819 unsigned done_size = ctxt->fetch.end - ctxt->fetch.ptr;
820
821 if (unlikely(done_size < size))
822 return __do_insn_fetch_bytes(ctxt, size - done_size);
9506d57d
PB		 823 else
824 return X86EMUL_CONTINUE;
62266869
AK		 825}
826
67cbc90d 827/* Fetch next part of the instruction being emulated. */
e85a1085 828#define insn_fetch(_type, _ctxt) \
9506d57d 829({ _type _x; \
9506d57d
PB		 830 \
831 rc = do_insn_fetch_bytes(_ctxt, sizeof(_type)); \
67cbc90d
TY		 832 if (rc != X86EMUL_CONTINUE) \
833 goto done; \
9506d57d 834 ctxt->_eip += sizeof(_type); \
17052f16
PB		 835 _x = *(_type __aligned(1) *) ctxt->fetch.ptr; \
836 ctxt->fetch.ptr += sizeof(_type); \
9506d57d 837 _x; \
67cbc90d
TY		 838})
839
807941b1 840#define insn_fetch_arr(_arr, _size, _ctxt) \
9506d57d 841({ \
9506d57d 842 rc = do_insn_fetch_bytes(_ctxt, _size); \
67cbc90d
TY		 843 if (rc != X86EMUL_CONTINUE) \
844 goto done; \
9506d57d 845 ctxt->_eip += (_size); \
17052f16
PB		 846 memcpy(_arr, ctxt->fetch.ptr, _size); \
847 ctxt->fetch.ptr += (_size); \
67cbc90d
TY		 848})
849
1e3c5cb0
RR		 850/*
851 * Given the 'reg' portion of a ModRM byte, and a register block, return a
852 * pointer into the block that addresses the relevant register.
853 * @highbyte_regs specifies whether to decode AH,CH,DH,BH.
854 */
dd856efa 855static void *decode_register(struct x86_emulate_ctxt *ctxt, u8 modrm_reg,
aa9ac1a6 856 int byteop)
6aa8b732
AK		 857{
858 void *p;
aa9ac1a6 859 int highbyte_regs = (ctxt->rex_prefix == 0) && byteop;
6aa8b732 860
6aa8b732 861 if (highbyte_regs && modrm_reg >= 4 && modrm_reg < 8)
dd856efa
AK		 862 p = (unsigned char *)reg_rmw(ctxt, modrm_reg & 3) + 1;
863 else
864 p = reg_rmw(ctxt, modrm_reg);
6aa8b732
AK		 865 return p;
866}
867
868static int read_descriptor(struct x86_emulate_ctxt *ctxt,
90de84f5 869 struct segmented_address addr,
6aa8b732
AK		 870 u16 *size, unsigned long *address, int op_bytes)
871{
872 int rc;
873
874 if (op_bytes == 2)
875 op_bytes = 3;
876 *address = 0;
3ca3ac4d 877 rc = segmented_read_std(ctxt, addr, size, 2);
1b30eaa8 878 if (rc != X86EMUL_CONTINUE)
6aa8b732 879 return rc;
30b31ab6 880 addr.ea += 2;
3ca3ac4d 881 rc = segmented_read_std(ctxt, addr, address, op_bytes);
6aa8b732
AK		 882 return rc;
883}
884
34b77652
AK		 885FASTOP2(add);
886FASTOP2(or);
887FASTOP2(adc);
888FASTOP2(sbb);
889FASTOP2(and);
890FASTOP2(sub);
891FASTOP2(xor);
892FASTOP2(cmp);
893FASTOP2(test);
894
b9fa409b
AK		 895FASTOP1SRC2(mul, mul_ex);
896FASTOP1SRC2(imul, imul_ex);
b8c0b6ae
AK		 897FASTOP1SRC2EX(div, div_ex);
898FASTOP1SRC2EX(idiv, idiv_ex);
b9fa409b 899
34b77652
AK		 900FASTOP3WCL(shld);
901FASTOP3WCL(shrd);
902
903FASTOP2W(imul);
904
905FASTOP1(not);
906FASTOP1(neg);
907FASTOP1(inc);
908FASTOP1(dec);
909
910FASTOP2CL(rol);
911FASTOP2CL(ror);
912FASTOP2CL(rcl);
913FASTOP2CL(rcr);
914FASTOP2CL(shl);
915FASTOP2CL(shr);
916FASTOP2CL(sar);
917
918FASTOP2W(bsf);
919FASTOP2W(bsr);
920FASTOP2W(bt);
921FASTOP2W(bts);
922FASTOP2W(btr);
923FASTOP2W(btc);
924
e47a5f5f
AK		 925FASTOP2(xadd);
926
5aca3722
NA		 927FASTOP2R(cmp, cmp_r);
928
9ae9feba 929static u8 test_cc(unsigned int condition, unsigned long flags)
bbe9abbd 930{
9ae9feba
AK		 931 u8 rc;
932 void (*fop)(void) = (void *)em_setcc + 4 * (condition & 0xf);
bbe9abbd 933
9ae9feba 934 flags = (flags & EFLAGS_MASK) | X86_EFLAGS_IF;
3f0c3d0b 935 asm("push %[flags]; popf; call *%[fastop]"
9ae9feba
AK		 936 : "=a"(rc) : [fastop]"r"(fop), [flags]"r"(flags));
937 return rc;
bbe9abbd
NK		 938}
939
91ff3cb4
AK		 940static void fetch_register_operand(struct operand *op)
941{
942 switch (op->bytes) {
943 case 1:
944 op->val = *(u8 *)op->addr.reg;
945 break;
946 case 2:
947 op->val = *(u16 *)op->addr.reg;
948 break;
949 case 4:
950 op->val = *(u32 *)op->addr.reg;
951 break;
952 case 8:
953 op->val = *(u64 *)op->addr.reg;
954 break;
955 }
956}
957
1253791d
AK		 958static void read_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data, int reg)
959{
960 ctxt->ops->get_fpu(ctxt);
961 switch (reg) {
89a87c67
MK		 962 case 0: asm("movdqa %%xmm0, %0" : "=m"(*data)); break;
963 case 1: asm("movdqa %%xmm1, %0" : "=m"(*data)); break;
964 case 2: asm("movdqa %%xmm2, %0" : "=m"(*data)); break;
965 case 3: asm("movdqa %%xmm3, %0" : "=m"(*data)); break;
966 case 4: asm("movdqa %%xmm4, %0" : "=m"(*data)); break;
967 case 5: asm("movdqa %%xmm5, %0" : "=m"(*data)); break;
968 case 6: asm("movdqa %%xmm6, %0" : "=m"(*data)); break;
969 case 7: asm("movdqa %%xmm7, %0" : "=m"(*data)); break;
1253791d 970#ifdef CONFIG_X86_64
89a87c67
MK		 971 case 8: asm("movdqa %%xmm8, %0" : "=m"(*data)); break;
972 case 9: asm("movdqa %%xmm9, %0" : "=m"(*data)); break;
973 case 10: asm("movdqa %%xmm10, %0" : "=m"(*data)); break;
974 case 11: asm("movdqa %%xmm11, %0" : "=m"(*data)); break;
975 case 12: asm("movdqa %%xmm12, %0" : "=m"(*data)); break;
976 case 13: asm("movdqa %%xmm13, %0" : "=m"(*data)); break;
977 case 14: asm("movdqa %%xmm14, %0" : "=m"(*data)); break;
978 case 15: asm("movdqa %%xmm15, %0" : "=m"(*data)); break;
1253791d
AK		 979#endif
980 default: BUG();
981 }
982 ctxt->ops->put_fpu(ctxt);
983}
984
985static void write_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data,
986 int reg)
987{
988 ctxt->ops->get_fpu(ctxt);
989 switch (reg) {
89a87c67
MK		 990 case 0: asm("movdqa %0, %%xmm0" : : "m"(*data)); break;
991 case 1: asm("movdqa %0, %%xmm1" : : "m"(*data)); break;
992 case 2: asm("movdqa %0, %%xmm2" : : "m"(*data)); break;
993 case 3: asm("movdqa %0, %%xmm3" : : "m"(*data)); break;
994 case 4: asm("movdqa %0, %%xmm4" : : "m"(*data)); break;
995 case 5: asm("movdqa %0, %%xmm5" : : "m"(*data)); break;
996 case 6: asm("movdqa %0, %%xmm6" : : "m"(*data)); break;
997 case 7: asm("movdqa %0, %%xmm7" : : "m"(*data)); break;
1253791d 998#ifdef CONFIG_X86_64
89a87c67
MK		 999 case 8: asm("movdqa %0, %%xmm8" : : "m"(*data)); break;
1000 case 9: asm("movdqa %0, %%xmm9" : : "m"(*data)); break;
1001 case 10: asm("movdqa %0, %%xmm10" : : "m"(*data)); break;
1002 case 11: asm("movdqa %0, %%xmm11" : : "m"(*data)); break;
1003 case 12: asm("movdqa %0, %%xmm12" : : "m"(*data)); break;
1004 case 13: asm("movdqa %0, %%xmm13" : : "m"(*data)); break;
1005 case 14: asm("movdqa %0, %%xmm14" : : "m"(*data)); break;
1006 case 15: asm("movdqa %0, %%xmm15" : : "m"(*data)); break;
1253791d
AK		 1007#endif
1008 default: BUG();
1009 }
1010 ctxt->ops->put_fpu(ctxt);
1011}
1012
cbe2c9d3
AK		 1013static void read_mmx_reg(struct x86_emulate_ctxt *ctxt, u64 *data, int reg)
1014{
1015 ctxt->ops->get_fpu(ctxt);
1016 switch (reg) {
1017 case 0: asm("movq %%mm0, %0" : "=m"(*data)); break;
1018 case 1: asm("movq %%mm1, %0" : "=m"(*data)); break;
1019 case 2: asm("movq %%mm2, %0" : "=m"(*data)); break;
1020 case 3: asm("movq %%mm3, %0" : "=m"(*data)); break;
1021 case 4: asm("movq %%mm4, %0" : "=m"(*data)); break;
1022 case 5: asm("movq %%mm5, %0" : "=m"(*data)); break;
1023 case 6: asm("movq %%mm6, %0" : "=m"(*data)); break;
1024 case 7: asm("movq %%mm7, %0" : "=m"(*data)); break;
1025 default: BUG();
1026 }
1027 ctxt->ops->put_fpu(ctxt);
1028}
1029
1030static void write_mmx_reg(struct x86_emulate_ctxt *ctxt, u64 *data, int reg)
1031{
1032 ctxt->ops->get_fpu(ctxt);
1033 switch (reg) {
1034 case 0: asm("movq %0, %%mm0" : : "m"(*data)); break;
1035 case 1: asm("movq %0, %%mm1" : : "m"(*data)); break;
1036 case 2: asm("movq %0, %%mm2" : : "m"(*data)); break;
1037 case 3: asm("movq %0, %%mm3" : : "m"(*data)); break;
1038 case 4: asm("movq %0, %%mm4" : : "m"(*data)); break;
1039 case 5: asm("movq %0, %%mm5" : : "m"(*data)); break;
1040 case 6: asm("movq %0, %%mm6" : : "m"(*data)); break;
1041 case 7: asm("movq %0, %%mm7" : : "m"(*data)); break;
1042 default: BUG();
1043 }
1044 ctxt->ops->put_fpu(ctxt);
1045}
1046
045a282c
GN		 1047static int em_fninit(struct x86_emulate_ctxt *ctxt)
1048{
1049 if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM))
1050 return emulate_nm(ctxt);
1051
1052 ctxt->ops->get_fpu(ctxt);
1053 asm volatile("fninit");
1054 ctxt->ops->put_fpu(ctxt);
1055 return X86EMUL_CONTINUE;
1056}
1057
1058static int em_fnstcw(struct x86_emulate_ctxt *ctxt)
1059{
1060 u16 fcw;
1061
1062 if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM))
1063 return emulate_nm(ctxt);
1064
1065 ctxt->ops->get_fpu(ctxt);
1066 asm volatile("fnstcw %0": "+m"(fcw));
1067 ctxt->ops->put_fpu(ctxt);
1068
045a282c
GN		 1069 ctxt->dst.val = fcw;
1070
1071 return X86EMUL_CONTINUE;
1072}
1073
1074static int em_fnstsw(struct x86_emulate_ctxt *ctxt)
1075{
1076 u16 fsw;
1077
1078 if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM))
1079 return emulate_nm(ctxt);
1080
1081 ctxt->ops->get_fpu(ctxt);
1082 asm volatile("fnstsw %0": "+m"(fsw));
1083 ctxt->ops->put_fpu(ctxt);
1084
045a282c
GN		 1085 ctxt->dst.val = fsw;
1086
1087 return X86EMUL_CONTINUE;
1088}
1089
1253791d 1090static void decode_register_operand(struct x86_emulate_ctxt *ctxt,
2adb5ad9 1091 struct operand *op)
3c118e24 1092{
9dac77fa 1093 unsigned reg = ctxt->modrm_reg;
33615aa9 1094
9dac77fa
AK		 1095 if (!(ctxt->d & ModRM))
1096 reg = (ctxt->b & 7) | ((ctxt->rex_prefix & 1) << 3);
1253791d 1097
9dac77fa 1098 if (ctxt->d & Sse) {
1253791d
AK		 1099 op->type = OP_XMM;
1100 op->bytes = 16;
1101 op->addr.xmm = reg;
1102 read_sse_reg(ctxt, &op->vec_val, reg);
1103 return;
1104 }
cbe2c9d3
AK		 1105 if (ctxt->d & Mmx) {
1106 reg &= 7;
1107 op->type = OP_MM;
1108 op->bytes = 8;
1109 op->addr.mm = reg;
1110 return;
1111 }
1253791d 1112
3c118e24 1113 op->type = OP_REG;
6d4d85ec
GN		 1114 op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes;
1115 op->addr.reg = decode_register(ctxt, reg, ctxt->d & ByteOp);
1116
91ff3cb4 1117 fetch_register_operand(op);
3c118e24
AK		 1118 op->orig_val = op->val;
1119}
1120
a6e3407b
AK		 1121static void adjust_modrm_seg(struct x86_emulate_ctxt *ctxt, int base_reg)
1122{
1123 if (base_reg == VCPU_REGS_RSP || base_reg == VCPU_REGS_RBP)
1124 ctxt->modrm_seg = VCPU_SREG_SS;
1125}
1126
1c73ef66 1127static int decode_modrm(struct x86_emulate_ctxt *ctxt,
2dbd0dd7 1128 struct operand *op)
1c73ef66 1129{
1c73ef66 1130 u8 sib;
02357bdc 1131 int index_reg, base_reg, scale;
3e2815e9 1132 int rc = X86EMUL_CONTINUE;
2dbd0dd7 1133 ulong modrm_ea = 0;
1c73ef66 1134
02357bdc
BD		 1135 ctxt->modrm_reg = ((ctxt->rex_prefix << 1) & 8); /* REX.R */
1136 index_reg = (ctxt->rex_prefix << 2) & 8; /* REX.X */
1137 base_reg = (ctxt->rex_prefix << 3) & 8; /* REX.B */
1c73ef66 1138
02357bdc 1139 ctxt->modrm_mod = (ctxt->modrm & 0xc0) >> 6;
9dac77fa 1140 ctxt->modrm_reg |= (ctxt->modrm & 0x38) >> 3;
02357bdc 1141 ctxt->modrm_rm = base_reg | (ctxt->modrm & 0x07);
9dac77fa 1142 ctxt->modrm_seg = VCPU_SREG_DS;
1c73ef66 1143
9b88ae99 1144 if (ctxt->modrm_mod == 3 || (ctxt->d & NoMod)) {
2dbd0dd7 1145 op->type = OP_REG;
9dac77fa 1146 op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes;
8acb4207 1147 op->addr.reg = decode_register(ctxt, ctxt->modrm_rm,
aa9ac1a6 1148 ctxt->d & ByteOp);
9dac77fa 1149 if (ctxt->d & Sse) {
1253791d
AK		 1150 op->type = OP_XMM;
1151 op->bytes = 16;
9dac77fa
AK		 1152 op->addr.xmm = ctxt->modrm_rm;
1153 read_sse_reg(ctxt, &op->vec_val, ctxt->modrm_rm);
1253791d
AK		 1154 return rc;
1155 }
cbe2c9d3
AK		 1156 if (ctxt->d & Mmx) {
1157 op->type = OP_MM;
1158 op->bytes = 8;
bdc90722 1159 op->addr.mm = ctxt->modrm_rm & 7;
cbe2c9d3
AK		 1160 return rc;
1161 }
2dbd0dd7 1162 fetch_register_operand(op);
1c73ef66
AK		 1163 return rc;
1164 }
1165
2dbd0dd7
AK		 1166 op->type = OP_MEM;
1167
9dac77fa 1168 if (ctxt->ad_bytes == 2) {
dd856efa
AK		 1169 unsigned bx = reg_read(ctxt, VCPU_REGS_RBX);
1170 unsigned bp = reg_read(ctxt, VCPU_REGS_RBP);
1171 unsigned si = reg_read(ctxt, VCPU_REGS_RSI);
1172 unsigned di = reg_read(ctxt, VCPU_REGS_RDI);
1c73ef66
AK		 1173
1174 /* 16-bit ModR/M decode. */
9dac77fa 1175 switch (ctxt->modrm_mod) {
1c73ef66 1176 case 0:
9dac77fa 1177 if (ctxt->modrm_rm == 6)
e85a1085 1178 modrm_ea += insn_fetch(u16, ctxt);
1c73ef66
AK		 1179 break;
1180 case 1:
e85a1085 1181 modrm_ea += insn_fetch(s8, ctxt);
1c73ef66
AK		 1182 break;
1183 case 2:
e85a1085 1184 modrm_ea += insn_fetch(u16, ctxt);
1c73ef66
AK		 1185 break;
1186 }
9dac77fa 1187 switch (ctxt->modrm_rm) {
1c73ef66 1188 case 0:
2dbd0dd7 1189 modrm_ea += bx + si;
1c73ef66
AK		 1190 break;
1191 case 1:
2dbd0dd7 1192 modrm_ea += bx + di;
1c73ef66
AK		 1193 break;
1194 case 2:
2dbd0dd7 1195 modrm_ea += bp + si;
1c73ef66
AK		 1196 break;
1197 case 3:
2dbd0dd7 1198 modrm_ea += bp + di;
1c73ef66
AK		 1199 break;
1200 case 4:
2dbd0dd7 1201 modrm_ea += si;
1c73ef66
AK		 1202 break;
1203 case 5:
2dbd0dd7 1204 modrm_ea += di;
1c73ef66
AK		 1205 break;
1206 case 6:
9dac77fa 1207 if (ctxt->modrm_mod != 0)
2dbd0dd7 1208 modrm_ea += bp;
1c73ef66
AK		 1209 break;
1210 case 7:
2dbd0dd7 1211 modrm_ea += bx;
1c73ef66
AK		 1212 break;
1213 }
9dac77fa
AK		 1214 if (ctxt->modrm_rm == 2 || ctxt->modrm_rm == 3 ||
1215 (ctxt->modrm_rm == 6 && ctxt->modrm_mod != 0))
1216 ctxt->modrm_seg = VCPU_SREG_SS;
2dbd0dd7 1217 modrm_ea = (u16)modrm_ea;
1c73ef66
AK		 1218 } else {
1219 /* 32/64-bit ModR/M decode. */
9dac77fa 1220 if ((ctxt->modrm_rm & 7) == 4) {
e85a1085 1221 sib = insn_fetch(u8, ctxt);
1c73ef66
AK		 1222 index_reg |= (sib >> 3) & 7;
1223 base_reg |= sib & 7;
1224 scale = sib >> 6;
1225
9dac77fa 1226 if ((base_reg & 7) == 5 && ctxt->modrm_mod == 0)
e85a1085 1227 modrm_ea += insn_fetch(s32, ctxt);
a6e3407b 1228 else {
dd856efa 1229 modrm_ea += reg_read(ctxt, base_reg);
a6e3407b 1230 adjust_modrm_seg(ctxt, base_reg);
ab708099
NA		 1231 /* Increment ESP on POP [ESP] */
1232 if ((ctxt->d & IncSP) &&
1233 base_reg == VCPU_REGS_RSP)
1234 modrm_ea += ctxt->op_bytes;
a6e3407b 1235 }
dc71d0f1 1236 if (index_reg != 4)
dd856efa 1237 modrm_ea += reg_read(ctxt, index_reg) << scale;
9dac77fa 1238 } else if ((ctxt->modrm_rm & 7) == 5 && ctxt->modrm_mod == 0) {
5b38ab87 1239 modrm_ea += insn_fetch(s32, ctxt);
84411d85 1240 if (ctxt->mode == X86EMUL_MODE_PROT64)
9dac77fa 1241 ctxt->rip_relative = 1;
a6e3407b
AK		 1242 } else {
1243 base_reg = ctxt->modrm_rm;
dd856efa 1244 modrm_ea += reg_read(ctxt, base_reg);
a6e3407b
AK		 1245 adjust_modrm_seg(ctxt, base_reg);
1246 }
9dac77fa 1247 switch (ctxt->modrm_mod) {
1c73ef66 1248 case 1:
e85a1085 1249 modrm_ea += insn_fetch(s8, ctxt);
1c73ef66
AK		 1250 break;
1251 case 2:
e85a1085 1252 modrm_ea += insn_fetch(s32, ctxt);
1c73ef66
AK		 1253 break;
1254 }
1255 }
90de84f5 1256 op->addr.mem.ea = modrm_ea;
41061cdb
BD		 1257 if (ctxt->ad_bytes != 8)
1258 ctxt->memop.addr.mem.ea = (u32)ctxt->memop.addr.mem.ea;
1259
1c73ef66
AK		 1260done:
1261 return rc;
1262}
1263
1264static int decode_abs(struct x86_emulate_ctxt *ctxt,
2dbd0dd7 1265 struct operand *op)
1c73ef66 1266{
3e2815e9 1267 int rc = X86EMUL_CONTINUE;
1c73ef66 1268
2dbd0dd7 1269 op->type = OP_MEM;
9dac77fa 1270 switch (ctxt->ad_bytes) {
1c73ef66 1271 case 2:
e85a1085 1272 op->addr.mem.ea = insn_fetch(u16, ctxt);
1c73ef66
AK		 1273 break;
1274 case 4:
e85a1085 1275 op->addr.mem.ea = insn_fetch(u32, ctxt);
1c73ef66
AK		 1276 break;
1277 case 8:
e85a1085 1278 op->addr.mem.ea = insn_fetch(u64, ctxt);
1c73ef66
AK		 1279 break;
1280 }
1281done:
1282 return rc;
1283}
1284
9dac77fa 1285static void fetch_bit_operand(struct x86_emulate_ctxt *ctxt)
35c843c4 1286{
7129eeca 1287 long sv = 0, mask;
35c843c4 1288
9dac77fa 1289 if (ctxt->dst.type == OP_MEM && ctxt->src.type == OP_REG) {
7dec5603 1290 mask = ~((long)ctxt->dst.bytes * 8 - 1);
35c843c4 1291
9dac77fa
AK		 1292 if (ctxt->src.bytes == 2)
1293 sv = (s16)ctxt->src.val & (s16)mask;
1294 else if (ctxt->src.bytes == 4)
1295 sv = (s32)ctxt->src.val & (s32)mask;
7dec5603
NA		 1296 else
1297 sv = (s64)ctxt->src.val & (s64)mask;
35c843c4 1298
1c1c35ae
NA		 1299 ctxt->dst.addr.mem.ea = address_mask(ctxt,
1300 ctxt->dst.addr.mem.ea + (sv >> 3));
35c843c4 1301 }
ba7ff2b7
WY		 1302
1303 /* only subword offset */
9dac77fa 1304 ctxt->src.val &= (ctxt->dst.bytes << 3) - 1;
35c843c4
WY		 1305}
1306
dde7e6d1 1307static int read_emulated(struct x86_emulate_ctxt *ctxt,
dde7e6d1 1308 unsigned long addr, void *dest, unsigned size)
6aa8b732 1309{
dde7e6d1 1310 int rc;
9dac77fa 1311 struct read_cache *mc = &ctxt->mem_read;
6aa8b732 1312
f23b070e
XG		 1313 if (mc->pos < mc->end)
1314 goto read_cached;
6aa8b732 1315
f23b070e
XG		 1316 WARN_ON((mc->end + size) >= sizeof(mc->data));
1317
1318 rc = ctxt->ops->read_emulated(ctxt, addr, mc->data + mc->end, size,
1319 &ctxt->exception);
1320 if (rc != X86EMUL_CONTINUE)
1321 return rc;
1322
1323 mc->end += size;
1324
1325read_cached:
1326 memcpy(dest, mc->data + mc->pos, size);
1327 mc->pos += size;
dde7e6d1
AK		 1328 return X86EMUL_CONTINUE;
1329}
6aa8b732 1330
3ca3ac4d
AK		 1331static int segmented_read(struct x86_emulate_ctxt *ctxt,
1332 struct segmented_address addr,
1333 void *data,
1334 unsigned size)
1335{
9fa088f4
AK		 1336 int rc;
1337 ulong linear;
1338
83b8795a 1339 rc = linearize(ctxt, addr, size, false, &linear);
9fa088f4
AK		 1340 if (rc != X86EMUL_CONTINUE)
1341 return rc;
7b105ca2 1342 return read_emulated(ctxt, linear, data, size);
3ca3ac4d
AK		 1343}
1344
1345static int segmented_write(struct x86_emulate_ctxt *ctxt,
1346 struct segmented_address addr,
1347 const void *data,
1348 unsigned size)
1349{
9fa088f4
AK		 1350 int rc;
1351 ulong linear;
1352
83b8795a 1353 rc = linearize(ctxt, addr, size, true, &linear);
9fa088f4
AK		 1354 if (rc != X86EMUL_CONTINUE)
1355 return rc;
0f65dd70
AK		 1356 return ctxt->ops->write_emulated(ctxt, linear, data, size,
1357 &ctxt->exception);
3ca3ac4d
AK		 1358}
1359
1360static int segmented_cmpxchg(struct x86_emulate_ctxt *ctxt,
1361 struct segmented_address addr,
1362 const void *orig_data, const void *data,
1363 unsigned size)
1364{
9fa088f4
AK		 1365 int rc;
1366 ulong linear;
1367
83b8795a 1368 rc = linearize(ctxt, addr, size, true, &linear);
9fa088f4
AK		 1369 if (rc != X86EMUL_CONTINUE)
1370 return rc;
0f65dd70
AK		 1371 return ctxt->ops->cmpxchg_emulated(ctxt, linear, orig_data, data,
1372 size, &ctxt->exception);
3ca3ac4d
AK		 1373}
1374
dde7e6d1 1375static int pio_in_emulated(struct x86_emulate_ctxt *ctxt,
dde7e6d1
AK		 1376 unsigned int size, unsigned short port,
1377 void *dest)
1378{
9dac77fa 1379 struct read_cache *rc = &ctxt->io_read;
b4c6abfe 1380
dde7e6d1 1381 if (rc->pos == rc->end) { /* refill pio read ahead */
dde7e6d1 1382 unsigned int in_page, n;
9dac77fa 1383 unsigned int count = ctxt->rep_prefix ?
dd856efa 1384 address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) : 1;
dde7e6d1 1385 in_page = (ctxt->eflags & EFLG_DF) ?
dd856efa
AK		 1386 offset_in_page(reg_read(ctxt, VCPU_REGS_RDI)) :
1387 PAGE_SIZE - offset_in_page(reg_read(ctxt, VCPU_REGS_RDI));
b55a8144 1388 n = min3(in_page, (unsigned int)sizeof(rc->data) / size, count);
dde7e6d1
AK		 1389 if (n == 0)
1390 n = 1;
1391 rc->pos = rc->end = 0;
7b105ca2 1392 if (!ctxt->ops->pio_in_emulated(ctxt, size, port, rc->data, n))
dde7e6d1
AK		 1393 return 0;
1394 rc->end = n * size;
6aa8b732
AK		 1395 }
1396
e6e39f04
NA		 1397 if (ctxt->rep_prefix && (ctxt->d & String) &&
1398 !(ctxt->eflags & EFLG_DF)) {
b3356bf0
GN		 1399 ctxt->dst.data = rc->data + rc->pos;
1400 ctxt->dst.type = OP_MEM_STR;
1401 ctxt->dst.count = (rc->end - rc->pos) / size;
1402 rc->pos = rc->end;
1403 } else {
1404 memcpy(dest, rc->data + rc->pos, size);
1405 rc->pos += size;
1406 }
dde7e6d1
AK		 1407 return 1;
1408}
6aa8b732 1409
7f3d35fd
KW		 1410static int read_interrupt_descriptor(struct x86_emulate_ctxt *ctxt,
1411 u16 index, struct desc_struct *desc)
1412{
1413 struct desc_ptr dt;
1414 ulong addr;
1415
1416 ctxt->ops->get_idt(ctxt, &dt);
1417
1418 if (dt.size < index * 8 + 7)
1419 return emulate_gp(ctxt, index << 3 | 0x2);
1420
1421 addr = dt.address + index * 8;
1422 return ctxt->ops->read_std(ctxt, addr, desc, sizeof *desc,
1423 &ctxt->exception);
1424}
1425
dde7e6d1 1426static void get_descriptor_table_ptr(struct x86_emulate_ctxt *ctxt,
dde7e6d1
AK		 1427 u16 selector, struct desc_ptr *dt)
1428{
0225fb50 1429 const struct x86_emulate_ops *ops = ctxt->ops;
2eedcac8 1430 u32 base3 = 0;
7b105ca2 1431
dde7e6d1
AK		 1432 if (selector & 1 << 2) {
1433 struct desc_struct desc;
1aa36616
AK		 1434 u16 sel;
1435
dde7e6d1 1436 memset (dt, 0, sizeof *dt);
2eedcac8
NA		 1437 if (!ops->get_segment(ctxt, &sel, &desc, &base3,
1438 VCPU_SREG_LDTR))
dde7e6d1 1439 return;
e09d082c 1440
dde7e6d1 1441 dt->size = desc_limit_scaled(&desc); /* what if limit > 65535? */
2eedcac8 1442 dt->address = get_desc_base(&desc) | ((u64)base3 << 32);
dde7e6d1 1443 } else
4bff1e86 1444 ops->get_gdt(ctxt, dt);
dde7e6d1 1445}
120df890 1446
edccda7c
NA		 1447static int get_descriptor_ptr(struct x86_emulate_ctxt *ctxt,
1448 u16 selector, ulong *desc_addr_p)
dde7e6d1
AK		 1449{
1450 struct desc_ptr dt;
1451 u16 index = selector >> 3;
dde7e6d1 1452 ulong addr;
120df890 1453
7b105ca2 1454 get_descriptor_table_ptr(ctxt, selector, &dt);
120df890 1455
35d3d4a1
AK		 1456 if (dt.size < index * 8 + 7)
1457 return emulate_gp(ctxt, selector & 0xfffc);
e09d082c 1458
edccda7c
NA		 1459 addr = dt.address + index * 8;
1460
1461#ifdef CONFIG_X86_64
1462 if (addr >> 32 != 0) {
1463 u64 efer = 0;
1464
1465 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
1466 if (!(efer & EFER_LMA))
1467 addr &= (u32)-1;
1468 }
1469#endif
1470
1471 *desc_addr_p = addr;
1472 return X86EMUL_CONTINUE;
1473}
1474
1475/* allowed just for 8 bytes segments */
1476static int read_segment_descriptor(struct x86_emulate_ctxt *ctxt,
1477 u16 selector, struct desc_struct *desc,
1478 ulong *desc_addr_p)
1479{
1480 int rc;
1481
1482 rc = get_descriptor_ptr(ctxt, selector, desc_addr_p);
1483 if (rc != X86EMUL_CONTINUE)
1484 return rc;
1485
1486 return ctxt->ops->read_std(ctxt, *desc_addr_p, desc, sizeof(*desc),
7b105ca2 1487 &ctxt->exception);
dde7e6d1 1488}
ef65c889 1489
dde7e6d1
AK		 1490/* allowed just for 8 bytes segments */
1491static int write_segment_descriptor(struct x86_emulate_ctxt *ctxt,
dde7e6d1
AK		 1492 u16 selector, struct desc_struct *desc)
1493{
edccda7c 1494 int rc;
dde7e6d1 1495 ulong addr;
6aa8b732 1496
edccda7c
NA		 1497 rc = get_descriptor_ptr(ctxt, selector, &addr);
1498 if (rc != X86EMUL_CONTINUE)
1499 return rc;
6aa8b732 1500
7b105ca2
TY		 1501 return ctxt->ops->write_std(ctxt, addr, desc, sizeof *desc,
1502 &ctxt->exception);
dde7e6d1 1503}
c7e75a3d 1504
5601d05b 1505/* Does not support long mode */
2356aaeb 1506static int __load_segment_descriptor(struct x86_emulate_ctxt *ctxt,
d1442d85 1507 u16 selector, int seg, u8 cpl,
3dc4bc4f 1508 enum x86_transfer_type transfer,
d1442d85 1509 struct desc_struct *desc)
dde7e6d1 1510{
869be99c 1511 struct desc_struct seg_desc, old_desc;
2356aaeb 1512 u8 dpl, rpl;
dde7e6d1
AK		 1513 unsigned err_vec = GP_VECTOR;
1514 u32 err_code = 0;
1515 bool null_selector = !(selector & ~0x3); /* 0000-0003 are null */
e919464b 1516 ulong desc_addr;
dde7e6d1 1517 int ret;
03ebebeb 1518 u16 dummy;
e37a75a1 1519 u32 base3 = 0;
69f55cb1 1520
dde7e6d1 1521 memset(&seg_desc, 0, sizeof seg_desc);
69f55cb1 1522
f8da94e9
KW		 1523 if (ctxt->mode == X86EMUL_MODE_REAL) {
1524 /* set real mode segment descriptor (keep limit etc. for
1525 * unreal mode) */
03ebebeb 1526 ctxt->ops->get_segment(ctxt, &dummy, &seg_desc, NULL, seg);
dde7e6d1 1527 set_desc_base(&seg_desc, selector << 4);
dde7e6d1 1528 goto load;
f8da94e9
KW		 1529 } else if (seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86) {
1530 /* VM86 needs a clean new segment descriptor */
1531 set_desc_base(&seg_desc, selector << 4);
1532 set_desc_limit(&seg_desc, 0xffff);
1533 seg_desc.type = 3;
1534 seg_desc.p = 1;
1535 seg_desc.s = 1;
1536 seg_desc.dpl = 3;
1537 goto load;
dde7e6d1
AK		 1538 }
1539
79d5b4c3 1540 rpl = selector & 3;
79d5b4c3
AK		 1541
1542 /* NULL selector is not valid for TR, CS and SS (except for long mode) */
1543 if ((seg == VCPU_SREG_CS
1544 || (seg == VCPU_SREG_SS
1545 && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))
1546 || seg == VCPU_SREG_TR)
dde7e6d1
AK		 1547 && null_selector)
1548 goto exception;
1549
1550 /* TR should be in GDT only */
1551 if (seg == VCPU_SREG_TR && (selector & (1 << 2)))
1552 goto exception;
1553
1554 if (null_selector) /* for NULL selector skip all following checks */
1555 goto load;
1556
e919464b 1557 ret = read_segment_descriptor(ctxt, selector, &seg_desc, &desc_addr);
dde7e6d1
AK		 1558 if (ret != X86EMUL_CONTINUE)
1559 return ret;
1560
1561 err_code = selector & 0xfffc;
3dc4bc4f
NA		 1562 err_vec = (transfer == X86_TRANSFER_TASK_SWITCH) ? TS_VECTOR :
1563 GP_VECTOR;
dde7e6d1 1564
fc058680 1565 /* can't load system descriptor into segment selector */
3dc4bc4f
NA		 1566 if (seg <= VCPU_SREG_GS && !seg_desc.s) {
1567 if (transfer == X86_TRANSFER_CALL_JMP)
1568 return X86EMUL_UNHANDLEABLE;
dde7e6d1 1569 goto exception;
3dc4bc4f 1570 }
dde7e6d1
AK		 1571
1572 if (!seg_desc.p) {
1573 err_vec = (seg == VCPU_SREG_SS) ? SS_VECTOR : NP_VECTOR;
1574 goto exception;
1575 }
1576
dde7e6d1 1577 dpl = seg_desc.dpl;
dde7e6d1
AK		 1578
1579 switch (seg) {
1580 case VCPU_SREG_SS:
1581 /*
1582 * segment is not a writable data segment or segment
1583 * selector's RPL != CPL or segment selector's RPL != CPL
1584 */
1585 if (rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl)
1586 goto exception;
6aa8b732 1587 break;
dde7e6d1
AK		 1588 case VCPU_SREG_CS:
1589 if (!(seg_desc.type & 8))
1590 goto exception;
1591
1592 if (seg_desc.type & 4) {
1593 /* conforming */
1594 if (dpl > cpl)
1595 goto exception;
1596 } else {
1597 /* nonconforming */
1598 if (rpl > cpl || dpl != cpl)
1599 goto exception;
1600 }
040c8dc8
NA		 1601 /* in long-mode d/b must be clear if l is set */
1602 if (seg_desc.d && seg_desc.l) {
1603 u64 efer = 0;
1604
1605 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
1606 if (efer & EFER_LMA)
1607 goto exception;
1608 }
1609
dde7e6d1
AK		 1610 /* CS(RPL) <- CPL */
1611 selector = (selector & 0xfffc) | cpl;
6aa8b732 1612 break;
dde7e6d1
AK		 1613 case VCPU_SREG_TR:
1614 if (seg_desc.s || (seg_desc.type != 1 && seg_desc.type != 9))
1615 goto exception;
869be99c
AK		 1616 old_desc = seg_desc;
1617 seg_desc.type |= 2; /* busy */
1618 ret = ctxt->ops->cmpxchg_emulated(ctxt, desc_addr, &old_desc, &seg_desc,
1619 sizeof(seg_desc), &ctxt->exception);
1620 if (ret != X86EMUL_CONTINUE)
1621 return ret;
dde7e6d1
AK		 1622 break;
1623 case VCPU_SREG_LDTR:
1624 if (seg_desc.s || seg_desc.type != 2)
1625 goto exception;
1626 break;
1627 default: /* DS, ES, FS, or GS */
4e62417b 1628 /*
dde7e6d1
AK		 1629 * segment is not a data or readable code segment or
1630 * ((segment is a data or nonconforming code segment)
1631 * and (both RPL and CPL > DPL))
4e62417b 1632 */
dde7e6d1
AK		 1633 if ((seg_desc.type & 0xa) == 0x8 ||
1634 (((seg_desc.type & 0xc) != 0xc) &&
1635 (rpl > dpl && cpl > dpl)))
1636 goto exception;
6aa8b732 1637 break;
dde7e6d1
AK		 1638 }
1639
1640 if (seg_desc.s) {
1641 /* mark segment as accessed */
e2cefa74
NA		 1642 if (!(seg_desc.type & 1)) {
1643 seg_desc.type |= 1;
1644 ret = write_segment_descriptor(ctxt, selector,
1645 &seg_desc);
1646 if (ret != X86EMUL_CONTINUE)
1647 return ret;
1648 }
e37a75a1
NA		 1649 } else if (ctxt->mode == X86EMUL_MODE_PROT64) {
1650 ret = ctxt->ops->read_std(ctxt, desc_addr+8, &base3,
1651 sizeof(base3), &ctxt->exception);
1652 if (ret != X86EMUL_CONTINUE)
1653 return ret;
9a9abf6b
NA		 1654 if (is_noncanonical_address(get_desc_base(&seg_desc) |
1655 ((u64)base3 << 32)))
1656 return emulate_gp(ctxt, 0);
dde7e6d1
AK		 1657 }
1658load:
e37a75a1 1659 ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg);
d1442d85
NA		 1660 if (desc)
1661 *desc = seg_desc;
dde7e6d1
AK		 1662 return X86EMUL_CONTINUE;
1663exception:
592f0858 1664 return emulate_exception(ctxt, err_vec, err_code, true);
dde7e6d1
AK		 1665}
1666
2356aaeb
PB		 1667static int load_segment_descriptor(struct x86_emulate_ctxt *ctxt,
1668 u16 selector, int seg)
1669{
1670 u8 cpl = ctxt->ops->cpl(ctxt);
3dc4bc4f
NA		 1671 return __load_segment_descriptor(ctxt, selector, seg, cpl,
1672 X86_TRANSFER_NONE, NULL);
2356aaeb
PB		 1673}
1674
31be40b3
WY		 1675static void write_register_operand(struct operand *op)
1676{
1677 /* The 4-byte case *is* correct: in 64-bit mode we zero-extend. */
1678 switch (op->bytes) {
1679 case 1:
1680 *(u8 *)op->addr.reg = (u8)op->val;
1681 break;
1682 case 2:
1683 *(u16 *)op->addr.reg = (u16)op->val;
1684 break;
1685 case 4:
1686 *op->addr.reg = (u32)op->val;
1687 break; /* 64b: zero-extend */
1688 case 8:
1689 *op->addr.reg = op->val;
1690 break;
1691 }
1692}
1693
fb32b1ed 1694static int writeback(struct x86_emulate_ctxt *ctxt, struct operand *op)
dde7e6d1 1695{
fb32b1ed 1696 switch (op->type) {
dde7e6d1 1697 case OP_REG:
fb32b1ed 1698 write_register_operand(op);
6aa8b732 1699 break;
dde7e6d1 1700 case OP_MEM:
9dac77fa 1701 if (ctxt->lock_prefix)
f5f87dfb
PB		 1702 return segmented_cmpxchg(ctxt,
1703 op->addr.mem,
1704 &op->orig_val,
1705 &op->val,
1706 op->bytes);
1707 else
1708 return segmented_write(ctxt,
fb32b1ed 1709 op->addr.mem,
fb32b1ed
AK		 1710 &op->val,
1711 op->bytes);
a682e354 1712 break;
b3356bf0 1713 case OP_MEM_STR:
f5f87dfb
PB		 1714 return segmented_write(ctxt,
1715 op->addr.mem,
1716 op->data,
1717 op->bytes * op->count);
b3356bf0 1718 break;
1253791d 1719 case OP_XMM:
fb32b1ed 1720 write_sse_reg(ctxt, &op->vec_val, op->addr.xmm);
1253791d 1721 break;
cbe2c9d3 1722 case OP_MM:
fb32b1ed 1723 write_mmx_reg(ctxt, &op->mm_val, op->addr.mm);
cbe2c9d3 1724 break;
dde7e6d1
AK		 1725 case OP_NONE:
1726 /* no writeback */
414e6277 1727 break;
dde7e6d1 1728 default:
414e6277 1729 break;
6aa8b732 1730 }
dde7e6d1
AK		 1731 return X86EMUL_CONTINUE;
1732}
6aa8b732 1733
51ddff50 1734static int push(struct x86_emulate_ctxt *ctxt, void *data, int bytes)
dde7e6d1 1735{
4179bb02 1736 struct segmented_address addr;
0dc8d10f 1737
5ad105e5 1738 rsp_increment(ctxt, -bytes);
dd856efa 1739 addr.ea = reg_read(ctxt, VCPU_REGS_RSP) & stack_mask(ctxt);
4179bb02
TY		 1740 addr.seg = VCPU_SREG_SS;
1741
51ddff50
AK		 1742 return segmented_write(ctxt, addr, data, bytes);
1743}
1744
1745static int em_push(struct x86_emulate_ctxt *ctxt)
1746{
4179bb02 1747 /* Disable writeback. */
9dac77fa 1748 ctxt->dst.type = OP_NONE;
51ddff50 1749 return push(ctxt, &ctxt->src.val, ctxt->op_bytes);
dde7e6d1 1750}
69f55cb1 1751
dde7e6d1 1752static int emulate_pop(struct x86_emulate_ctxt *ctxt,
dde7e6d1
AK		 1753 void *dest, int len)
1754{
dde7e6d1 1755 int rc;
90de84f5 1756 struct segmented_address addr;
8b4caf66 1757
dd856efa 1758 addr.ea = reg_read(ctxt, VCPU_REGS_RSP) & stack_mask(ctxt);
90de84f5 1759 addr.seg = VCPU_SREG_SS;
3ca3ac4d 1760 rc = segmented_read(ctxt, addr, dest, len);
dde7e6d1
AK		 1761 if (rc != X86EMUL_CONTINUE)
1762 return rc;
1763
5ad105e5 1764 rsp_increment(ctxt, len);
dde7e6d1 1765 return rc;
8b4caf66
LV		 1766}
1767
c54fe504
TY		 1768static int em_pop(struct x86_emulate_ctxt *ctxt)
1769{
9dac77fa 1770 return emulate_pop(ctxt, &ctxt->dst.val, ctxt->op_bytes);
c54fe504
TY		 1771}
1772
dde7e6d1 1773static int emulate_popf(struct x86_emulate_ctxt *ctxt,
7b105ca2 1774 void *dest, int len)
9de41573
GN		 1775{
1776 int rc;
dde7e6d1
AK		 1777 unsigned long val, change_mask;
1778 int iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
7b105ca2 1779 int cpl = ctxt->ops->cpl(ctxt);
9de41573 1780
3b9be3bf 1781 rc = emulate_pop(ctxt, &val, len);
dde7e6d1
AK		 1782 if (rc != X86EMUL_CONTINUE)
1783 return rc;
9de41573 1784
dde7e6d1 1785 change_mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_OF
163b135e 1786 | EFLG_TF | EFLG_DF | EFLG_NT | EFLG_AC | EFLG_ID;
9de41573 1787
dde7e6d1
AK		 1788 switch(ctxt->mode) {
1789 case X86EMUL_MODE_PROT64:
1790 case X86EMUL_MODE_PROT32:
1791 case X86EMUL_MODE_PROT16:
1792 if (cpl == 0)
1793 change_mask |= EFLG_IOPL;
1794 if (cpl <= iopl)
1795 change_mask |= EFLG_IF;
1796 break;
1797 case X86EMUL_MODE_VM86:
35d3d4a1
AK		 1798 if (iopl < 3)
1799 return emulate_gp(ctxt, 0);
dde7e6d1
AK		 1800 change_mask |= EFLG_IF;
1801 break;
1802 default: /* real mode */
1803 change_mask |= (EFLG_IOPL | EFLG_IF);
1804 break;
9de41573 1805 }
dde7e6d1
AK		 1806
1807 *(unsigned long *)dest =
1808 (ctxt->eflags & ~change_mask) | (val & change_mask);
1809
1810 return rc;
9de41573
GN		 1811}
1812
62aaa2f0
TY		 1813static int em_popf(struct x86_emulate_ctxt *ctxt)
1814{
9dac77fa
AK		 1815 ctxt->dst.type = OP_REG;
1816 ctxt->dst.addr.reg = &ctxt->eflags;
1817 ctxt->dst.bytes = ctxt->op_bytes;
1818 return emulate_popf(ctxt, &ctxt->dst.val, ctxt->op_bytes);
62aaa2f0
TY		 1819}
1820
612e89f0
AK		 1821static int em_enter(struct x86_emulate_ctxt *ctxt)
1822{
1823 int rc;
1824 unsigned frame_size = ctxt->src.val;
1825 unsigned nesting_level = ctxt->src2.val & 31;
dd856efa 1826 ulong rbp;
612e89f0
AK		 1827
1828 if (nesting_level)
1829 return X86EMUL_UNHANDLEABLE;
1830
dd856efa
AK		 1831 rbp = reg_read(ctxt, VCPU_REGS_RBP);
1832 rc = push(ctxt, &rbp, stack_size(ctxt));
612e89f0
AK		 1833 if (rc != X86EMUL_CONTINUE)
1834 return rc;
dd856efa 1835 assign_masked(reg_rmw(ctxt, VCPU_REGS_RBP), reg_read(ctxt, VCPU_REGS_RSP),
612e89f0 1836 stack_mask(ctxt));
dd856efa
AK		 1837 assign_masked(reg_rmw(ctxt, VCPU_REGS_RSP),
1838 reg_read(ctxt, VCPU_REGS_RSP) - frame_size,
612e89f0
AK		 1839 stack_mask(ctxt));
1840 return X86EMUL_CONTINUE;
1841}
1842
f47cfa31
AK		 1843static int em_leave(struct x86_emulate_ctxt *ctxt)
1844{
dd856efa 1845 assign_masked(reg_rmw(ctxt, VCPU_REGS_RSP), reg_read(ctxt, VCPU_REGS_RBP),
f47cfa31 1846 stack_mask(ctxt));
dd856efa 1847 return emulate_pop(ctxt, reg_rmw(ctxt, VCPU_REGS_RBP), ctxt->op_bytes);
f47cfa31
AK		 1848}
1849
1cd196ea 1850static int em_push_sreg(struct x86_emulate_ctxt *ctxt)
7b262e90 1851{
1cd196ea
AK		 1852 int seg = ctxt->src2.val;
1853
9dac77fa 1854 ctxt->src.val = get_segment_selector(ctxt, seg);
0fcc207c
NA		 1855 if (ctxt->op_bytes == 4) {
1856 rsp_increment(ctxt, -2);
1857 ctxt->op_bytes = 2;
1858 }
7b262e90 1859
4487b3b4 1860 return em_push(ctxt);
7b262e90
GN		 1861}
1862
1cd196ea 1863static int em_pop_sreg(struct x86_emulate_ctxt *ctxt)
38ba30ba 1864{
1cd196ea 1865 int seg = ctxt->src2.val;
dde7e6d1
AK		 1866 unsigned long selector;
1867 int rc;
38ba30ba 1868
3313bc4e 1869 rc = emulate_pop(ctxt, &selector, 2);
dde7e6d1
AK		 1870 if (rc != X86EMUL_CONTINUE)
1871 return rc;
1872
a5457e7b
PB		 1873 if (ctxt->modrm_reg == VCPU_SREG_SS)
1874 ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS;
3313bc4e
NA		 1875 if (ctxt->op_bytes > 2)
1876 rsp_increment(ctxt, ctxt->op_bytes - 2);
a5457e7b 1877
7b105ca2 1878 rc = load_segment_descriptor(ctxt, (u16)selector, seg);
dde7e6d1 1879 return rc;
38ba30ba
GN		 1880}
1881
b96a7fad 1882static int em_pusha(struct x86_emulate_ctxt *ctxt)
38ba30ba 1883{
dd856efa 1884 unsigned long old_esp = reg_read(ctxt, VCPU_REGS_RSP);
dde7e6d1
AK		 1885 int rc = X86EMUL_CONTINUE;
1886 int reg = VCPU_REGS_RAX;
38ba30ba 1887
dde7e6d1
AK		 1888 while (reg <= VCPU_REGS_RDI) {
1889 (reg == VCPU_REGS_RSP) ?
dd856efa 1890 (ctxt->src.val = old_esp) : (ctxt->src.val = reg_read(ctxt, reg));
38ba30ba 1891
4487b3b4 1892 rc = em_push(ctxt);
dde7e6d1
AK		 1893 if (rc != X86EMUL_CONTINUE)
1894 return rc;
38ba30ba 1895
dde7e6d1 1896 ++reg;
38ba30ba 1897 }
38ba30ba 1898
dde7e6d1 1899 return rc;
38ba30ba
GN		 1900}
1901
62aaa2f0
TY		 1902static int em_pushf(struct x86_emulate_ctxt *ctxt)
1903{
bc397a6c 1904 ctxt->src.val = (unsigned long)ctxt->eflags & ~EFLG_VM;
62aaa2f0
TY		 1905 return em_push(ctxt);
1906}
1907
b96a7fad 1908static int em_popa(struct x86_emulate_ctxt *ctxt)
38ba30ba 1909{
dde7e6d1
AK		 1910 int rc = X86EMUL_CONTINUE;
1911 int reg = VCPU_REGS_RDI;
38ba30ba 1912
dde7e6d1
AK		 1913 while (reg >= VCPU_REGS_RAX) {
1914 if (reg == VCPU_REGS_RSP) {
5ad105e5 1915 rsp_increment(ctxt, ctxt->op_bytes);
dde7e6d1
AK		 1916 --reg;
1917 }
38ba30ba 1918
dd856efa 1919 rc = emulate_pop(ctxt, reg_rmw(ctxt, reg), ctxt->op_bytes);
dde7e6d1
AK		 1920 if (rc != X86EMUL_CONTINUE)
1921 break;
1922 --reg;
38ba30ba 1923 }
dde7e6d1 1924 return rc;
38ba30ba
GN		 1925}
1926
dd856efa 1927static int __emulate_int_real(struct x86_emulate_ctxt *ctxt, int irq)
6e154e56 1928{
0225fb50 1929 const struct x86_emulate_ops *ops = ctxt->ops;
5c56e1cf 1930 int rc;
6e154e56
MG		 1931 struct desc_ptr dt;
1932 gva_t cs_addr;
1933 gva_t eip_addr;
1934 u16 cs, eip;
6e154e56
MG		 1935
1936 /* TODO: Add limit checks */
9dac77fa 1937 ctxt->src.val = ctxt->eflags;
4487b3b4 1938 rc = em_push(ctxt);
5c56e1cf
AK		 1939 if (rc != X86EMUL_CONTINUE)
1940 return rc;
6e154e56
MG		 1941
1942 ctxt->eflags &= ~(EFLG_IF | EFLG_TF | EFLG_AC);
1943
9dac77fa 1944 ctxt->src.val = get_segment_selector(ctxt, VCPU_SREG_CS);
4487b3b4 1945 rc = em_push(ctxt);
5c56e1cf
AK		 1946 if (rc != X86EMUL_CONTINUE)
1947 return rc;
6e154e56 1948
9dac77fa 1949 ctxt->src.val = ctxt->_eip;
4487b3b4 1950 rc = em_push(ctxt);
5c56e1cf
AK		 1951 if (rc != X86EMUL_CONTINUE)
1952 return rc;
1953
4bff1e86 1954 ops->get_idt(ctxt, &dt);
6e154e56
MG		 1955
1956 eip_addr = dt.address + (irq << 2);
1957 cs_addr = dt.address + (irq << 2) + 2;
1958
0f65dd70 1959 rc = ops->read_std(ctxt, cs_addr, &cs, 2, &ctxt->exception);
6e154e56
MG		 1960 if (rc != X86EMUL_CONTINUE)
1961 return rc;
1962
0f65dd70 1963 rc = ops->read_std(ctxt, eip_addr, &eip, 2, &ctxt->exception);
6e154e56
MG		 1964 if (rc != X86EMUL_CONTINUE)
1965 return rc;
1966
7b105ca2 1967 rc = load_segment_descriptor(ctxt, cs, VCPU_SREG_CS);
6e154e56
MG		 1968 if (rc != X86EMUL_CONTINUE)
1969 return rc;
1970
9dac77fa 1971 ctxt->_eip = eip;
6e154e56
MG		 1972
1973 return rc;
1974}
1975
dd856efa
AK		 1976int emulate_int_real(struct x86_emulate_ctxt *ctxt, int irq)
1977{
1978 int rc;
1979
1980 invalidate_registers(ctxt);
1981 rc = __emulate_int_real(ctxt, irq);
1982 if (rc == X86EMUL_CONTINUE)
1983 writeback_registers(ctxt);
1984 return rc;
1985}
1986
7b105ca2 1987static int emulate_int(struct x86_emulate_ctxt *ctxt, int irq)
6e154e56
MG		 1988{
1989 switch(ctxt->mode) {
1990 case X86EMUL_MODE_REAL:
dd856efa 1991 return __emulate_int_real(ctxt, irq);
6e154e56
MG		 1992 case X86EMUL_MODE_VM86:
1993 case X86EMUL_MODE_PROT16:
1994 case X86EMUL_MODE_PROT32:
1995 case X86EMUL_MODE_PROT64:
1996 default:
1997 /* Protected mode interrupts unimplemented yet */
1998 return X86EMUL_UNHANDLEABLE;
1999 }
2000}
2001
7b105ca2 2002static int emulate_iret_real(struct x86_emulate_ctxt *ctxt)
38ba30ba 2003{
dde7e6d1
AK		 2004 int rc = X86EMUL_CONTINUE;
2005 unsigned long temp_eip = 0;
2006 unsigned long temp_eflags = 0;
2007 unsigned long cs = 0;
2008 unsigned long mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_TF |
2009 EFLG_IF | EFLG_DF | EFLG_OF | EFLG_IOPL | EFLG_NT | EFLG_RF |
2010 EFLG_AC | EFLG_ID | (1 << 1); /* Last one is the reserved bit */
2011 unsigned long vm86_mask = EFLG_VM | EFLG_VIF | EFLG_VIP;
38ba30ba 2012
dde7e6d1 2013 /* TODO: Add stack limit check */
38ba30ba 2014
9dac77fa 2015 rc = emulate_pop(ctxt, &temp_eip, ctxt->op_bytes);
38ba30ba 2016
dde7e6d1
AK		 2017 if (rc != X86EMUL_CONTINUE)
2018 return rc;
38ba30ba 2019
35d3d4a1
AK		 2020 if (temp_eip & ~0xffff)
2021 return emulate_gp(ctxt, 0);
38ba30ba 2022
9dac77fa 2023 rc = emulate_pop(ctxt, &cs, ctxt->op_bytes);
38ba30ba 2024
dde7e6d1
AK		 2025 if (rc != X86EMUL_CONTINUE)
2026 return rc;
38ba30ba 2027
9dac77fa 2028 rc = emulate_pop(ctxt, &temp_eflags, ctxt->op_bytes);
38ba30ba 2029
dde7e6d1
AK		 2030 if (rc != X86EMUL_CONTINUE)
2031 return rc;
38ba30ba 2032
7b105ca2 2033 rc = load_segment_descriptor(ctxt, (u16)cs, VCPU_SREG_CS);
38ba30ba 2034
dde7e6d1
AK		 2035 if (rc != X86EMUL_CONTINUE)
2036 return rc;
38ba30ba 2037
9dac77fa 2038 ctxt->_eip = temp_eip;
38ba30ba 2039
38ba30ba 2040
9dac77fa 2041 if (ctxt->op_bytes == 4)
dde7e6d1 2042 ctxt->eflags = ((temp_eflags & mask) | (ctxt->eflags & vm86_mask));
9dac77fa 2043 else if (ctxt->op_bytes == 2) {
dde7e6d1
AK		 2044 ctxt->eflags &= ~0xffff;
2045 ctxt->eflags |= temp_eflags;
38ba30ba 2046 }
dde7e6d1
AK		 2047
2048 ctxt->eflags &= ~EFLG_RESERVED_ZEROS_MASK; /* Clear reserved zeros */
2049 ctxt->eflags |= EFLG_RESERVED_ONE_MASK;
2050
2051 return rc;
38ba30ba
GN		 2052}
2053
e01991e7 2054static int em_iret(struct x86_emulate_ctxt *ctxt)
c37eda13 2055{
dde7e6d1
AK		 2056 switch(ctxt->mode) {
2057 case X86EMUL_MODE_REAL:
7b105ca2 2058 return emulate_iret_real(ctxt);
dde7e6d1
AK		 2059 case X86EMUL_MODE_VM86:
2060 case X86EMUL_MODE_PROT16:
2061 case X86EMUL_MODE_PROT32:
2062 case X86EMUL_MODE_PROT64:
c37eda13 2063 default:
dde7e6d1
AK		 2064 /* iret from protected mode unimplemented yet */
2065 return X86EMUL_UNHANDLEABLE;
c37eda13 2066 }
c37eda13
WY		 2067}
2068
d2f62766
TY		 2069static int em_jmp_far(struct x86_emulate_ctxt *ctxt)
2070{
d2f62766 2071 int rc;
d1442d85
NA		 2072 unsigned short sel, old_sel;
2073 struct desc_struct old_desc, new_desc;
2074 const struct x86_emulate_ops *ops = ctxt->ops;
2075 u8 cpl = ctxt->ops->cpl(ctxt);
2076
2077 /* Assignment of RIP may only fail in 64-bit mode */
2078 if (ctxt->mode == X86EMUL_MODE_PROT64)
2079 ops->get_segment(ctxt, &old_sel, &old_desc, NULL,
2080 VCPU_SREG_CS);
d2f62766 2081
9dac77fa 2082 memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2);
d2f62766 2083
3dc4bc4f
NA		 2084 rc = __load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl,
2085 X86_TRANSFER_CALL_JMP,
d1442d85 2086 &new_desc);
d2f62766
TY		 2087 if (rc != X86EMUL_CONTINUE)
2088 return rc;
2089
d50eaa18 2090 rc = assign_eip_far(ctxt, ctxt->src.val, &new_desc);
d1442d85 2091 if (rc != X86EMUL_CONTINUE) {
7e46dddd 2092 WARN_ON(ctxt->mode != X86EMUL_MODE_PROT64);
d1442d85
NA		 2093 /* assigning eip failed; restore the old cs */
2094 ops->set_segment(ctxt, old_sel, &old_desc, 0, VCPU_SREG_CS);
2095 return rc;
2096 }
2097 return rc;
d2f62766
TY		 2098}
2099
f7784046 2100static int em_jmp_abs(struct x86_emulate_ctxt *ctxt)
8cdbd2c9 2101{
f7784046
NA		 2102 return assign_eip_near(ctxt, ctxt->src.val);
2103}
8cdbd2c9 2104
f7784046
NA		 2105static int em_call_near_abs(struct x86_emulate_ctxt *ctxt)
2106{
2107 int rc;
2108 long int old_eip;
2109
2110 old_eip = ctxt->_eip;
2111 rc = assign_eip_near(ctxt, ctxt->src.val);
2112 if (rc != X86EMUL_CONTINUE)
2113 return rc;
2114 ctxt->src.val = old_eip;
2115 rc = em_push(ctxt);
4179bb02 2116 return rc;
8cdbd2c9
LV		 2117}
2118
e0dac408 2119static int em_cmpxchg8b(struct x86_emulate_ctxt *ctxt)
8cdbd2c9 2120{
9dac77fa 2121 u64 old = ctxt->dst.orig_val64;
8cdbd2c9 2122
aaa05f24
NA		 2123 if (ctxt->dst.bytes == 16)
2124 return X86EMUL_UNHANDLEABLE;
2125
dd856efa
AK		 2126 if (((u32) (old >> 0) != (u32) reg_read(ctxt, VCPU_REGS_RAX)) ||
2127 ((u32) (old >> 32) != (u32) reg_read(ctxt, VCPU_REGS_RDX))) {
2128 *reg_write(ctxt, VCPU_REGS_RAX) = (u32) (old >> 0);
2129 *reg_write(ctxt, VCPU_REGS_RDX) = (u32) (old >> 32);
05f086f8 2130 ctxt->eflags &= ~EFLG_ZF;
8cdbd2c9 2131 } else {
dd856efa
AK		 2132 ctxt->dst.val64 = ((u64)reg_read(ctxt, VCPU_REGS_RCX) << 32) |
2133 (u32) reg_read(ctxt, VCPU_REGS_RBX);
8cdbd2c9 2134
05f086f8 2135 ctxt->eflags |= EFLG_ZF;
8cdbd2c9 2136 }
1b30eaa8 2137 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 2138}
2139
ebda02c2
TY		 2140static int em_ret(struct x86_emulate_ctxt *ctxt)
2141{
234f3ce4
NA		 2142 int rc;
2143 unsigned long eip;
2144
2145 rc = emulate_pop(ctxt, &eip, ctxt->op_bytes);
2146 if (rc != X86EMUL_CONTINUE)
2147 return rc;
2148
2149 return assign_eip_near(ctxt, eip);
ebda02c2
TY		 2150}
2151
e01991e7 2152static int em_ret_far(struct x86_emulate_ctxt *ctxt)
a77ab5ea 2153{
a77ab5ea 2154 int rc;
d1442d85
NA		 2155 unsigned long eip, cs;
2156 u16 old_cs;
9e8919ae 2157 int cpl = ctxt->ops->cpl(ctxt);
d1442d85
NA		 2158 struct desc_struct old_desc, new_desc;
2159 const struct x86_emulate_ops *ops = ctxt->ops;
2160
2161 if (ctxt->mode == X86EMUL_MODE_PROT64)
2162 ops->get_segment(ctxt, &old_cs, &old_desc, NULL,
2163 VCPU_SREG_CS);
a77ab5ea 2164
d1442d85 2165 rc = emulate_pop(ctxt, &eip, ctxt->op_bytes);
1b30eaa8 2166 if (rc != X86EMUL_CONTINUE)
a77ab5ea 2167 return rc;
9dac77fa 2168 rc = emulate_pop(ctxt, &cs, ctxt->op_bytes);
1b30eaa8 2169 if (rc != X86EMUL_CONTINUE)
a77ab5ea 2170 return rc;
9e8919ae
NA		 2171 /* Outer-privilege level return is not implemented */
2172 if (ctxt->mode >= X86EMUL_MODE_PROT16 && (cs & 3) > cpl)
2173 return X86EMUL_UNHANDLEABLE;
3dc4bc4f
NA		 2174 rc = __load_segment_descriptor(ctxt, (u16)cs, VCPU_SREG_CS, cpl,
2175 X86_TRANSFER_RET,
d1442d85
NA		 2176 &new_desc);
2177 if (rc != X86EMUL_CONTINUE)
2178 return rc;
d50eaa18 2179 rc = assign_eip_far(ctxt, eip, &new_desc);
d1442d85 2180 if (rc != X86EMUL_CONTINUE) {
7e46dddd 2181 WARN_ON(ctxt->mode != X86EMUL_MODE_PROT64);
d1442d85
NA		 2182 ops->set_segment(ctxt, old_cs, &old_desc, 0, VCPU_SREG_CS);
2183 }
a77ab5ea
AK		 2184 return rc;
2185}
2186
3261107e
BR		 2187static int em_ret_far_imm(struct x86_emulate_ctxt *ctxt)
2188{
2189 int rc;
2190
2191 rc = em_ret_far(ctxt);
2192 if (rc != X86EMUL_CONTINUE)
2193 return rc;
2194 rsp_increment(ctxt, ctxt->src.val);
2195 return X86EMUL_CONTINUE;
2196}
2197
e940b5c2
TY		 2198static int em_cmpxchg(struct x86_emulate_ctxt *ctxt)
2199{
2200 /* Save real source value, then compare EAX against destination. */
37c564f2
NA		 2201 ctxt->dst.orig_val = ctxt->dst.val;
2202 ctxt->dst.val = reg_read(ctxt, VCPU_REGS_RAX);
e940b5c2 2203 ctxt->src.orig_val = ctxt->src.val;
37c564f2 2204 ctxt->src.val = ctxt->dst.orig_val;
158de57f 2205 fastop(ctxt, em_cmp);
e940b5c2
TY		 2206
2207 if (ctxt->eflags & EFLG_ZF) {
2fcf5c8a
NA		 2208 /* Success: write back to memory; no update of EAX */
2209 ctxt->src.type = OP_NONE;
e940b5c2
TY		 2210 ctxt->dst.val = ctxt->src.orig_val;
2211 } else {
2212 /* Failure: write the value we saw to EAX. */
2fcf5c8a
NA		 2213 ctxt->src.type = OP_REG;
2214 ctxt->src.addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX);
2215 ctxt->src.val = ctxt->dst.orig_val;
2216 /* Create write-cycle to dest by writing the same value */
37c564f2 2217 ctxt->dst.val = ctxt->dst.orig_val;
e940b5c2
TY		 2218 }
2219 return X86EMUL_CONTINUE;
2220}
2221
d4b4325f 2222static int em_lseg(struct x86_emulate_ctxt *ctxt)
09b5f4d3 2223{
d4b4325f 2224 int seg = ctxt->src2.val;
09b5f4d3
WY		 2225 unsigned short sel;
2226 int rc;
2227
9dac77fa 2228 memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2);
09b5f4d3 2229
7b105ca2 2230 rc = load_segment_descriptor(ctxt, sel, seg);
09b5f4d3
WY		 2231 if (rc != X86EMUL_CONTINUE)
2232 return rc;
2233
9dac77fa 2234 ctxt->dst.val = ctxt->src.val;
09b5f4d3
WY		 2235 return rc;
2236}
2237
7b105ca2 2238static void
e66bb2cc 2239setup_syscalls_segments(struct x86_emulate_ctxt *ctxt,
7b105ca2 2240 struct desc_struct *cs, struct desc_struct *ss)
e66bb2cc 2241{
e66bb2cc 2242 cs->l = 0; /* will be adjusted later */
79168fd1 2243 set_desc_base(cs, 0); /* flat segment */
e66bb2cc 2244 cs->g = 1; /* 4kb granularity */
79168fd1 2245 set_desc_limit(cs, 0xfffff); /* 4GB limit */
e66bb2cc
AP		 2246 cs->type = 0x0b; /* Read, Execute, Accessed */
2247 cs->s = 1;
2248 cs->dpl = 0; /* will be adjusted later */
79168fd1
GN		 2249 cs->p = 1;
2250 cs->d = 1;
99245b50 2251 cs->avl = 0;
e66bb2cc 2252
79168fd1
GN		 2253 set_desc_base(ss, 0); /* flat segment */
2254 set_desc_limit(ss, 0xfffff); /* 4GB limit */
e66bb2cc
AP		 2255 ss->g = 1; /* 4kb granularity */
2256 ss->s = 1;
2257 ss->type = 0x03; /* Read/Write, Accessed */
79168fd1 2258 ss->d = 1; /* 32bit stack segment */
e66bb2cc 2259 ss->dpl = 0;
79168fd1 2260 ss->p = 1;
99245b50
GN		 2261 ss->l = 0;
2262 ss->avl = 0;
e66bb2cc
AP		 2263}
2264
1a18a69b
AK		 2265static bool vendor_intel(struct x86_emulate_ctxt *ctxt)
2266{
2267 u32 eax, ebx, ecx, edx;
2268
2269 eax = ecx = 0;
0017f93a
AK		 2270 ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx);
2271 return ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx
1a18a69b
AK		 2272 && ecx == X86EMUL_CPUID_VENDOR_GenuineIntel_ecx
2273 && edx == X86EMUL_CPUID_VENDOR_GenuineIntel_edx;
2274}
2275
c2226fc9
SB		 2276static bool em_syscall_is_enabled(struct x86_emulate_ctxt *ctxt)
2277{
0225fb50 2278 const struct x86_emulate_ops *ops = ctxt->ops;
c2226fc9
SB		 2279 u32 eax, ebx, ecx, edx;
2280
2281 /*
2282 * syscall should always be enabled in longmode - so only become
2283 * vendor specific (cpuid) if other modes are active...
2284 */
2285 if (ctxt->mode == X86EMUL_MODE_PROT64)
2286 return true;
2287
2288 eax = 0x00000000;
2289 ecx = 0x00000000;
0017f93a
AK		 2290 ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx);
2291 /*
2292 * Intel ("GenuineIntel")
2293 * remark: Intel CPUs only support "syscall" in 64bit
2294 * longmode. Also an 64bit guest with a
2295 * 32bit compat-app running will #UD !! While this
2296 * behaviour can be fixed (by emulating) into AMD
2297 * response - CPUs of AMD can't behave like Intel.
2298 */
2299 if (ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx &&
2300 ecx == X86EMUL_CPUID_VENDOR_GenuineIntel_ecx &&
2301 edx == X86EMUL_CPUID_VENDOR_GenuineIntel_edx)
2302 return false;
2303
2304 /* AMD ("AuthenticAMD") */
2305 if (ebx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ebx &&
2306 ecx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ecx &&
2307 edx == X86EMUL_CPUID_VENDOR_AuthenticAMD_edx)
2308 return true;
2309
2310 /* AMD ("AMDisbetter!") */
2311 if (ebx == X86EMUL_CPUID_VENDOR_AMDisbetterI_ebx &&
2312 ecx == X86EMUL_CPUID_VENDOR_AMDisbetterI_ecx &&
2313 edx == X86EMUL_CPUID_VENDOR_AMDisbetterI_edx)
2314 return true;
c2226fc9
SB		 2315
2316 /* default: (not Intel, not AMD), apply Intel's stricter rules... */
2317 return false;
2318}
2319
e01991e7 2320static int em_syscall(struct x86_emulate_ctxt *ctxt)
e66bb2cc 2321{
0225fb50 2322 const struct x86_emulate_ops *ops = ctxt->ops;
79168fd1 2323 struct desc_struct cs, ss;
e66bb2cc 2324 u64 msr_data;
79168fd1 2325 u16 cs_sel, ss_sel;
c2ad2bb3 2326 u64 efer = 0;
e66bb2cc
AP		 2327
2328 /* syscall is not available in real mode */
2e901c4c 2329 if (ctxt->mode == X86EMUL_MODE_REAL ||
35d3d4a1
AK		 2330 ctxt->mode == X86EMUL_MODE_VM86)
2331 return emulate_ud(ctxt);
e66bb2cc 2332
c2226fc9
SB		 2333 if (!(em_syscall_is_enabled(ctxt)))
2334 return emulate_ud(ctxt);
2335
c2ad2bb3 2336 ops->get_msr(ctxt, MSR_EFER, &efer);
7b105ca2 2337 setup_syscalls_segments(ctxt, &cs, &ss);
e66bb2cc 2338
c2226fc9
SB		 2339 if (!(efer & EFER_SCE))
2340 return emulate_ud(ctxt);
2341
717746e3 2342 ops->get_msr(ctxt, MSR_STAR, &msr_data);
e66bb2cc 2343 msr_data >>= 32;
79168fd1
GN		 2344 cs_sel = (u16)(msr_data & 0xfffc);
2345 ss_sel = (u16)(msr_data + 8);
e66bb2cc 2346
c2ad2bb3 2347 if (efer & EFER_LMA) {
79168fd1 2348 cs.d = 0;
e66bb2cc
AP		 2349 cs.l = 1;
2350 }
1aa36616
AK		 2351 ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS);
2352 ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS);
e66bb2cc 2353
dd856efa 2354 *reg_write(ctxt, VCPU_REGS_RCX) = ctxt->_eip;
c2ad2bb3 2355 if (efer & EFER_LMA) {
e66bb2cc 2356#ifdef CONFIG_X86_64
6c6cb69b 2357 *reg_write(ctxt, VCPU_REGS_R11) = ctxt->eflags;
e66bb2cc 2358
717746e3 2359 ops->get_msr(ctxt,
3fb1b5db
GN		 2360 ctxt->mode == X86EMUL_MODE_PROT64 ?
2361 MSR_LSTAR : MSR_CSTAR, &msr_data);
9dac77fa 2362 ctxt->_eip = msr_data;
e66bb2cc 2363
717746e3 2364 ops->get_msr(ctxt, MSR_SYSCALL_MASK, &msr_data);
6c6cb69b 2365 ctxt->eflags &= ~msr_data;
807c1425 2366 ctxt->eflags |= EFLG_RESERVED_ONE_MASK;
e66bb2cc
AP		 2367#endif
2368 } else {
2369 /* legacy mode */
717746e3 2370 ops->get_msr(ctxt, MSR_STAR, &msr_data);
9dac77fa 2371 ctxt->_eip = (u32)msr_data;
e66bb2cc 2372
6c6cb69b 2373 ctxt->eflags &= ~(EFLG_VM | EFLG_IF);
e66bb2cc
AP		 2374 }
2375
e54cfa97 2376 return X86EMUL_CONTINUE;
e66bb2cc
AP		 2377}
2378
e01991e7 2379static int em_sysenter(struct x86_emulate_ctxt *ctxt)
8c604352 2380{
0225fb50 2381 const struct x86_emulate_ops *ops = ctxt->ops;
79168fd1 2382 struct desc_struct cs, ss;
8c604352 2383 u64 msr_data;
79168fd1 2384 u16 cs_sel, ss_sel;
c2ad2bb3 2385 u64 efer = 0;
8c604352 2386
7b105ca2 2387 ops->get_msr(ctxt, MSR_EFER, &efer);
a0044755 2388 /* inject #GP if in real mode */
35d3d4a1
AK		 2389 if (ctxt->mode == X86EMUL_MODE_REAL)
2390 return emulate_gp(ctxt, 0);
8c604352 2391
1a18a69b
AK		 2392 /*
2393 * Not recognized on AMD in compat mode (but is recognized in legacy
2394 * mode).
2395 */
2396 if ((ctxt->mode == X86EMUL_MODE_PROT32) && (efer & EFER_LMA)
2397 && !vendor_intel(ctxt))
2398 return emulate_ud(ctxt);
2399
b2c9d43e 2400 /* sysenter/sysexit have not been tested in 64bit mode. */
35d3d4a1 2401 if (ctxt->mode == X86EMUL_MODE_PROT64)
b2c9d43e 2402 return X86EMUL_UNHANDLEABLE;
8c604352 2403
7b105ca2 2404 setup_syscalls_segments(ctxt, &cs, &ss);
8c604352 2405
717746e3 2406 ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data);
8c604352
AP		 2407 switch (ctxt->mode) {
2408 case X86EMUL_MODE_PROT32:
35d3d4a1
AK		 2409 if ((msr_data & 0xfffc) == 0x0)
2410 return emulate_gp(ctxt, 0);
8c604352
AP		 2411 break;
2412 case X86EMUL_MODE_PROT64:
35d3d4a1
AK		 2413 if (msr_data == 0x0)
2414 return emulate_gp(ctxt, 0);
8c604352 2415 break;
9d1b39a9
GN		 2416 default:
2417 break;
8c604352
AP		 2418 }
2419
6c6cb69b 2420 ctxt->eflags &= ~(EFLG_VM | EFLG_IF);
79168fd1
GN		 2421 cs_sel = (u16)msr_data;
2422 cs_sel &= ~SELECTOR_RPL_MASK;
2423 ss_sel = cs_sel + 8;
2424 ss_sel &= ~SELECTOR_RPL_MASK;
c2ad2bb3 2425 if (ctxt->mode == X86EMUL_MODE_PROT64 || (efer & EFER_LMA)) {
79168fd1 2426 cs.d = 0;
8c604352
AP		 2427 cs.l = 1;
2428 }
2429
1aa36616
AK		 2430 ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS);
2431 ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS);
8c604352 2432
717746e3 2433 ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data);
9dac77fa 2434 ctxt->_eip = msr_data;
8c604352 2435
717746e3 2436 ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data);
dd856efa 2437 *reg_write(ctxt, VCPU_REGS_RSP) = msr_data;
8c604352 2438
e54cfa97 2439 return X86EMUL_CONTINUE;
8c604352
AP		 2440}
2441
e01991e7 2442static int em_sysexit(struct x86_emulate_ctxt *ctxt)
4668f050 2443{
0225fb50 2444 const struct x86_emulate_ops *ops = ctxt->ops;
79168fd1 2445 struct desc_struct cs, ss;
234f3ce4 2446 u64 msr_data, rcx, rdx;
4668f050 2447 int usermode;
1249b96e 2448 u16 cs_sel = 0, ss_sel = 0;
4668f050 2449
a0044755
GN		 2450 /* inject #GP if in real mode or Virtual 8086 mode */
2451 if (ctxt->mode == X86EMUL_MODE_REAL ||
35d3d4a1
AK		 2452 ctxt->mode == X86EMUL_MODE_VM86)
2453 return emulate_gp(ctxt, 0);
4668f050 2454
7b105ca2 2455 setup_syscalls_segments(ctxt, &cs, &ss);
4668f050 2456
9dac77fa 2457 if ((ctxt->rex_prefix & 0x8) != 0x0)
4668f050
AP		 2458 usermode = X86EMUL_MODE_PROT64;
2459 else
2460 usermode = X86EMUL_MODE_PROT32;
2461
234f3ce4
NA		 2462 rcx = reg_read(ctxt, VCPU_REGS_RCX);
2463 rdx = reg_read(ctxt, VCPU_REGS_RDX);
2464
4668f050
AP		 2465 cs.dpl = 3;
2466 ss.dpl = 3;
717746e3 2467 ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data);
4668f050
AP		 2468 switch (usermode) {
2469 case X86EMUL_MODE_PROT32:
79168fd1 2470 cs_sel = (u16)(msr_data + 16);
35d3d4a1
AK		 2471 if ((msr_data & 0xfffc) == 0x0)
2472 return emulate_gp(ctxt, 0);
79168fd1 2473 ss_sel = (u16)(msr_data + 24);
bf0b682c
NA		 2474 rcx = (u32)rcx;
2475 rdx = (u32)rdx;
4668f050
AP		 2476 break;
2477 case X86EMUL_MODE_PROT64:
79168fd1 2478 cs_sel = (u16)(msr_data + 32);
35d3d4a1
AK		 2479 if (msr_data == 0x0)
2480 return emulate_gp(ctxt, 0);
79168fd1
GN		 2481 ss_sel = cs_sel + 8;
2482 cs.d = 0;
4668f050 2483 cs.l = 1;
234f3ce4
NA		 2484 if (is_noncanonical_address(rcx) ||
2485 is_noncanonical_address(rdx))
2486 return emulate_gp(ctxt, 0);
4668f050
AP		 2487 break;
2488 }
79168fd1
GN		 2489 cs_sel |= SELECTOR_RPL_MASK;
2490 ss_sel |= SELECTOR_RPL_MASK;
4668f050 2491
1aa36616
AK		 2492 ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS);
2493 ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS);
4668f050 2494
234f3ce4
NA		 2495 ctxt->_eip = rdx;
2496 *reg_write(ctxt, VCPU_REGS_RSP) = rcx;
4668f050 2497
e54cfa97 2498 return X86EMUL_CONTINUE;
4668f050
AP		 2499}
2500
7b105ca2 2501static bool emulator_bad_iopl(struct x86_emulate_ctxt *ctxt)
f850e2e6
GN		 2502{
2503 int iopl;
2504 if (ctxt->mode == X86EMUL_MODE_REAL)
2505 return false;
2506 if (ctxt->mode == X86EMUL_MODE_VM86)
2507 return true;
2508 iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
7b105ca2 2509 return ctxt->ops->cpl(ctxt) > iopl;
f850e2e6
GN		 2510}
2511
2512static bool emulator_io_port_access_allowed(struct x86_emulate_ctxt *ctxt,
f850e2e6
GN		 2513 u16 port, u16 len)
2514{
0225fb50 2515 const struct x86_emulate_ops *ops = ctxt->ops;
79168fd1 2516 struct desc_struct tr_seg;
5601d05b 2517 u32 base3;
f850e2e6 2518 int r;
1aa36616 2519 u16 tr, io_bitmap_ptr, perm, bit_idx = port & 0x7;
f850e2e6 2520 unsigned mask = (1 << len) - 1;
5601d05b 2521 unsigned long base;
f850e2e6 2522
1aa36616 2523 ops->get_segment(ctxt, &tr, &tr_seg, &base3, VCPU_SREG_TR);
79168fd1 2524 if (!tr_seg.p)
f850e2e6 2525 return false;
79168fd1 2526 if (desc_limit_scaled(&tr_seg) < 103)
f850e2e6 2527 return false;
5601d05b
GN		 2528 base = get_desc_base(&tr_seg);
2529#ifdef CONFIG_X86_64
2530 base |= ((u64)base3) << 32;
2531#endif
0f65dd70 2532 r = ops->read_std(ctxt, base + 102, &io_bitmap_ptr, 2, NULL);
f850e2e6
GN		 2533 if (r != X86EMUL_CONTINUE)
2534 return false;
79168fd1 2535 if (io_bitmap_ptr + port/8 > desc_limit_scaled(&tr_seg))
f850e2e6 2536 return false;
0f65dd70 2537 r = ops->read_std(ctxt, base + io_bitmap_ptr + port/8, &perm, 2, NULL);
f850e2e6
GN		 2538 if (r != X86EMUL_CONTINUE)
2539 return false;
2540 if ((perm >> bit_idx) & mask)
2541 return false;
2542 return true;
2543}
2544
2545static bool emulator_io_permited(struct x86_emulate_ctxt *ctxt,
f850e2e6
GN		 2546 u16 port, u16 len)
2547{
4fc40f07
GN		 2548 if (ctxt->perm_ok)
2549 return true;
2550
7b105ca2
TY		 2551 if (emulator_bad_iopl(ctxt))
2552 if (!emulator_io_port_access_allowed(ctxt, port, len))
f850e2e6 2553 return false;
4fc40f07
GN		 2554
2555 ctxt->perm_ok = true;
2556
f850e2e6
GN		 2557 return true;
2558}
2559
38ba30ba 2560static void save_state_to_tss16(struct x86_emulate_ctxt *ctxt,
38ba30ba
GN		 2561 struct tss_segment_16 *tss)
2562{
9dac77fa 2563 tss->ip = ctxt->_eip;
38ba30ba 2564 tss->flag = ctxt->eflags;
dd856efa
AK		 2565 tss->ax = reg_read(ctxt, VCPU_REGS_RAX);
2566 tss->cx = reg_read(ctxt, VCPU_REGS_RCX);
2567 tss->dx = reg_read(ctxt, VCPU_REGS_RDX);
2568 tss->bx = reg_read(ctxt, VCPU_REGS_RBX);
2569 tss->sp = reg_read(ctxt, VCPU_REGS_RSP);
2570 tss->bp = reg_read(ctxt, VCPU_REGS_RBP);
2571 tss->si = reg_read(ctxt, VCPU_REGS_RSI);
2572 tss->di = reg_read(ctxt, VCPU_REGS_RDI);
38ba30ba 2573
1aa36616
AK		 2574 tss->es = get_segment_selector(ctxt, VCPU_SREG_ES);
2575 tss->cs = get_segment_selector(ctxt, VCPU_SREG_CS);
2576 tss->ss = get_segment_selector(ctxt, VCPU_SREG_SS);
2577 tss->ds = get_segment_selector(ctxt, VCPU_SREG_DS);
2578 tss->ldt = get_segment_selector(ctxt, VCPU_SREG_LDTR);
38ba30ba
GN		 2579}
2580
2581static int load_state_from_tss16(struct x86_emulate_ctxt *ctxt,
38ba30ba
GN		 2582 struct tss_segment_16 *tss)
2583{
38ba30ba 2584 int ret;
2356aaeb 2585 u8 cpl;
38ba30ba 2586
9dac77fa 2587 ctxt->_eip = tss->ip;
38ba30ba 2588 ctxt->eflags = tss->flag | 2;
dd856efa
AK		 2589 *reg_write(ctxt, VCPU_REGS_RAX) = tss->ax;
2590 *reg_write(ctxt, VCPU_REGS_RCX) = tss->cx;
2591 *reg_write(ctxt, VCPU_REGS_RDX) = tss->dx;
2592 *reg_write(ctxt, VCPU_REGS_RBX) = tss->bx;
2593 *reg_write(ctxt, VCPU_REGS_RSP) = tss->sp;
2594 *reg_write(ctxt, VCPU_REGS_RBP) = tss->bp;
2595 *reg_write(ctxt, VCPU_REGS_RSI) = tss->si;
2596 *reg_write(ctxt, VCPU_REGS_RDI) = tss->di;
38ba30ba
GN		 2597
2598 /*
2599 * SDM says that segment selectors are loaded before segment
2600 * descriptors
2601 */
1aa36616
AK		 2602 set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR);
2603 set_segment_selector(ctxt, tss->es, VCPU_SREG_ES);
2604 set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS);
2605 set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS);
2606 set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS);
38ba30ba 2607
2356aaeb
PB		 2608 cpl = tss->cs & 3;
2609
38ba30ba 2610 /*
fc058680 2611 * Now load segment descriptors. If fault happens at this stage
38ba30ba
GN		 2612 * it is handled in a context of new task
2613 */
d1442d85 2614 ret = __load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl,
3dc4bc4f 2615 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2616 if (ret != X86EMUL_CONTINUE)
2617 return ret;
d1442d85 2618 ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,
3dc4bc4f 2619 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2620 if (ret != X86EMUL_CONTINUE)
2621 return ret;
d1442d85 2622 ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,
3dc4bc4f 2623 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2624 if (ret != X86EMUL_CONTINUE)
2625 return ret;
d1442d85 2626 ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,
3dc4bc4f 2627 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2628 if (ret != X86EMUL_CONTINUE)
2629 return ret;
d1442d85 2630 ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,
3dc4bc4f 2631 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2632 if (ret != X86EMUL_CONTINUE)
2633 return ret;
2634
2635 return X86EMUL_CONTINUE;
2636}
2637
2638static int task_switch_16(struct x86_emulate_ctxt *ctxt,
38ba30ba
GN		 2639 u16 tss_selector, u16 old_tss_sel,
2640 ulong old_tss_base, struct desc_struct *new_desc)
2641{
0225fb50 2642 const struct x86_emulate_ops *ops = ctxt->ops;
38ba30ba
GN		 2643 struct tss_segment_16 tss_seg;
2644 int ret;
bcc55cba 2645 u32 new_tss_base = get_desc_base(new_desc);
38ba30ba 2646
0f65dd70 2647 ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2648 &ctxt->exception);
db297e3d 2649 if (ret != X86EMUL_CONTINUE)
38ba30ba 2650 return ret;
38ba30ba 2651
7b105ca2 2652 save_state_to_tss16(ctxt, &tss_seg);
38ba30ba 2653
0f65dd70 2654 ret = ops->write_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2655 &ctxt->exception);
db297e3d 2656 if (ret != X86EMUL_CONTINUE)
38ba30ba 2657 return ret;
38ba30ba 2658
0f65dd70 2659 ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2660 &ctxt->exception);
db297e3d 2661 if (ret != X86EMUL_CONTINUE)
38ba30ba 2662 return ret;
38ba30ba
GN		 2663
2664 if (old_tss_sel != 0xffff) {
2665 tss_seg.prev_task_link = old_tss_sel;
2666
0f65dd70 2667 ret = ops->write_std(ctxt, new_tss_base,
38ba30ba
GN		 2668 &tss_seg.prev_task_link,
2669 sizeof tss_seg.prev_task_link,
0f65dd70 2670 &ctxt->exception);
db297e3d 2671 if (ret != X86EMUL_CONTINUE)
38ba30ba 2672 return ret;
38ba30ba
GN		 2673 }
2674
7b105ca2 2675 return load_state_from_tss16(ctxt, &tss_seg);
38ba30ba
GN		 2676}
2677
2678static void save_state_to_tss32(struct x86_emulate_ctxt *ctxt,
38ba30ba
GN		 2679 struct tss_segment_32 *tss)
2680{
5c7411e2 2681 /* CR3 and ldt selector are not saved intentionally */
9dac77fa 2682 tss->eip = ctxt->_eip;
38ba30ba 2683 tss->eflags = ctxt->eflags;
dd856efa
AK		 2684 tss->eax = reg_read(ctxt, VCPU_REGS_RAX);
2685 tss->ecx = reg_read(ctxt, VCPU_REGS_RCX);
2686 tss->edx = reg_read(ctxt, VCPU_REGS_RDX);
2687 tss->ebx = reg_read(ctxt, VCPU_REGS_RBX);
2688 tss->esp = reg_read(ctxt, VCPU_REGS_RSP);
2689 tss->ebp = reg_read(ctxt, VCPU_REGS_RBP);
2690 tss->esi = reg_read(ctxt, VCPU_REGS_RSI);
2691 tss->edi = reg_read(ctxt, VCPU_REGS_RDI);
38ba30ba 2692
1aa36616
AK		 2693 tss->es = get_segment_selector(ctxt, VCPU_SREG_ES);
2694 tss->cs = get_segment_selector(ctxt, VCPU_SREG_CS);
2695 tss->ss = get_segment_selector(ctxt, VCPU_SREG_SS);
2696 tss->ds = get_segment_selector(ctxt, VCPU_SREG_DS);
2697 tss->fs = get_segment_selector(ctxt, VCPU_SREG_FS);
2698 tss->gs = get_segment_selector(ctxt, VCPU_SREG_GS);
38ba30ba
GN		 2699}
2700
2701static int load_state_from_tss32(struct x86_emulate_ctxt *ctxt,
38ba30ba
GN		 2702 struct tss_segment_32 *tss)
2703{
38ba30ba 2704 int ret;
2356aaeb 2705 u8 cpl;
38ba30ba 2706
7b105ca2 2707 if (ctxt->ops->set_cr(ctxt, 3, tss->cr3))
35d3d4a1 2708 return emulate_gp(ctxt, 0);
9dac77fa 2709 ctxt->_eip = tss->eip;
38ba30ba 2710 ctxt->eflags = tss->eflags | 2;
4cee4798
KW		 2711
2712 /* General purpose registers */
dd856efa
AK		 2713 *reg_write(ctxt, VCPU_REGS_RAX) = tss->eax;
2714 *reg_write(ctxt, VCPU_REGS_RCX) = tss->ecx;
2715 *reg_write(ctxt, VCPU_REGS_RDX) = tss->edx;
2716 *reg_write(ctxt, VCPU_REGS_RBX) = tss->ebx;
2717 *reg_write(ctxt, VCPU_REGS_RSP) = tss->esp;
2718 *reg_write(ctxt, VCPU_REGS_RBP) = tss->ebp;
2719 *reg_write(ctxt, VCPU_REGS_RSI) = tss->esi;
2720 *reg_write(ctxt, VCPU_REGS_RDI) = tss->edi;
38ba30ba
GN		 2721
2722 /*
2723 * SDM says that segment selectors are loaded before segment
2356aaeb
PB		 2724 * descriptors. This is important because CPL checks will
2725 * use CS.RPL.
38ba30ba 2726 */
1aa36616
AK		 2727 set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR);
2728 set_segment_selector(ctxt, tss->es, VCPU_SREG_ES);
2729 set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS);
2730 set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS);
2731 set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS);
2732 set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS);
2733 set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS);
38ba30ba 2734
4cee4798
KW		 2735 /*
2736 * If we're switching between Protected Mode and VM86, we need to make
2737 * sure to update the mode before loading the segment descriptors so
2738 * that the selectors are interpreted correctly.
4cee4798 2739 */
2356aaeb 2740 if (ctxt->eflags & X86_EFLAGS_VM) {
4cee4798 2741 ctxt->mode = X86EMUL_MODE_VM86;
2356aaeb
PB		 2742 cpl = 3;
2743 } else {
4cee4798 2744 ctxt->mode = X86EMUL_MODE_PROT32;
2356aaeb
PB		 2745 cpl = tss->cs & 3;
2746 }
4cee4798 2747
38ba30ba
GN		 2748 /*
2749 * Now load segment descriptors. If fault happenes at this stage
2750 * it is handled in a context of new task
2751 */
d1442d85 2752 ret = __load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR,
3dc4bc4f 2753 cpl, X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2754 if (ret != X86EMUL_CONTINUE)
2755 return ret;
d1442d85 2756 ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,
3dc4bc4f 2757 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2758 if (ret != X86EMUL_CONTINUE)
2759 return ret;
d1442d85 2760 ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,
3dc4bc4f 2761 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2762 if (ret != X86EMUL_CONTINUE)
2763 return ret;
d1442d85 2764 ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,
3dc4bc4f 2765 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2766 if (ret != X86EMUL_CONTINUE)
2767 return ret;
d1442d85 2768 ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,
3dc4bc4f 2769 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2770 if (ret != X86EMUL_CONTINUE)
2771 return ret;
d1442d85 2772 ret = __load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl,
3dc4bc4f 2773 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2774 if (ret != X86EMUL_CONTINUE)
2775 return ret;
d1442d85 2776 ret = __load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl,
3dc4bc4f 2777 X86_TRANSFER_TASK_SWITCH, NULL);
38ba30ba
GN		 2778 if (ret != X86EMUL_CONTINUE)
2779 return ret;
2780
2781 return X86EMUL_CONTINUE;
2782}
2783
2784static int task_switch_32(struct x86_emulate_ctxt *ctxt,
38ba30ba
GN		 2785 u16 tss_selector, u16 old_tss_sel,
2786 ulong old_tss_base, struct desc_struct *new_desc)
2787{
0225fb50 2788 const struct x86_emulate_ops *ops = ctxt->ops;
38ba30ba
GN		 2789 struct tss_segment_32 tss_seg;
2790 int ret;
bcc55cba 2791 u32 new_tss_base = get_desc_base(new_desc);
5c7411e2
NA		 2792 u32 eip_offset = offsetof(struct tss_segment_32, eip);
2793 u32 ldt_sel_offset = offsetof(struct tss_segment_32, ldt_selector);
38ba30ba 2794
0f65dd70 2795 ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2796 &ctxt->exception);
db297e3d 2797 if (ret != X86EMUL_CONTINUE)
38ba30ba 2798 return ret;
38ba30ba 2799
7b105ca2 2800 save_state_to_tss32(ctxt, &tss_seg);
38ba30ba 2801
5c7411e2
NA		 2802 /* Only GP registers and segment selectors are saved */
2803 ret = ops->write_std(ctxt, old_tss_base + eip_offset, &tss_seg.eip,
2804 ldt_sel_offset - eip_offset, &ctxt->exception);
db297e3d 2805 if (ret != X86EMUL_CONTINUE)
38ba30ba 2806 return ret;
38ba30ba 2807
0f65dd70 2808 ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2809 &ctxt->exception);
db297e3d 2810 if (ret != X86EMUL_CONTINUE)
38ba30ba 2811 return ret;
38ba30ba
GN		 2812
2813 if (old_tss_sel != 0xffff) {
2814 tss_seg.prev_task_link = old_tss_sel;
2815
0f65dd70 2816 ret = ops->write_std(ctxt, new_tss_base,
38ba30ba
GN		 2817 &tss_seg.prev_task_link,
2818 sizeof tss_seg.prev_task_link,
0f65dd70 2819 &ctxt->exception);
db297e3d 2820 if (ret != X86EMUL_CONTINUE)
38ba30ba 2821 return ret;
38ba30ba
GN		 2822 }
2823
7b105ca2 2824 return load_state_from_tss32(ctxt, &tss_seg);
38ba30ba
GN		 2825}
2826
2827static int emulator_do_task_switch(struct x86_emulate_ctxt *ctxt,
7f3d35fd 2828 u16 tss_selector, int idt_index, int reason,
e269fb21 2829 bool has_error_code, u32 error_code)
38ba30ba 2830{
0225fb50 2831 const struct x86_emulate_ops *ops = ctxt->ops;
38ba30ba
GN		 2832 struct desc_struct curr_tss_desc, next_tss_desc;
2833 int ret;
1aa36616 2834 u16 old_tss_sel = get_segment_selector(ctxt, VCPU_SREG_TR);
38ba30ba 2835 ulong old_tss_base =
4bff1e86 2836 ops->get_cached_segment_base(ctxt, VCPU_SREG_TR);
ceffb459 2837 u32 desc_limit;
e919464b 2838 ulong desc_addr;
38ba30ba
GN		 2839
2840 /* FIXME: old_tss_base == ~0 ? */
2841
e919464b 2842 ret = read_segment_descriptor(ctxt, tss_selector, &next_tss_desc, &desc_addr);
38ba30ba
GN		 2843 if (ret != X86EMUL_CONTINUE)
2844 return ret;
e919464b 2845 ret = read_segment_descriptor(ctxt, old_tss_sel, &curr_tss_desc, &desc_addr);
38ba30ba
GN		 2846 if (ret != X86EMUL_CONTINUE)
2847 return ret;
2848
2849 /* FIXME: check that next_tss_desc is tss */
2850
7f3d35fd
KW		 2851 /*
2852 * Check privileges. The three cases are task switch caused by...
2853 *
2854 * 1. jmp/call/int to task gate: Check against DPL of the task gate
2855 * 2. Exception/IRQ/iret: No check is performed
2c2ca2d1
NA		 2856 * 3. jmp/call to TSS/task-gate: No check is performed since the
2857 * hardware checks it before exiting.
7f3d35fd
KW		 2858 */
2859 if (reason == TASK_SWITCH_GATE) {
2860 if (idt_index != -1) {
2861 /* Software interrupts */
2862 struct desc_struct task_gate_desc;
2863 int dpl;
2864
2865 ret = read_interrupt_descriptor(ctxt, idt_index,
2866 &task_gate_desc);
2867 if (ret != X86EMUL_CONTINUE)
2868 return ret;
2869
2870 dpl = task_gate_desc.dpl;
2871 if ((tss_selector & 3) > dpl || ops->cpl(ctxt) > dpl)
2872 return emulate_gp(ctxt, (idt_index << 3) | 0x2);
2873 }
38ba30ba
GN		 2874 }
2875
ceffb459
GN		 2876 desc_limit = desc_limit_scaled(&next_tss_desc);
2877 if (!next_tss_desc.p ||
2878 ((desc_limit < 0x67 && (next_tss_desc.type & 8)) ||
2879 desc_limit < 0x2b)) {
592f0858 2880 return emulate_ts(ctxt, tss_selector & 0xfffc);
38ba30ba
GN		 2881 }
2882
2883 if (reason == TASK_SWITCH_IRET || reason == TASK_SWITCH_JMP) {
2884 curr_tss_desc.type &= ~(1 << 1); /* clear busy flag */
7b105ca2 2885 write_segment_descriptor(ctxt, old_tss_sel, &curr_tss_desc);
38ba30ba
GN		 2886 }
2887
2888 if (reason == TASK_SWITCH_IRET)
2889 ctxt->eflags = ctxt->eflags & ~X86_EFLAGS_NT;
2890
2891 /* set back link to prev task only if NT bit is set in eflags
fc058680 2892 note that old_tss_sel is not used after this point */
38ba30ba
GN		 2893 if (reason != TASK_SWITCH_CALL && reason != TASK_SWITCH_GATE)
2894 old_tss_sel = 0xffff;
2895
2896 if (next_tss_desc.type & 8)
7b105ca2 2897 ret = task_switch_32(ctxt, tss_selector, old_tss_sel,
38ba30ba
GN		 2898 old_tss_base, &next_tss_desc);
2899 else
7b105ca2 2900 ret = task_switch_16(ctxt, tss_selector, old_tss_sel,
38ba30ba 2901 old_tss_base, &next_tss_desc);
0760d448
JK		 2902 if (ret != X86EMUL_CONTINUE)
2903 return ret;
38ba30ba
GN		 2904
2905 if (reason == TASK_SWITCH_CALL || reason == TASK_SWITCH_GATE)
2906 ctxt->eflags = ctxt->eflags | X86_EFLAGS_NT;
2907
2908 if (reason != TASK_SWITCH_IRET) {
2909 next_tss_desc.type |= (1 << 1); /* set busy flag */
7b105ca2 2910 write_segment_descriptor(ctxt, tss_selector, &next_tss_desc);
38ba30ba
GN		 2911 }
2912
717746e3 2913 ops->set_cr(ctxt, 0, ops->get_cr(ctxt, 0) | X86_CR0_TS);
1aa36616 2914 ops->set_segment(ctxt, tss_selector, &next_tss_desc, 0, VCPU_SREG_TR);
38ba30ba 2915
e269fb21 2916 if (has_error_code) {
9dac77fa
AK		 2917 ctxt->op_bytes = ctxt->ad_bytes = (next_tss_desc.type & 8) ? 4 : 2;
2918 ctxt->lock_prefix = 0;
2919 ctxt->src.val = (unsigned long) error_code;
4487b3b4 2920 ret = em_push(ctxt);
e269fb21
JK		 2921 }
2922
38ba30ba
GN		 2923 return ret;
2924}
2925
2926int emulator_task_switch(struct x86_emulate_ctxt *ctxt,
7f3d35fd 2927 u16 tss_selector, int idt_index, int reason,
e269fb21 2928 bool has_error_code, u32 error_code)
38ba30ba 2929{
38ba30ba
GN		 2930 int rc;
2931
dd856efa 2932 invalidate_registers(ctxt);
9dac77fa
AK		 2933 ctxt->_eip = ctxt->eip;
2934 ctxt->dst.type = OP_NONE;
38ba30ba 2935
7f3d35fd 2936 rc = emulator_do_task_switch(ctxt, tss_selector, idt_index, reason,
e269fb21 2937 has_error_code, error_code);
38ba30ba 2938
dd856efa 2939 if (rc == X86EMUL_CONTINUE) {
9dac77fa 2940 ctxt->eip = ctxt->_eip;
dd856efa
AK		 2941 writeback_registers(ctxt);
2942 }
38ba30ba 2943
a0c0ab2f 2944 return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK;
38ba30ba
GN		 2945}
2946
f3bd64c6
GN		 2947static void string_addr_inc(struct x86_emulate_ctxt *ctxt, int reg,
2948 struct operand *op)
a682e354 2949{
b3356bf0 2950 int df = (ctxt->eflags & EFLG_DF) ? -op->count : op->count;
a682e354 2951
01485a22
PB		 2952 register_address_increment(ctxt, reg, df * op->bytes);
2953 op->addr.mem.ea = register_address(ctxt, reg);
a682e354
GN		 2954}
2955
7af04fc0
AK		 2956static int em_das(struct x86_emulate_ctxt *ctxt)
2957{
7af04fc0
AK		 2958 u8 al, old_al;
2959 bool af, cf, old_cf;
2960
2961 cf = ctxt->eflags & X86_EFLAGS_CF;
9dac77fa 2962 al = ctxt->dst.val;
7af04fc0
AK		 2963
2964 old_al = al;
2965 old_cf = cf;
2966 cf = false;
2967 af = ctxt->eflags & X86_EFLAGS_AF;
2968 if ((al & 0x0f) > 9 || af) {
2969 al -= 6;
2970 cf = old_cf | (al >= 250);
2971 af = true;
2972 } else {
2973 af = false;
2974 }
2975 if (old_al > 0x99 || old_cf) {
2976 al -= 0x60;
2977 cf = true;
2978 }
2979
9dac77fa 2980 ctxt->dst.val = al;
7af04fc0 2981 /* Set PF, ZF, SF */
9dac77fa
AK		 2982 ctxt->src.type = OP_IMM;
2983 ctxt->src.val = 0;
2984 ctxt->src.bytes = 1;
158de57f 2985 fastop(ctxt, em_or);
7af04fc0
AK		 2986 ctxt->eflags &= ~(X86_EFLAGS_AF | X86_EFLAGS_CF);
2987 if (cf)
2988 ctxt->eflags |= X86_EFLAGS_CF;
2989 if (af)
2990 ctxt->eflags |= X86_EFLAGS_AF;
2991 return X86EMUL_CONTINUE;
2992}
2993
a035d5c6
PB		 2994static int em_aam(struct x86_emulate_ctxt *ctxt)
2995{
2996 u8 al, ah;
2997
2998 if (ctxt->src.val == 0)
2999 return emulate_de(ctxt);
3000
3001 al = ctxt->dst.val & 0xff;
3002 ah = al / ctxt->src.val;
3003 al %= ctxt->src.val;
3004
3005 ctxt->dst.val = (ctxt->dst.val & 0xffff0000) | al | (ah << 8);
3006
3007 /* Set PF, ZF, SF */
3008 ctxt->src.type = OP_IMM;
3009 ctxt->src.val = 0;
3010 ctxt->src.bytes = 1;
3011 fastop(ctxt, em_or);
3012
3013 return X86EMUL_CONTINUE;
3014}
3015
7f662273
GN		 3016static int em_aad(struct x86_emulate_ctxt *ctxt)
3017{
3018 u8 al = ctxt->dst.val & 0xff;
3019 u8 ah = (ctxt->dst.val >> 8) & 0xff;
3020
3021 al = (al + (ah * ctxt->src.val)) & 0xff;
3022
3023 ctxt->dst.val = (ctxt->dst.val & 0xffff0000) | al;
3024
f583c29b
GN		 3025 /* Set PF, ZF, SF */
3026 ctxt->src.type = OP_IMM;
3027 ctxt->src.val = 0;
3028 ctxt->src.bytes = 1;
3029 fastop(ctxt, em_or);
7f662273
GN		 3030
3031 return X86EMUL_CONTINUE;
3032}
3033
d4ddafcd
TY		 3034static int em_call(struct x86_emulate_ctxt *ctxt)
3035{
234f3ce4 3036 int rc;
d4ddafcd
TY		 3037 long rel = ctxt->src.val;
3038
3039 ctxt->src.val = (unsigned long)ctxt->_eip;
234f3ce4
NA		 3040 rc = jmp_rel(ctxt, rel);
3041 if (rc != X86EMUL_CONTINUE)
3042 return rc;
d4ddafcd
TY		 3043 return em_push(ctxt);
3044}
3045
0ef753b8
AK		 3046static int em_call_far(struct x86_emulate_ctxt *ctxt)
3047{
0ef753b8
AK		 3048 u16 sel, old_cs;
3049 ulong old_eip;
3050 int rc;
d1442d85
NA		 3051 struct desc_struct old_desc, new_desc;
3052 const struct x86_emulate_ops *ops = ctxt->ops;
3053 int cpl = ctxt->ops->cpl(ctxt);
0ef753b8 3054
9dac77fa 3055 old_eip = ctxt->_eip;
d1442d85 3056 ops->get_segment(ctxt, &old_cs, &old_desc, NULL, VCPU_SREG_CS);
0ef753b8 3057
9dac77fa 3058 memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2);
3dc4bc4f
NA		 3059 rc = __load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl,
3060 X86_TRANSFER_CALL_JMP, &new_desc);
d1442d85 3061 if (rc != X86EMUL_CONTINUE)
80976dbb 3062 return rc;
0ef753b8 3063
d50eaa18 3064 rc = assign_eip_far(ctxt, ctxt->src.val, &new_desc);
d1442d85
NA		 3065 if (rc != X86EMUL_CONTINUE)
3066 goto fail;
0ef753b8 3067
9dac77fa 3068 ctxt->src.val = old_cs;
4487b3b4 3069 rc = em_push(ctxt);
0ef753b8 3070 if (rc != X86EMUL_CONTINUE)
d1442d85 3071 goto fail;
0ef753b8 3072
9dac77fa 3073 ctxt->src.val = old_eip;
d1442d85
NA		 3074 rc = em_push(ctxt);
3075 /* If we failed, we tainted the memory, but the very least we should
3076 restore cs */
3077 if (rc != X86EMUL_CONTINUE)
3078 goto fail;
3079 return rc;
3080fail:
3081 ops->set_segment(ctxt, old_cs, &old_desc, 0, VCPU_SREG_CS);
3082 return rc;
3083
0ef753b8
AK		 3084}
3085
40ece7c7
AK		 3086static int em_ret_near_imm(struct x86_emulate_ctxt *ctxt)
3087{
40ece7c7 3088 int rc;
234f3ce4 3089 unsigned long eip;
40ece7c7 3090
234f3ce4
NA		 3091 rc = emulate_pop(ctxt, &eip, ctxt->op_bytes);
3092 if (rc != X86EMUL_CONTINUE)
3093 return rc;
3094 rc = assign_eip_near(ctxt, eip);
40ece7c7
AK		 3095 if (rc != X86EMUL_CONTINUE)
3096 return rc;
5ad105e5 3097 rsp_increment(ctxt, ctxt->src.val);
40ece7c7
AK		 3098 return X86EMUL_CONTINUE;
3099}
3100
e4f973ae
TY		 3101static int em_xchg(struct x86_emulate_ctxt *ctxt)
3102{
e4f973ae 3103 /* Write back the register source. */
9dac77fa
AK		 3104 ctxt->src.val = ctxt->dst.val;
3105 write_register_operand(&ctxt->src);
e4f973ae
TY		 3106
3107 /* Write back the memory destination with implicit LOCK prefix. */
9dac77fa
AK		 3108 ctxt->dst.val = ctxt->src.orig_val;
3109 ctxt->lock_prefix = 1;
e4f973ae
TY		 3110 return X86EMUL_CONTINUE;
3111}
3112
5c82aa29
AK		 3113static int em_imul_3op(struct x86_emulate_ctxt *ctxt)
3114{
9dac77fa 3115 ctxt->dst.val = ctxt->src2.val;
4d758349 3116 return fastop(ctxt, em_imul);
5c82aa29
AK		 3117}
3118
61429142
AK		 3119static int em_cwd(struct x86_emulate_ctxt *ctxt)
3120{
9dac77fa
AK		 3121 ctxt->dst.type = OP_REG;
3122 ctxt->dst.bytes = ctxt->src.bytes;
dd856efa 3123 ctxt->dst.addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX);
9dac77fa 3124 ctxt->dst.val = ~((ctxt->src.val >> (ctxt->src.bytes * 8 - 1)) - 1);
61429142
AK		 3125
3126 return X86EMUL_CONTINUE;
3127}
3128
48bb5d3c
AK		 3129static int em_rdtsc(struct x86_emulate_ctxt *ctxt)
3130{
48bb5d3c
AK		 3131 u64 tsc = 0;
3132
717746e3 3133 ctxt->ops->get_msr(ctxt, MSR_IA32_TSC, &tsc);
dd856efa
AK		 3134 *reg_write(ctxt, VCPU_REGS_RAX) = (u32)tsc;
3135 *reg_write(ctxt, VCPU_REGS_RDX) = tsc >> 32;
48bb5d3c
AK		 3136 return X86EMUL_CONTINUE;
3137}
3138
222d21aa
AK		 3139static int em_rdpmc(struct x86_emulate_ctxt *ctxt)
3140{
3141 u64 pmc;
3142
dd856efa 3143 if (ctxt->ops->read_pmc(ctxt, reg_read(ctxt, VCPU_REGS_RCX), &pmc))
222d21aa 3144 return emulate_gp(ctxt, 0);
dd856efa
AK		 3145 *reg_write(ctxt, VCPU_REGS_RAX) = (u32)pmc;
3146 *reg_write(ctxt, VCPU_REGS_RDX) = pmc >> 32;
222d21aa
AK		 3147 return X86EMUL_CONTINUE;
3148}
3149
b9eac5f4
AK		 3150static int em_mov(struct x86_emulate_ctxt *ctxt)
3151{
54cfdb3e 3152 memcpy(ctxt->dst.valptr, ctxt->src.valptr, sizeof(ctxt->src.valptr));
b9eac5f4
AK		 3153 return X86EMUL_CONTINUE;
3154}
3155
84cffe49
BP		 3156#define FFL(x) bit(X86_FEATURE_##x)
3157
3158static int em_movbe(struct x86_emulate_ctxt *ctxt)
3159{
3160 u32 ebx, ecx, edx, eax = 1;
3161 u16 tmp;
3162
3163 /*
3164 * Check MOVBE is set in the guest-visible CPUID leaf.
3165 */
3166 ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx);
3167 if (!(ecx & FFL(MOVBE)))
3168 return emulate_ud(ctxt);
3169
3170 switch (ctxt->op_bytes) {
3171 case 2:
3172 /*
3173 * From MOVBE definition: "...When the operand size is 16 bits,
3174 * the upper word of the destination register remains unchanged
3175 * ..."
3176 *
3177 * Both casting ->valptr and ->val to u16 breaks strict aliasing
3178 * rules so we have to do the operation almost per hand.
3179 */
3180 tmp = (u16)ctxt->src.val;
3181 ctxt->dst.val &= ~0xffffUL;
3182 ctxt->dst.val |= (unsigned long)swab16(tmp);
3183 break;
3184 case 4:
3185 ctxt->dst.val = swab32((u32)ctxt->src.val);
3186 break;
3187 case 8:
3188 ctxt->dst.val = swab64(ctxt->src.val);
3189 break;
3190 default:
592f0858 3191 BUG();
84cffe49
BP		 3192 }
3193 return X86EMUL_CONTINUE;
3194}
3195
bc00f8d2
TY		 3196static int em_cr_write(struct x86_emulate_ctxt *ctxt)
3197{
3198 if (ctxt->ops->set_cr(ctxt, ctxt->modrm_reg, ctxt->src.val))
3199 return emulate_gp(ctxt, 0);
3200
3201 /* Disable writeback. */
3202 ctxt->dst.type = OP_NONE;
3203 return X86EMUL_CONTINUE;
3204}
3205
3206static int em_dr_write(struct x86_emulate_ctxt *ctxt)
3207{
3208 unsigned long val;
3209
3210 if (ctxt->mode == X86EMUL_MODE_PROT64)
3211 val = ctxt->src.val & ~0ULL;
3212 else
3213 val = ctxt->src.val & ~0U;
3214
3215 /* #UD condition is already handled. */
3216 if (ctxt->ops->set_dr(ctxt, ctxt->modrm_reg, val) < 0)
3217 return emulate_gp(ctxt, 0);
3218
3219 /* Disable writeback. */
3220 ctxt->dst.type = OP_NONE;
3221 return X86EMUL_CONTINUE;
3222}
3223
e1e210b0
TY		 3224static int em_wrmsr(struct x86_emulate_ctxt *ctxt)
3225{
3226 u64 msr_data;
3227
dd856efa
AK		 3228 msr_data = (u32)reg_read(ctxt, VCPU_REGS_RAX)
3229 | ((u64)reg_read(ctxt, VCPU_REGS_RDX) << 32);
3230 if (ctxt->ops->set_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), msr_data))
e1e210b0
TY		 3231 return emulate_gp(ctxt, 0);
3232
3233 return X86EMUL_CONTINUE;
3234}
3235
3236static int em_rdmsr(struct x86_emulate_ctxt *ctxt)
3237{
3238 u64 msr_data;
3239
dd856efa 3240 if (ctxt->ops->get_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), &msr_data))
e1e210b0
TY		 3241 return emulate_gp(ctxt, 0);
3242
dd856efa
AK		 3243 *reg_write(ctxt, VCPU_REGS_RAX) = (u32)msr_data;
3244 *reg_write(ctxt, VCPU_REGS_RDX) = msr_data >> 32;
e1e210b0
TY		 3245 return X86EMUL_CONTINUE;
3246}
3247
1bd5f469
TY		 3248static int em_mov_rm_sreg(struct x86_emulate_ctxt *ctxt)
3249{
9dac77fa 3250 if (ctxt->modrm_reg > VCPU_SREG_GS)
1bd5f469
TY		 3251 return emulate_ud(ctxt);
3252
9dac77fa 3253 ctxt->dst.val = get_segment_selector(ctxt, ctxt->modrm_reg);
b5bbf10e
NA		 3254 if (ctxt->dst.bytes == 4 && ctxt->dst.type == OP_MEM)
3255 ctxt->dst.bytes = 2;
1bd5f469
TY		 3256 return X86EMUL_CONTINUE;
3257}
3258
3259static int em_mov_sreg_rm(struct x86_emulate_ctxt *ctxt)
3260{
9dac77fa 3261 u16 sel = ctxt->src.val;
1bd5f469 3262
9dac77fa 3263 if (ctxt->modrm_reg == VCPU_SREG_CS || ctxt->modrm_reg > VCPU_SREG_GS)
1bd5f469
TY		 3264 return emulate_ud(ctxt);
3265
9dac77fa 3266 if (ctxt->modrm_reg == VCPU_SREG_SS)
1bd5f469
TY		 3267 ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS;
3268
3269 /* Disable writeback. */
9dac77fa
AK		 3270 ctxt->dst.type = OP_NONE;
3271 return load_segment_descriptor(ctxt, sel, ctxt->modrm_reg);
1bd5f469
TY		 3272}
3273
a14e579f
AK		 3274static int em_lldt(struct x86_emulate_ctxt *ctxt)
3275{
3276 u16 sel = ctxt->src.val;
3277
3278 /* Disable writeback. */
3279 ctxt->dst.type = OP_NONE;
3280 return load_segment_descriptor(ctxt, sel, VCPU_SREG_LDTR);
3281}
3282
80890006
AK		 3283static int em_ltr(struct x86_emulate_ctxt *ctxt)
3284{
3285 u16 sel = ctxt->src.val;
3286
3287 /* Disable writeback. */
3288 ctxt->dst.type = OP_NONE;
3289 return load_segment_descriptor(ctxt, sel, VCPU_SREG_TR);
3290}
3291
38503911
AK		 3292static int em_invlpg(struct x86_emulate_ctxt *ctxt)
3293{
9fa088f4
AK		 3294 int rc;
3295 ulong linear;
3296
9dac77fa 3297 rc = linearize(ctxt, ctxt->src.addr.mem, 1, false, &linear);
9fa088f4 3298 if (rc == X86EMUL_CONTINUE)
3cb16fe7 3299 ctxt->ops->invlpg(ctxt, linear);
38503911 3300 /* Disable writeback. */
9dac77fa 3301 ctxt->dst.type = OP_NONE;
38503911
AK		 3302 return X86EMUL_CONTINUE;
3303}
3304
2d04a05b
AK		 3305static int em_clts(struct x86_emulate_ctxt *ctxt)
3306{
3307 ulong cr0;
3308
3309 cr0 = ctxt->ops->get_cr(ctxt, 0);
3310 cr0 &= ~X86_CR0_TS;
3311 ctxt->ops->set_cr(ctxt, 0, cr0);
3312 return X86EMUL_CONTINUE;
3313}
3314
26d05cc7
AK		 3315static int em_vmcall(struct x86_emulate_ctxt *ctxt)
3316{
0f54a321 3317 int rc = ctxt->ops->fix_hypercall(ctxt);
26d05cc7 3318
26d05cc7
AK		 3319 if (rc != X86EMUL_CONTINUE)
3320 return rc;
3321
3322 /* Let the processor re-execute the fixed hypercall */
9dac77fa 3323 ctxt->_eip = ctxt->eip;
26d05cc7 3324 /* Disable writeback. */
9dac77fa 3325 ctxt->dst.type = OP_NONE;
26d05cc7
AK		 3326 return X86EMUL_CONTINUE;
3327}
3328
96051572
AK		 3329static int emulate_store_desc_ptr(struct x86_emulate_ctxt *ctxt,
3330 void (*get)(struct x86_emulate_ctxt *ctxt,
3331 struct desc_ptr *ptr))
3332{
3333 struct desc_ptr desc_ptr;
3334
3335 if (ctxt->mode == X86EMUL_MODE_PROT64)
3336 ctxt->op_bytes = 8;
3337 get(ctxt, &desc_ptr);
3338 if (ctxt->op_bytes == 2) {
3339 ctxt->op_bytes = 4;
3340 desc_ptr.address &= 0x00ffffff;
3341 }
3342 /* Disable writeback. */
3343 ctxt->dst.type = OP_NONE;
3344 return segmented_write(ctxt, ctxt->dst.addr.mem,
3345 &desc_ptr, 2 + ctxt->op_bytes);
3346}
3347
3348static int em_sgdt(struct x86_emulate_ctxt *ctxt)
3349{
3350 return emulate_store_desc_ptr(ctxt, ctxt->ops->get_gdt);
3351}
3352
3353static int em_sidt(struct x86_emulate_ctxt *ctxt)
3354{
3355 return emulate_store_desc_ptr(ctxt, ctxt->ops->get_idt);
3356}
3357
5b7f6a1e 3358static int em_lgdt_lidt(struct x86_emulate_ctxt *ctxt, bool lgdt)
26d05cc7 3359{
26d05cc7
AK		 3360 struct desc_ptr desc_ptr;
3361 int rc;
3362
510425ff
AK		 3363 if (ctxt->mode == X86EMUL_MODE_PROT64)
3364 ctxt->op_bytes = 8;
9dac77fa 3365 rc = read_descriptor(ctxt, ctxt->src.addr.mem,
26d05cc7 3366 &desc_ptr.size, &desc_ptr.address,
9dac77fa 3367 ctxt->op_bytes);
26d05cc7
AK		 3368 if (rc != X86EMUL_CONTINUE)
3369 return rc;
9a9abf6b
NA		 3370 if (ctxt->mode == X86EMUL_MODE_PROT64 &&
3371 is_noncanonical_address(desc_ptr.address))
3372 return emulate_gp(ctxt, 0);
5b7f6a1e
NA		 3373 if (lgdt)
3374 ctxt->ops->set_gdt(ctxt, &desc_ptr);
3375 else
3376 ctxt->ops->set_idt(ctxt, &desc_ptr);
26d05cc7 3377 /* Disable writeback. */
9dac77fa 3378 ctxt->dst.type = OP_NONE;
26d05cc7
AK		 3379 return X86EMUL_CONTINUE;
3380}
3381
5b7f6a1e
NA		 3382static int em_lgdt(struct x86_emulate_ctxt *ctxt)
3383{
3384 return em_lgdt_lidt(ctxt, true);
3385}
3386
5ef39c71 3387static int em_vmmcall(struct x86_emulate_ctxt *ctxt)
26d05cc7 3388{
26d05cc7
AK		 3389 int rc;
3390
5ef39c71
AK		 3391 rc = ctxt->ops->fix_hypercall(ctxt);
3392
26d05cc7 3393 /* Disable writeback. */
9dac77fa 3394 ctxt->dst.type = OP_NONE;
26d05cc7
AK		 3395 return rc;
3396}
3397
3398static int em_lidt(struct x86_emulate_ctxt *ctxt)
3399{
5b7f6a1e 3400 return em_lgdt_lidt(ctxt, false);
26d05cc7
AK		 3401}
3402
3403static int em_smsw(struct x86_emulate_ctxt *ctxt)
3404{
32e94d06
NA		 3405 if (ctxt->dst.type == OP_MEM)
3406 ctxt->dst.bytes = 2;
9dac77fa 3407 ctxt->dst.val = ctxt->ops->get_cr(ctxt, 0);
26d05cc7
AK		 3408 return X86EMUL_CONTINUE;
3409}
3410
3411static int em_lmsw(struct x86_emulate_ctxt *ctxt)
3412{
26d05cc7 3413 ctxt->ops->set_cr(ctxt, 0, (ctxt->ops->get_cr(ctxt, 0) & ~0x0eul)
9dac77fa
AK		 3414 | (ctxt->src.val & 0x0f));
3415 ctxt->dst.type = OP_NONE;
26d05cc7
AK		 3416 return X86EMUL_CONTINUE;
3417}
3418
d06e03ad
TY		 3419static int em_loop(struct x86_emulate_ctxt *ctxt)
3420{
234f3ce4
NA		 3421 int rc = X86EMUL_CONTINUE;
3422
01485a22 3423 register_address_increment(ctxt, VCPU_REGS_RCX, -1);
dd856efa 3424 if ((address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) != 0) &&
9dac77fa 3425 (ctxt->b == 0xe2 || test_cc(ctxt->b ^ 0x5, ctxt->eflags)))
234f3ce4 3426 rc = jmp_rel(ctxt, ctxt->src.val);
d06e03ad 3427
234f3ce4 3428 return rc;
d06e03ad
TY		 3429}
3430
3431static int em_jcxz(struct x86_emulate_ctxt *ctxt)
3432{
234f3ce4
NA		 3433 int rc = X86EMUL_CONTINUE;
3434
dd856efa 3435 if (address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0)
234f3ce4 3436 rc = jmp_rel(ctxt, ctxt->src.val);
d06e03ad 3437
234f3ce4 3438 return rc;
d06e03ad
TY		 3439}
3440
d7841a4b
TY		 3441static int em_in(struct x86_emulate_ctxt *ctxt)
3442{
3443 if (!pio_in_emulated(ctxt, ctxt->dst.bytes, ctxt->src.val,
3444 &ctxt->dst.val))
3445 return X86EMUL_IO_NEEDED;
3446
3447 return X86EMUL_CONTINUE;
3448}
3449
3450static int em_out(struct x86_emulate_ctxt *ctxt)
3451{
3452 ctxt->ops->pio_out_emulated(ctxt, ctxt->src.bytes, ctxt->dst.val,
3453 &ctxt->src.val, 1);
3454 /* Disable writeback. */
3455 ctxt->dst.type = OP_NONE;
3456 return X86EMUL_CONTINUE;
3457}
3458
f411e6cd
TY		 3459static int em_cli(struct x86_emulate_ctxt *ctxt)
3460{
3461 if (emulator_bad_iopl(ctxt))
3462 return emulate_gp(ctxt, 0);
3463
3464 ctxt->eflags &= ~X86_EFLAGS_IF;
3465 return X86EMUL_CONTINUE;
3466}
3467
3468static int em_sti(struct x86_emulate_ctxt *ctxt)
3469{
3470 if (emulator_bad_iopl(ctxt))
3471 return emulate_gp(ctxt, 0);
3472
3473 ctxt->interruptibility = KVM_X86_SHADOW_INT_STI;
3474 ctxt->eflags |= X86_EFLAGS_IF;
3475 return X86EMUL_CONTINUE;
3476}
3477
6d6eede4
AK		 3478static int em_cpuid(struct x86_emulate_ctxt *ctxt)
3479{
3480 u32 eax, ebx, ecx, edx;
3481
dd856efa
AK		 3482 eax = reg_read(ctxt, VCPU_REGS_RAX);
3483 ecx = reg_read(ctxt, VCPU_REGS_RCX);
6d6eede4 3484 ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx);
dd856efa
AK		 3485 *reg_write(ctxt, VCPU_REGS_RAX) = eax;
3486 *reg_write(ctxt, VCPU_REGS_RBX) = ebx;
3487 *reg_write(ctxt, VCPU_REGS_RCX) = ecx;
3488 *reg_write(ctxt, VCPU_REGS_RDX) = edx;
6d6eede4
AK		 3489 return X86EMUL_CONTINUE;
3490}
3491
98f73630
PB		 3492static int em_sahf(struct x86_emulate_ctxt *ctxt)
3493{
3494 u32 flags;
3495
3496 flags = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF;
3497 flags &= *reg_rmw(ctxt, VCPU_REGS_RAX) >> 8;
3498
3499 ctxt->eflags &= ~0xffUL;
3500 ctxt->eflags |= flags | X86_EFLAGS_FIXED;
3501 return X86EMUL_CONTINUE;
3502}
3503
2dd7caa0
AK		 3504static int em_lahf(struct x86_emulate_ctxt *ctxt)
3505{
dd856efa
AK		 3506 *reg_rmw(ctxt, VCPU_REGS_RAX) &= ~0xff00UL;
3507 *reg_rmw(ctxt, VCPU_REGS_RAX) |= (ctxt->eflags & 0xff) << 8;
2dd7caa0
AK		 3508 return X86EMUL_CONTINUE;
3509}
3510
9299836e
AK		 3511static int em_bswap(struct x86_emulate_ctxt *ctxt)
3512{
3513 switch (ctxt->op_bytes) {
3514#ifdef CONFIG_X86_64
3515 case 8:
3516 asm("bswap %0" : "+r"(ctxt->dst.val));
3517 break;
3518#endif
3519 default:
3520 asm("bswap %0" : "+r"(*(u32 *)&ctxt->dst.val));
3521 break;
3522 }
3523 return X86EMUL_CONTINUE;
3524}
3525
13e457e0
NA		 3526static int em_clflush(struct x86_emulate_ctxt *ctxt)
3527{
3528 /* emulating clflush regardless of cpuid */
3529 return X86EMUL_CONTINUE;
3530}
3531
cfec82cb
JR		 3532static bool valid_cr(int nr)
3533{
3534 switch (nr) {
3535 case 0:
3536 case 2 ... 4:
3537 case 8:
3538 return true;
3539 default:
3540 return false;
3541 }
3542}
3543
3544static int check_cr_read(struct x86_emulate_ctxt *ctxt)
3545{
9dac77fa 3546 if (!valid_cr(ctxt->modrm_reg))
cfec82cb
JR		 3547 return emulate_ud(ctxt);
3548
3549 return X86EMUL_CONTINUE;
3550}
3551
3552static int check_cr_write(struct x86_emulate_ctxt *ctxt)
3553{
9dac77fa
AK		 3554 u64 new_val = ctxt->src.val64;
3555 int cr = ctxt->modrm_reg;
c2ad2bb3 3556 u64 efer = 0;
cfec82cb
JR		 3557
3558 static u64 cr_reserved_bits[] = {
3559 0xffffffff00000000ULL,
3560 0, 0, 0, /* CR3 checked later */
3561 CR4_RESERVED_BITS,
3562 0, 0, 0,
3563 CR8_RESERVED_BITS,
3564 };
3565
3566 if (!valid_cr(cr))
3567 return emulate_ud(ctxt);
3568
3569 if (new_val & cr_reserved_bits[cr])
3570 return emulate_gp(ctxt, 0);
3571
3572 switch (cr) {
3573 case 0: {
c2ad2bb3 3574 u64 cr4;
cfec82cb
JR		 3575 if (((new_val & X86_CR0_PG) && !(new_val & X86_CR0_PE)) ||
3576 ((new_val & X86_CR0_NW) && !(new_val & X86_CR0_CD)))
3577 return emulate_gp(ctxt, 0);
3578
717746e3
AK		 3579 cr4 = ctxt->ops->get_cr(ctxt, 4);
3580 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
cfec82cb
JR		 3581
3582 if ((new_val & X86_CR0_PG) && (efer & EFER_LME) &&
3583 !(cr4 & X86_CR4_PAE))
3584 return emulate_gp(ctxt, 0);
3585
3586 break;
3587 }
3588 case 3: {
3589 u64 rsvd = 0;
3590
c2ad2bb3
AK		 3591 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
3592 if (efer & EFER_LMA)
9d88fca7 3593 rsvd = CR3_L_MODE_RESERVED_BITS & ~CR3_PCID_INVD;
cfec82cb
JR		 3594
3595 if (new_val & rsvd)
3596 return emulate_gp(ctxt, 0);
3597
3598 break;
3599 }
3600 case 4: {
717746e3 3601 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
cfec82cb
JR		 3602
3603 if ((efer & EFER_LMA) && !(new_val & X86_CR4_PAE))
3604 return emulate_gp(ctxt, 0);
3605
3606 break;
3607 }
3608 }
3609
3610 return X86EMUL_CONTINUE;
3611}
3612
3b88e41a
JR		 3613static int check_dr7_gd(struct x86_emulate_ctxt *ctxt)
3614{
3615 unsigned long dr7;
3616
717746e3 3617 ctxt->ops->get_dr(ctxt, 7, &dr7);
3b88e41a
JR		 3618
3619 /* Check if DR7.Global_Enable is set */
3620 return dr7 & (1 << 13);
3621}
3622
3623static int check_dr_read(struct x86_emulate_ctxt *ctxt)
3624{
9dac77fa 3625 int dr = ctxt->modrm_reg;
3b88e41a
JR		 3626 u64 cr4;
3627
3628 if (dr > 7)
3629 return emulate_ud(ctxt);
3630
717746e3 3631 cr4 = ctxt->ops->get_cr(ctxt, 4);
3b88e41a
JR		 3632 if ((cr4 & X86_CR4_DE) && (dr == 4 || dr == 5))
3633 return emulate_ud(ctxt);
3634
6d2a0526
NA		 3635 if (check_dr7_gd(ctxt)) {
3636 ulong dr6;
3637
3638 ctxt->ops->get_dr(ctxt, 6, &dr6);
3639 dr6 &= ~15;
3640 dr6 |= DR6_BD | DR6_RTM;
3641 ctxt->ops->set_dr(ctxt, 6, dr6);
3b88e41a 3642 return emulate_db(ctxt);
6d2a0526 3643 }
3b88e41a
JR		 3644
3645 return X86EMUL_CONTINUE;
3646}
3647
3648static int check_dr_write(struct x86_emulate_ctxt *ctxt)
3649{
9dac77fa
AK		 3650 u64 new_val = ctxt->src.val64;
3651 int dr = ctxt->modrm_reg;
3b88e41a
JR		 3652
3653 if ((dr == 6 || dr == 7) && (new_val & 0xffffffff00000000ULL))
3654 return emulate_gp(ctxt, 0);
3655
3656 return check_dr_read(ctxt);
3657}
3658
01de8b09
JR		 3659static int check_svme(struct x86_emulate_ctxt *ctxt)
3660{
3661 u64 efer;
3662
717746e3 3663 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
01de8b09
JR		 3664
3665 if (!(efer & EFER_SVME))
3666 return emulate_ud(ctxt);
3667
3668 return X86EMUL_CONTINUE;
3669}
3670
3671static int check_svme_pa(struct x86_emulate_ctxt *ctxt)
3672{
dd856efa 3673 u64 rax = reg_read(ctxt, VCPU_REGS_RAX);
01de8b09
JR		 3674
3675 /* Valid physical address? */
d4224449 3676 if (rax & 0xffff000000000000ULL)
01de8b09
JR		 3677 return emulate_gp(ctxt, 0);
3678
3679 return check_svme(ctxt);
3680}
3681
d7eb8203
JR		 3682static int check_rdtsc(struct x86_emulate_ctxt *ctxt)
3683{
717746e3 3684 u64 cr4 = ctxt->ops->get_cr(ctxt, 4);
d7eb8203 3685
717746e3 3686 if (cr4 & X86_CR4_TSD && ctxt->ops->cpl(ctxt))
d7eb8203
JR		 3687 return emulate_ud(ctxt);
3688
3689 return X86EMUL_CONTINUE;
3690}
3691
8061252e
JR		 3692static int check_rdpmc(struct x86_emulate_ctxt *ctxt)
3693{
717746e3 3694 u64 cr4 = ctxt->ops->get_cr(ctxt, 4);
dd856efa 3695 u64 rcx = reg_read(ctxt, VCPU_REGS_RCX);
8061252e 3696
717746e3 3697 if ((!(cr4 & X86_CR4_PCE) && ctxt->ops->cpl(ctxt)) ||
67f4d428 3698 ctxt->ops->check_pmc(ctxt, rcx))
8061252e
JR		 3699 return emulate_gp(ctxt, 0);
3700
3701 return X86EMUL_CONTINUE;
3702}
3703
f6511935
JR		 3704static int check_perm_in(struct x86_emulate_ctxt *ctxt)
3705{
9dac77fa
AK		 3706 ctxt->dst.bytes = min(ctxt->dst.bytes, 4u);
3707 if (!emulator_io_permited(ctxt, ctxt->src.val, ctxt->dst.bytes))
f6511935
JR		 3708 return emulate_gp(ctxt, 0);
3709
3710 return X86EMUL_CONTINUE;
3711}
3712
3713static int check_perm_out(struct x86_emulate_ctxt *ctxt)
3714{
9dac77fa
AK		 3715 ctxt->src.bytes = min(ctxt->src.bytes, 4u);
3716 if (!emulator_io_permited(ctxt, ctxt->dst.val, ctxt->src.bytes))
f6511935
JR		 3717 return emulate_gp(ctxt, 0);
3718
3719 return X86EMUL_CONTINUE;
3720}
3721
73fba5f4 3722#define D(_y) { .flags = (_y) }
d40a6898
PB		 3723#define DI(_y, _i) { .flags = (_y)|Intercept, .intercept = x86_intercept_##_i }
3724#define DIP(_y, _i, _p) { .flags = (_y)|Intercept|CheckPerm, \
3725 .intercept = x86_intercept_##_i, .check_perm = (_p) }
0b789eee 3726#define N D(NotImpl)
01de8b09 3727#define EXT(_f, _e) { .flags = ((_f) | RMExt), .u.group = (_e) }
1c2545be
TY		 3728#define G(_f, _g) { .flags = ((_f) | Group | ModRM), .u.group = (_g) }
3729#define GD(_f, _g) { .flags = ((_f) | GroupDual | ModRM), .u.gdual = (_g) }
39f062ff 3730#define ID(_f, _i) { .flags = ((_f) | InstrDual | ModRM), .u.idual = (_i) }
045a282c 3731#define E(_f, _e) { .flags = ((_f) | Escape | ModRM), .u.esc = (_e) }
73fba5f4 3732#define I(_f, _e) { .flags = (_f), .u.execute = (_e) }
e28bbd44 3733#define F(_f, _e) { .flags = (_f) | Fastop, .u.fastop = (_e) }
c4f035c6 3734#define II(_f, _e, _i) \
d40a6898 3735 { .flags = (_f)|Intercept, .u.execute = (_e), .intercept = x86_intercept_##_i }
d09beabd 3736#define IIP(_f, _e, _i, _p) \
d40a6898
PB		 3737 { .flags = (_f)|Intercept|CheckPerm, .u.execute = (_e), \
3738 .intercept = x86_intercept_##_i, .check_perm = (_p) }
aa97bb48 3739#define GP(_f, _g) { .flags = ((_f) | Prefix), .u.gprefix = (_g) }
73fba5f4 3740
8d8f4e9f 3741#define D2bv(_f) D((_f) | ByteOp), D(_f)
f6511935 3742#define D2bvIP(_f, _i, _p) DIP((_f) | ByteOp, _i, _p), DIP(_f, _i, _p)
8d8f4e9f 3743#define I2bv(_f, _e) I((_f) | ByteOp, _e), I(_f, _e)
f7857f35 3744#define F2bv(_f, _e) F((_f) | ByteOp, _e), F(_f, _e)
d7841a4b
TY		 3745#define I2bvIP(_f, _e, _i, _p) \
3746 IIP((_f) | ByteOp, _e, _i, _p), IIP(_f, _e, _i, _p)
8d8f4e9f 3747
fb864fbc
AK		 3748#define F6ALU(_f, _e) F2bv((_f) | DstMem | SrcReg | ModRM, _e), \
3749 F2bv(((_f) | DstReg | SrcMem | ModRM) & ~Lock, _e), \
3750 F2bv(((_f) & ~Lock) | DstAcc | SrcImm, _e)
6230f7fc 3751
0f54a321
NA		 3752static const struct opcode group7_rm0[] = {
3753 N,
3754 I(SrcNone | Priv | EmulateOnUD, em_vmcall),
3755 N, N, N, N, N, N,
3756};
3757
fd0a0d82 3758static const struct opcode group7_rm1[] = {
1c2545be
TY		 3759 DI(SrcNone | Priv, monitor),
3760 DI(SrcNone | Priv, mwait),
d7eb8203
JR		 3761 N, N, N, N, N, N,
3762};
3763
fd0a0d82 3764static const struct opcode group7_rm3[] = {
1c2545be 3765 DIP(SrcNone | Prot | Priv, vmrun, check_svme_pa),
b51e974f 3766 II(SrcNone | Prot | EmulateOnUD, em_vmmcall, vmmcall),
1c2545be
TY		 3767 DIP(SrcNone | Prot | Priv, vmload, check_svme_pa),
3768 DIP(SrcNone | Prot | Priv, vmsave, check_svme_pa),
3769 DIP(SrcNone | Prot | Priv, stgi, check_svme),
3770 DIP(SrcNone | Prot | Priv, clgi, check_svme),
3771 DIP(SrcNone | Prot | Priv, skinit, check_svme),
3772 DIP(SrcNone | Prot | Priv, invlpga, check_svme),
01de8b09 3773};
6230f7fc 3774
fd0a0d82 3775static const struct opcode group7_rm7[] = {
d7eb8203 3776 N,
1c2545be 3777 DIP(SrcNone, rdtscp, check_rdtsc),
d7eb8203
JR		 3778 N, N, N, N, N, N,
3779};
d67fc27a 3780
fd0a0d82 3781static const struct opcode group1[] = {
fb864fbc
AK		 3782 F(Lock, em_add),
3783 F(Lock | PageTable, em_or),
3784 F(Lock, em_adc),
3785 F(Lock, em_sbb),
3786 F(Lock | PageTable, em_and),
3787 F(Lock, em_sub),
3788 F(Lock, em_xor),
3789 F(NoWrite, em_cmp),
73fba5f4
AK		 3790};
3791
fd0a0d82 3792static const struct opcode group1A[] = {
ab708099 3793 I(DstMem | SrcNone | Mov | Stack | IncSP, em_pop), N, N, N, N, N, N, N,
73fba5f4
AK		 3794};
3795
007a3b54
AK		 3796static const struct opcode group2[] = {
3797 F(DstMem | ModRM, em_rol),
3798 F(DstMem | ModRM, em_ror),
3799 F(DstMem | ModRM, em_rcl),
3800 F(DstMem | ModRM, em_rcr),
3801 F(DstMem | ModRM, em_shl),
3802 F(DstMem | ModRM, em_shr),
3803 F(DstMem | ModRM, em_shl),
3804 F(DstMem | ModRM, em_sar),
3805};
3806
fd0a0d82 3807static const struct opcode group3[] = {
fb864fbc
AK		 3808 F(DstMem | SrcImm | NoWrite, em_test),
3809 F(DstMem | SrcImm | NoWrite, em_test),
45a1467d
AK		 3810 F(DstMem | SrcNone | Lock, em_not),
3811 F(DstMem | SrcNone | Lock, em_neg),
b9fa409b
AK		 3812 F(DstXacc | Src2Mem, em_mul_ex),
3813 F(DstXacc | Src2Mem, em_imul_ex),
b8c0b6ae
AK		 3814 F(DstXacc | Src2Mem, em_div_ex),
3815 F(DstXacc | Src2Mem, em_idiv_ex),
73fba5f4
AK		 3816};
3817
fd0a0d82 3818static const struct opcode group4[] = {
95413dc4
AK		 3819 F(ByteOp | DstMem | SrcNone | Lock, em_inc),
3820 F(ByteOp | DstMem | SrcNone | Lock, em_dec),
73fba5f4
AK		 3821 N, N, N, N, N, N,
3822};
3823
fd0a0d82 3824static const struct opcode group5[] = {
95413dc4
AK		 3825 F(DstMem | SrcNone | Lock, em_inc),
3826 F(DstMem | SrcNone | Lock, em_dec),
58b7075d 3827 I(SrcMem | NearBranch, em_call_near_abs),
1c2545be 3828 I(SrcMemFAddr | ImplicitOps | Stack, em_call_far),
58b7075d 3829 I(SrcMem | NearBranch, em_jmp_abs),
f7784046
NA		 3830 I(SrcMemFAddr | ImplicitOps, em_jmp_far),
3831 I(SrcMem | Stack, em_push), D(Undefined),
73fba5f4
AK		 3832};
3833
fd0a0d82 3834static const struct opcode group6[] = {
1c2545be
TY		 3835 DI(Prot, sldt),
3836 DI(Prot, str),
a14e579f 3837 II(Prot | Priv | SrcMem16, em_lldt, lldt),
80890006 3838 II(Prot | Priv | SrcMem16, em_ltr, ltr),
dee6bb70
JR		 3839 N, N, N, N,
3840};
3841
fd0a0d82 3842static const struct group_dual group7 = { {
606b1c3e
NA		 3843 II(Mov | DstMem, em_sgdt, sgdt),
3844 II(Mov | DstMem, em_sidt, sidt),
1c2545be
TY		 3845 II(SrcMem | Priv, em_lgdt, lgdt),
3846 II(SrcMem | Priv, em_lidt, lidt),
3847 II(SrcNone | DstMem | Mov, em_smsw, smsw), N,
3848 II(SrcMem16 | Mov | Priv, em_lmsw, lmsw),
3849 II(SrcMem | ByteOp | Priv | NoAccess, em_invlpg, invlpg),
73fba5f4 3850}, {
0f54a321 3851 EXT(0, group7_rm0),
5ef39c71 3852 EXT(0, group7_rm1),
01de8b09 3853 N, EXT(0, group7_rm3),
1c2545be
TY		 3854 II(SrcNone | DstMem | Mov, em_smsw, smsw), N,
3855 II(SrcMem16 | Mov | Priv, em_lmsw, lmsw),
3856 EXT(0, group7_rm7),
73fba5f4
AK		 3857} };
3858
fd0a0d82 3859static const struct opcode group8[] = {
73fba5f4 3860 N, N, N, N,
11c363ba
AK		 3861 F(DstMem | SrcImmByte | NoWrite, em_bt),
3862 F(DstMem | SrcImmByte | Lock | PageTable, em_bts),
3863 F(DstMem | SrcImmByte | Lock, em_btr),
3864 F(DstMem | SrcImmByte | Lock | PageTable, em_btc),
73fba5f4
AK		 3865};
3866
fd0a0d82 3867static const struct group_dual group9 = { {
1c2545be 3868 N, I(DstMem64 | Lock | PageTable, em_cmpxchg8b), N, N, N, N, N, N,
73fba5f4
AK		 3869}, {
3870 N, N, N, N, N, N, N, N,
3871} };
3872
fd0a0d82 3873static const struct opcode group11[] = {
1c2545be 3874 I(DstMem | SrcImm | Mov | PageTable, em_mov),
d5ae7ce8 3875 X7(D(Undefined)),
a4d4a7c1
AK		 3876};
3877
13e457e0 3878static const struct gprefix pfx_0f_ae_7 = {
3f6f1480 3879 I(SrcMem | ByteOp, em_clflush), N, N, N,
13e457e0
NA		 3880};
3881
3882static const struct group_dual group15 = { {
3883 N, N, N, N, N, N, N, GP(0, &pfx_0f_ae_7),
3884}, {
3885 N, N, N, N, N, N, N, N,
3886} };
3887
fd0a0d82 3888static const struct gprefix pfx_0f_6f_0f_7f = {
e5971755 3889 I(Mmx, em_mov), I(Sse | Aligned, em_mov), N, I(Sse | Unaligned, em_mov),
aa97bb48
AK		 3890};
3891
39f062ff
NA		 3892static const struct instr_dual instr_dual_0f_2b = {
3893 I(0, em_mov), N
3894};
3895
d5b77069 3896static const struct gprefix pfx_0f_2b = {
39f062ff 3897 ID(0, &instr_dual_0f_2b), ID(0, &instr_dual_0f_2b), N, N,
3e114eb4
AK		 3898};
3899
27ce8258 3900static const struct gprefix pfx_0f_28_0f_29 = {
6fec27d8 3901 I(Aligned, em_mov), I(Aligned, em_mov), N, N,
27ce8258
IM		 3902};
3903
0a37027e
AW		 3904static const struct gprefix pfx_0f_e7 = {
3905 N, I(Sse, em_mov), N, N,
3906};
3907
045a282c 3908static const struct escape escape_d9 = { {
16bebefe 3909 N, N, N, N, N, N, N, I(DstMem16 | Mov, em_fnstcw),
045a282c
GN		 3910}, {
3911 /* 0xC0 - 0xC7 */
3912 N, N, N, N, N, N, N, N,
3913 /* 0xC8 - 0xCF */
3914 N, N, N, N, N, N, N, N,
3915 /* 0xD0 - 0xC7 */
3916 N, N, N, N, N, N, N, N,
3917 /* 0xD8 - 0xDF */
3918 N, N, N, N, N, N, N, N,
3919 /* 0xE0 - 0xE7 */
3920 N, N, N, N, N, N, N, N,
3921 /* 0xE8 - 0xEF */
3922 N, N, N, N, N, N, N, N,
3923 /* 0xF0 - 0xF7 */
3924 N, N, N, N, N, N, N, N,
3925 /* 0xF8 - 0xFF */
3926 N, N, N, N, N, N, N, N,
3927} };
3928
3929static const struct escape escape_db = { {
3930 N, N, N, N, N, N, N, N,
3931}, {
3932 /* 0xC0 - 0xC7 */
3933 N, N, N, N, N, N, N, N,
3934 /* 0xC8 - 0xCF */
3935 N, N, N, N, N, N, N, N,
3936 /* 0xD0 - 0xC7 */
3937 N, N, N, N, N, N, N, N,
3938 /* 0xD8 - 0xDF */
3939 N, N, N, N, N, N, N, N,
3940 /* 0xE0 - 0xE7 */
3941 N, N, N, I(ImplicitOps, em_fninit), N, N, N, N,
3942 /* 0xE8 - 0xEF */
3943 N, N, N, N, N, N, N, N,
3944 /* 0xF0 - 0xF7 */
3945 N, N, N, N, N, N, N, N,
3946 /* 0xF8 - 0xFF */
3947 N, N, N, N, N, N, N, N,
3948} };
3949
3950static const struct escape escape_dd = { {
16bebefe 3951 N, N, N, N, N, N, N, I(DstMem16 | Mov, em_fnstsw),
045a282c
GN		 3952}, {
3953 /* 0xC0 - 0xC7 */
3954 N, N, N, N, N, N, N, N,
3955 /* 0xC8 - 0xCF */
3956 N, N, N, N, N, N, N, N,
3957 /* 0xD0 - 0xC7 */
3958 N, N, N, N, N, N, N, N,
3959 /* 0xD8 - 0xDF */
3960 N, N, N, N, N, N, N, N,
3961 /* 0xE0 - 0xE7 */
3962 N, N, N, N, N, N, N, N,
3963 /* 0xE8 - 0xEF */
3964 N, N, N, N, N, N, N, N,
3965 /* 0xF0 - 0xF7 */
3966 N, N, N, N, N, N, N, N,
3967 /* 0xF8 - 0xFF */
3968 N, N, N, N, N, N, N, N,
3969} };
3970
39f062ff
NA		 3971static const struct instr_dual instr_dual_0f_c3 = {
3972 I(DstMem | SrcReg | ModRM | No16 | Mov, em_mov), N
3973};
3974
fd0a0d82 3975static const struct opcode opcode_table[256] = {
73fba5f4 3976 /* 0x00 - 0x07 */
fb864fbc 3977 F6ALU(Lock, em_add),
1cd196ea
AK		 3978 I(ImplicitOps | Stack | No64 | Src2ES, em_push_sreg),
3979 I(ImplicitOps | Stack | No64 | Src2ES, em_pop_sreg),
73fba5f4 3980 /* 0x08 - 0x0F */
fb864fbc 3981 F6ALU(Lock | PageTable, em_or),
1cd196ea
AK		 3982 I(ImplicitOps | Stack | No64 | Src2CS, em_push_sreg),
3983 N,
73fba5f4 3984 /* 0x10 - 0x17 */
fb864fbc 3985 F6ALU(Lock, em_adc),
1cd196ea
AK		 3986 I(ImplicitOps | Stack | No64 | Src2SS, em_push_sreg),
3987 I(ImplicitOps | Stack | No64 | Src2SS, em_pop_sreg),
73fba5f4 3988 /* 0x18 - 0x1F */
fb864fbc 3989 F6ALU(Lock, em_sbb),
1cd196ea
AK		 3990 I(ImplicitOps | Stack | No64 | Src2DS, em_push_sreg),
3991 I(ImplicitOps | Stack | No64 | Src2DS, em_pop_sreg),
73fba5f4 3992 /* 0x20 - 0x27 */
fb864fbc 3993 F6ALU(Lock | PageTable, em_and), N, N,
73fba5f4 3994 /* 0x28 - 0x2F */
fb864fbc 3995 F6ALU(Lock, em_sub), N, I(ByteOp | DstAcc | No64, em_das),
73fba5f4 3996 /* 0x30 - 0x37 */
fb864fbc 3997 F6ALU(Lock, em_xor), N, N,
73fba5f4 3998 /* 0x38 - 0x3F */
fb864fbc 3999 F6ALU(NoWrite, em_cmp), N, N,
73fba5f4 4000 /* 0x40 - 0x4F */
95413dc4 4001 X8(F(DstReg, em_inc)), X8(F(DstReg, em_dec)),
73fba5f4 4002 /* 0x50 - 0x57 */
63540382 4003 X8(I(SrcReg | Stack, em_push)),
73fba5f4 4004 /* 0x58 - 0x5F */
c54fe504 4005 X8(I(DstReg | Stack, em_pop)),
73fba5f4 4006 /* 0x60 - 0x67 */
b96a7fad
TY		 4007 I(ImplicitOps | Stack | No64, em_pusha),
4008 I(ImplicitOps | Stack | No64, em_popa),
73fba5f4
AK		 4009 N, D(DstReg | SrcMem32 | ModRM | Mov) /* movsxd (x86/64) */ ,
4010 N, N, N, N,
4011 /* 0x68 - 0x6F */
d46164db
AK		 4012 I(SrcImm | Mov | Stack, em_push),
4013 I(DstReg | SrcMem | ModRM | Src2Imm, em_imul_3op),
f3a1b9f4
AK		 4014 I(SrcImmByte | Mov | Stack, em_push),
4015 I(DstReg | SrcMem | ModRM | Src2ImmByte, em_imul_3op),
b3356bf0 4016 I2bvIP(DstDI | SrcDX | Mov | String | Unaligned, em_in, ins, check_perm_in), /* insb, insw/insd */
2b5e97e1 4017 I2bvIP(SrcSI | DstDX | String, em_out, outs, check_perm_out), /* outsb, outsw/outsd */
73fba5f4 4018 /* 0x70 - 0x7F */
58b7075d 4019 X16(D(SrcImmByte | NearBranch)),
73fba5f4 4020 /* 0x80 - 0x87 */
1c2545be
TY		 4021 G(ByteOp | DstMem | SrcImm, group1),
4022 G(DstMem | SrcImm, group1),
4023 G(ByteOp | DstMem | SrcImm | No64, group1),
4024 G(DstMem | SrcImmByte, group1),
fb864fbc 4025 F2bv(DstMem | SrcReg | ModRM | NoWrite, em_test),
d5ae7ce8 4026 I2bv(DstMem | SrcReg | ModRM | Lock | PageTable, em_xchg),
73fba5f4 4027 /* 0x88 - 0x8F */
d5ae7ce8 4028 I2bv(DstMem | SrcReg | ModRM | Mov | PageTable, em_mov),
b9eac5f4 4029 I2bv(DstReg | SrcMem | ModRM | Mov, em_mov),
d5ae7ce8 4030 I(DstMem | SrcNone | ModRM | Mov | PageTable, em_mov_rm_sreg),
1bd5f469
TY		 4031 D(ModRM | SrcMem | NoAccess | DstReg),
4032 I(ImplicitOps | SrcMem16 | ModRM, em_mov_sreg_rm),
4033 G(0, group1A),
73fba5f4 4034 /* 0x90 - 0x97 */
bf608f88 4035 DI(SrcAcc | DstReg, pause), X7(D(SrcAcc | DstReg)),
73fba5f4 4036 /* 0x98 - 0x9F */
61429142 4037 D(DstAcc | SrcNone), I(ImplicitOps | SrcAcc, em_cwd),
cc4feed5 4038 I(SrcImmFAddr | No64, em_call_far), N,
62aaa2f0 4039 II(ImplicitOps | Stack, em_pushf, pushf),
98f73630
PB		 4040 II(ImplicitOps | Stack, em_popf, popf),
4041 I(ImplicitOps, em_sahf), I(ImplicitOps, em_lahf),
73fba5f4 4042 /* 0xA0 - 0xA7 */
b9eac5f4 4043 I2bv(DstAcc | SrcMem | Mov | MemAbs, em_mov),
d5ae7ce8 4044 I2bv(DstMem | SrcAcc | Mov | MemAbs | PageTable, em_mov),
b9eac5f4 4045 I2bv(SrcSI | DstDI | Mov | String, em_mov),
5aca3722 4046 F2bv(SrcSI | DstDI | String | NoWrite, em_cmp_r),
73fba5f4 4047 /* 0xA8 - 0xAF */
fb864fbc 4048 F2bv(DstAcc | SrcImm | NoWrite, em_test),
b9eac5f4
AK		 4049 I2bv(SrcAcc | DstDI | Mov | String, em_mov),
4050 I2bv(SrcSI | DstAcc | Mov | String, em_mov),
5aca3722 4051 F2bv(SrcAcc | DstDI | String | NoWrite, em_cmp_r),
73fba5f4 4052 /* 0xB0 - 0xB7 */
b9eac5f4 4053 X8(I(ByteOp | DstReg | SrcImm | Mov, em_mov)),
73fba5f4 4054 /* 0xB8 - 0xBF */
5e2c6883 4055 X8(I(DstReg | SrcImm64 | Mov, em_mov)),
73fba5f4 4056 /* 0xC0 - 0xC7 */
007a3b54 4057 G(ByteOp | Src2ImmByte, group2), G(Src2ImmByte, group2),
58b7075d
NA		 4058 I(ImplicitOps | NearBranch | SrcImmU16, em_ret_near_imm),
4059 I(ImplicitOps | NearBranch, em_ret),
d4b4325f
AK		 4060 I(DstReg | SrcMemFAddr | ModRM | No64 | Src2ES, em_lseg),
4061 I(DstReg | SrcMemFAddr | ModRM | No64 | Src2DS, em_lseg),
a4d4a7c1 4062 G(ByteOp, group11), G(0, group11),
73fba5f4 4063 /* 0xC8 - 0xCF */
612e89f0 4064 I(Stack | SrcImmU16 | Src2ImmByte, em_enter), I(Stack, em_leave),
3261107e
BR		 4065 I(ImplicitOps | Stack | SrcImmU16, em_ret_far_imm),
4066 I(ImplicitOps | Stack, em_ret_far),
3c6e276f 4067 D(ImplicitOps), DI(SrcImmByte, intn),
db5b0762 4068 D(ImplicitOps | No64), II(ImplicitOps, em_iret, iret),
73fba5f4 4069 /* 0xD0 - 0xD7 */
007a3b54
AK		 4070 G(Src2One | ByteOp, group2), G(Src2One, group2),
4071 G(Src2CL | ByteOp, group2), G(Src2CL, group2),
a035d5c6 4072 I(DstAcc | SrcImmUByte | No64, em_aam),
326f578f
PB		 4073 I(DstAcc | SrcImmUByte | No64, em_aad),
4074 F(DstAcc | ByteOp | No64, em_salc),
7fa57952 4075 I(DstAcc | SrcXLat | ByteOp, em_mov),
73fba5f4 4076 /* 0xD8 - 0xDF */
045a282c 4077 N, E(0, &escape_d9), N, E(0, &escape_db), N, E(0, &escape_dd), N, N,
73fba5f4 4078 /* 0xE0 - 0xE7 */
58b7075d
NA		 4079 X3(I(SrcImmByte | NearBranch, em_loop)),
4080 I(SrcImmByte | NearBranch, em_jcxz),
d7841a4b
TY		 4081 I2bvIP(SrcImmUByte | DstAcc, em_in, in, check_perm_in),
4082 I2bvIP(SrcAcc | DstImmUByte, em_out, out, check_perm_out),
73fba5f4 4083 /* 0xE8 - 0xEF */
58b7075d
NA		 4084 I(SrcImm | NearBranch, em_call), D(SrcImm | ImplicitOps | NearBranch),
4085 I(SrcImmFAddr | No64, em_jmp_far),
4086 D(SrcImmByte | ImplicitOps | NearBranch),
d7841a4b
TY		 4087 I2bvIP(SrcDX | DstAcc, em_in, in, check_perm_in),
4088 I2bvIP(SrcAcc | DstDX, em_out, out, check_perm_out),
73fba5f4 4089 /* 0xF0 - 0xF7 */
bf608f88 4090 N, DI(ImplicitOps, icebp), N, N,
3c6e276f
AK		 4091 DI(ImplicitOps | Priv, hlt), D(ImplicitOps),
4092 G(ByteOp, group3), G(0, group3),
73fba5f4 4093 /* 0xF8 - 0xFF */
f411e6cd
TY		 4094 D(ImplicitOps), D(ImplicitOps),
4095 I(ImplicitOps, em_cli), I(ImplicitOps, em_sti),
73fba5f4
AK		 4096 D(ImplicitOps), D(ImplicitOps), G(0, group4), G(0, group5),
4097};
4098
fd0a0d82 4099static const struct opcode twobyte_table[256] = {
73fba5f4 4100 /* 0x00 - 0x0F */
dee6bb70 4101 G(0, group6), GD(0, &group7), N, N,
b51e974f 4102 N, I(ImplicitOps | EmulateOnUD, em_syscall),
db5b0762 4103 II(ImplicitOps | Priv, em_clts, clts), N,
3c6e276f 4104 DI(ImplicitOps | Priv, invd), DI(ImplicitOps | Priv, wbinvd), N, N,
3f6f1480 4105 N, D(ImplicitOps | ModRM | SrcMem | NoAccess), N, N,
73fba5f4 4106 /* 0x10 - 0x1F */
103f98ea 4107 N, N, N, N, N, N, N, N,
3f6f1480
NA		 4108 D(ImplicitOps | ModRM | SrcMem | NoAccess),
4109 N, N, N, N, N, N, D(ImplicitOps | ModRM | SrcMem | NoAccess),
73fba5f4 4110 /* 0x20 - 0x2F */
9b88ae99
NA		 4111 DIP(ModRM | DstMem | Priv | Op3264 | NoMod, cr_read, check_cr_read),
4112 DIP(ModRM | DstMem | Priv | Op3264 | NoMod, dr_read, check_dr_read),
4113 IIP(ModRM | SrcMem | Priv | Op3264 | NoMod, em_cr_write, cr_write,
4114 check_cr_write),
4115 IIP(ModRM | SrcMem | Priv | Op3264 | NoMod, em_dr_write, dr_write,
4116 check_dr_write),
73fba5f4 4117 N, N, N, N,
27ce8258
IM		 4118 GP(ModRM | DstReg | SrcMem | Mov | Sse, &pfx_0f_28_0f_29),
4119 GP(ModRM | DstMem | SrcReg | Mov | Sse, &pfx_0f_28_0f_29),
d5b77069 4120 N, GP(ModRM | DstMem | SrcReg | Mov | Sse, &pfx_0f_2b),
3e114eb4 4121 N, N, N, N,
73fba5f4 4122 /* 0x30 - 0x3F */
e1e210b0 4123 II(ImplicitOps | Priv, em_wrmsr, wrmsr),
8061252e 4124 IIP(ImplicitOps, em_rdtsc, rdtsc, check_rdtsc),
e1e210b0 4125 II(ImplicitOps | Priv, em_rdmsr, rdmsr),
222d21aa 4126 IIP(ImplicitOps, em_rdpmc, rdpmc, check_rdpmc),
b51e974f
BP		 4127 I(ImplicitOps | EmulateOnUD, em_sysenter),
4128 I(ImplicitOps | Priv | EmulateOnUD, em_sysexit),
d867162c 4129 N, N,
73fba5f4
AK		 4130 N, N, N, N, N, N, N, N,
4131 /* 0x40 - 0x4F */
140bad89 4132 X16(D(DstReg | SrcMem | ModRM)),
73fba5f4
AK		 4133 /* 0x50 - 0x5F */
4134 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
4135 /* 0x60 - 0x6F */
aa97bb48
AK		 4136 N, N, N, N,
4137 N, N, N, N,
4138 N, N, N, N,
4139 N, N, N, GP(SrcMem | DstReg | ModRM | Mov, &pfx_0f_6f_0f_7f),
73fba5f4 4140 /* 0x70 - 0x7F */
aa97bb48
AK		 4141 N, N, N, N,
4142 N, N, N, N,
4143 N, N, N, N,
4144 N, N, N, GP(SrcReg | DstMem | ModRM | Mov, &pfx_0f_6f_0f_7f),
73fba5f4 4145 /* 0x80 - 0x8F */
58b7075d 4146 X16(D(SrcImm | NearBranch)),
73fba5f4 4147 /* 0x90 - 0x9F */
ee45b58e 4148 X16(D(ByteOp | DstMem | SrcNone | ModRM| Mov)),
73fba5f4 4149 /* 0xA0 - 0xA7 */
1cd196ea 4150 I(Stack | Src2FS, em_push_sreg), I(Stack | Src2FS, em_pop_sreg),
11c363ba
AK		 4151 II(ImplicitOps, em_cpuid, cpuid),
4152 F(DstMem | SrcReg | ModRM | BitOp | NoWrite, em_bt),
0bdea068
AK		 4153 F(DstMem | SrcReg | Src2ImmByte | ModRM, em_shld),
4154 F(DstMem | SrcReg | Src2CL | ModRM, em_shld), N, N,
73fba5f4 4155 /* 0xA8 - 0xAF */
1cd196ea 4156 I(Stack | Src2GS, em_push_sreg), I(Stack | Src2GS, em_pop_sreg),
d5ae7ce8 4157 DI(ImplicitOps, rsm),
11c363ba 4158 F(DstMem | SrcReg | ModRM | BitOp | Lock | PageTable, em_bts),
0bdea068
AK		 4159 F(DstMem | SrcReg | Src2ImmByte | ModRM, em_shrd),
4160 F(DstMem | SrcReg | Src2CL | ModRM, em_shrd),
13e457e0 4161 GD(0, &group15), F(DstReg | SrcMem | ModRM, em_imul),
73fba5f4 4162 /* 0xB0 - 0xB7 */
2fcf5c8a 4163 I2bv(DstMem | SrcReg | ModRM | Lock | PageTable | SrcWrite, em_cmpxchg),
d4b4325f 4164 I(DstReg | SrcMemFAddr | ModRM | Src2SS, em_lseg),
11c363ba 4165 F(DstMem | SrcReg | ModRM | BitOp | Lock, em_btr),
d4b4325f
AK		 4166 I(DstReg | SrcMemFAddr | ModRM | Src2FS, em_lseg),
4167 I(DstReg | SrcMemFAddr | ModRM | Src2GS, em_lseg),
2adb5ad9 4168 D(DstReg | SrcMem8 | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov),
73fba5f4
AK		 4169 /* 0xB8 - 0xBF */
4170 N, N,
ce7faab2 4171 G(BitOp, group8),
11c363ba
AK		 4172 F(DstMem | SrcReg | ModRM | BitOp | Lock | PageTable, em_btc),
4173 F(DstReg | SrcMem | ModRM, em_bsf), F(DstReg | SrcMem | ModRM, em_bsr),
2adb5ad9 4174 D(DstReg | SrcMem8 | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov),
9299836e 4175 /* 0xC0 - 0xC7 */
e47a5f5f 4176 F2bv(DstMem | SrcReg | ModRM | SrcWrite | Lock, em_xadd),
39f062ff 4177 N, ID(0, &instr_dual_0f_c3),
73fba5f4 4178 N, N, N, GD(0, &group9),
9299836e
AK		 4179 /* 0xC8 - 0xCF */
4180 X8(I(DstReg, em_bswap)),
73fba5f4
AK		 4181 /* 0xD0 - 0xDF */
4182 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
4183 /* 0xE0 - 0xEF */
0a37027e
AW		 4184 N, N, N, N, N, N, N, GP(SrcReg | DstMem | ModRM | Mov, &pfx_0f_e7),
4185 N, N, N, N, N, N, N, N,
73fba5f4
AK		 4186 /* 0xF0 - 0xFF */
4187 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N
4188};
4189
39f062ff
NA		 4190static const struct instr_dual instr_dual_0f_38_f0 = {
4191 I(DstReg | SrcMem | Mov, em_movbe), N
4192};
4193
4194static const struct instr_dual instr_dual_0f_38_f1 = {
4195 I(DstMem | SrcReg | Mov, em_movbe), N
4196};
4197
0bc5eedb 4198static const struct gprefix three_byte_0f_38_f0 = {
39f062ff 4199 ID(0, &instr_dual_0f_38_f0), N, N, N
0bc5eedb
BP		 4200};
4201
4202static const struct gprefix three_byte_0f_38_f1 = {
39f062ff 4203 ID(0, &instr_dual_0f_38_f1), N, N, N
0bc5eedb
BP		 4204};
4205
4206/*
4207 * Insns below are selected by the prefix which indexed by the third opcode
4208 * byte.
4209 */
4210static const struct opcode opcode_map_0f_38[256] = {
4211 /* 0x00 - 0x7f */
4212 X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N),
84cffe49
BP		 4213 /* 0x80 - 0xef */
4214 X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N),
4215 /* 0xf0 - 0xf1 */
53bb4f78
NA		 4216 GP(EmulateOnUD | ModRM, &three_byte_0f_38_f0),
4217 GP(EmulateOnUD | ModRM, &three_byte_0f_38_f1),
84cffe49
BP		 4218 /* 0xf2 - 0xff */
4219 N, N, X4(N), X8(N)
0bc5eedb
BP		 4220};
4221
73fba5f4
AK		 4222#undef D
4223#undef N
4224#undef G
4225#undef GD
4226#undef I
aa97bb48 4227#undef GP
01de8b09 4228#undef EXT
73fba5f4 4229
8d8f4e9f 4230#undef D2bv
f6511935 4231#undef D2bvIP
8d8f4e9f 4232#undef I2bv
d7841a4b 4233#undef I2bvIP
d67fc27a 4234#undef I6ALU
8d8f4e9f 4235
9dac77fa 4236static unsigned imm_size(struct x86_emulate_ctxt *ctxt)
39f21ee5
AK		 4237{
4238 unsigned size;
4239
9dac77fa 4240 size = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes;
39f21ee5
AK		 4241 if (size == 8)
4242 size = 4;
4243 return size;
4244}
4245
4246static int decode_imm(struct x86_emulate_ctxt *ctxt, struct operand *op,
4247 unsigned size, bool sign_extension)
4248{
39f21ee5
AK		 4249 int rc = X86EMUL_CONTINUE;
4250
4251 op->type = OP_IMM;
4252 op->bytes = size;
9dac77fa 4253 op->addr.mem.ea = ctxt->_eip;
39f21ee5
AK		 4254 /* NB. Immediates are sign-extended as necessary. */
4255 switch (op->bytes) {
4256 case 1:
e85a1085 4257 op->val = insn_fetch(s8, ctxt);
39f21ee5
AK		 4258 break;
4259 case 2:
e85a1085 4260 op->val = insn_fetch(s16, ctxt);
39f21ee5
AK		 4261 break;
4262 case 4:
e85a1085 4263 op->val = insn_fetch(s32, ctxt);
39f21ee5 4264 break;
5e2c6883
NA		 4265 case 8:
4266 op->val = insn_fetch(s64, ctxt);
4267 break;
39f21ee5
AK		 4268 }
4269 if (!sign_extension) {
4270 switch (op->bytes) {
4271 case 1:
4272 op->val &= 0xff;
4273 break;
4274 case 2:
4275 op->val &= 0xffff;
4276 break;
4277 case 4:
4278 op->val &= 0xffffffff;
4279 break;
4280 }
4281 }
4282done:
4283 return rc;
4284}
4285
a9945549
AK		 4286static int decode_operand(struct x86_emulate_ctxt *ctxt, struct operand *op,
4287 unsigned d)
4288{
4289 int rc = X86EMUL_CONTINUE;
4290
4291 switch (d) {
4292 case OpReg:
2adb5ad9 4293 decode_register_operand(ctxt, op);
a9945549
AK		 4294 break;
4295 case OpImmUByte:
608aabe3 4296 rc = decode_imm(ctxt, op, 1, false);
a9945549
AK		 4297 break;
4298 case OpMem:
41ddf978 4299 ctxt->memop.bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes;
0fe59128
AK		 4300 mem_common:
4301 *op = ctxt->memop;
4302 ctxt->memopp = op;
96888977 4303 if (ctxt->d & BitOp)
a9945549
AK		 4304 fetch_bit_operand(ctxt);
4305 op->orig_val = op->val;
4306 break;
41ddf978 4307 case OpMem64:
aaa05f24 4308 ctxt->memop.bytes = (ctxt->op_bytes == 8) ? 16 : 8;
41ddf978 4309 goto mem_common;
a9945549
AK		 4310 case OpAcc:
4311 op->type = OP_REG;
4312 op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes;
dd856efa 4313 op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX);
a9945549
AK		 4314 fetch_register_operand(op);
4315 op->orig_val = op->val;
4316 break;
820207c8
AK		 4317 case OpAccLo:
4318 op->type = OP_REG;
4319 op->bytes = (ctxt->d & ByteOp) ? 2 : ctxt->op_bytes;
4320 op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX);
4321 fetch_register_operand(op);
4322 op->orig_val = op->val;
4323 break;
4324 case OpAccHi:
4325 if (ctxt->d & ByteOp) {
4326 op->type = OP_NONE;
4327 break;
4328 }
4329 op->type = OP_REG;
4330 op->bytes = ctxt->op_bytes;
4331 op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX);
4332 fetch_register_operand(op);
4333 op->orig_val = op->val;
4334 break;
a9945549
AK		 4335 case OpDI:
4336 op->type = OP_MEM;
4337 op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes;
4338 op->addr.mem.ea =
01485a22 4339 register_address(ctxt, VCPU_REGS_RDI);
a9945549
AK		 4340 op->addr.mem.seg = VCPU_SREG_ES;
4341 op->val = 0;
b3356bf0 4342 op->count = 1;
a9945549
AK		 4343 break;
4344 case OpDX:
4345 op->type = OP_REG;
4346 op->bytes = 2;
dd856efa 4347 op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX);
a9945549
AK		 4348 fetch_register_operand(op);
4349 break;
4dd6a57d 4350 case OpCL:
d29b9d7e 4351 op->type = OP_IMM;
4dd6a57d 4352 op->bytes = 1;
dd856efa 4353 op->val = reg_read(ctxt, VCPU_REGS_RCX) & 0xff;
4dd6a57d
AK		 4354 break;
4355 case OpImmByte:
4356 rc = decode_imm(ctxt, op, 1, true);
4357 break;
4358 case OpOne:
d29b9d7e 4359 op->type = OP_IMM;
4dd6a57d
AK		 4360 op->bytes = 1;
4361 op->val = 1;
4362 break;
4363 case OpImm:
4364 rc = decode_imm(ctxt, op, imm_size(ctxt), true);
4365 break;
5e2c6883
NA		 4366 case OpImm64:
4367 rc = decode_imm(ctxt, op, ctxt->op_bytes, true);
4368 break;
28867cee
AK		 4369 case OpMem8:
4370 ctxt->memop.bytes = 1;
660696d1 4371 if (ctxt->memop.type == OP_REG) {
aa9ac1a6
GN		 4372 ctxt->memop.addr.reg = decode_register(ctxt,
4373 ctxt->modrm_rm, true);
660696d1
GN		 4374 fetch_register_operand(&ctxt->memop);
4375 }
28867cee 4376 goto mem_common;
0fe59128
AK		 4377 case OpMem16:
4378 ctxt->memop.bytes = 2;
4379 goto mem_common;
4380 case OpMem32:
4381 ctxt->memop.bytes = 4;
4382 goto mem_common;
4383 case OpImmU16:
4384 rc = decode_imm(ctxt, op, 2, false);
4385 break;
4386 case OpImmU:
4387 rc = decode_imm(ctxt, op, imm_size(ctxt), false);
4388 break;
4389 case OpSI:
4390 op->type = OP_MEM;
4391 op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes;
4392 op->addr.mem.ea =
01485a22 4393 register_address(ctxt, VCPU_REGS_RSI);
573e80fe 4394 op->addr.mem.seg = ctxt->seg_override;
0fe59128 4395 op->val = 0;
b3356bf0 4396 op->count = 1;
0fe59128 4397 break;
7fa57952
PB		 4398 case OpXLat:
4399 op->type = OP_MEM;
4400 op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes;
4401 op->addr.mem.ea =
01485a22 4402 address_mask(ctxt,
7fa57952
PB		 4403 reg_read(ctxt, VCPU_REGS_RBX) +
4404 (reg_read(ctxt, VCPU_REGS_RAX) & 0xff));
573e80fe 4405 op->addr.mem.seg = ctxt->seg_override;
7fa57952
PB		 4406 op->val = 0;
4407 break;
0fe59128
AK		 4408 case OpImmFAddr:
4409 op->type = OP_IMM;
4410 op->addr.mem.ea = ctxt->_eip;
4411 op->bytes = ctxt->op_bytes + 2;
4412 insn_fetch_arr(op->valptr, op->bytes, ctxt);
4413 break;
4414 case OpMemFAddr:
4415 ctxt->memop.bytes = ctxt->op_bytes + 2;
4416 goto mem_common;
c191a7a0 4417 case OpES:
d29b9d7e 4418 op->type = OP_IMM;
c191a7a0
AK		 4419 op->val = VCPU_SREG_ES;
4420 break;
4421 case OpCS:
d29b9d7e 4422 op->type = OP_IMM;
c191a7a0
AK		 4423 op->val = VCPU_SREG_CS;
4424 break;
4425 case OpSS:
d29b9d7e 4426 op->type = OP_IMM;
c191a7a0
AK		 4427 op->val = VCPU_SREG_SS;
4428 break;
4429 case OpDS:
d29b9d7e 4430 op->type = OP_IMM;
c191a7a0
AK		 4431 op->val = VCPU_SREG_DS;
4432 break;
4433 case OpFS:
d29b9d7e 4434 op->type = OP_IMM;
c191a7a0
AK		 4435 op->val = VCPU_SREG_FS;
4436 break;
4437 case OpGS:
d29b9d7e 4438 op->type = OP_IMM;
c191a7a0
AK		 4439 op->val = VCPU_SREG_GS;
4440 break;
a9945549
AK		 4441 case OpImplicit:
4442 /* Special instructions do their own operand decoding. */
4443 default:
4444 op->type = OP_NONE; /* Disable writeback. */
4445 break;
4446 }
4447
4448done:
4449 return rc;
4450}
4451
ef5d75cc 4452int x86_decode_insn(struct x86_emulate_ctxt *ctxt, void *insn, int insn_len)
dde7e6d1 4453{
dde7e6d1
AK		 4454 int rc = X86EMUL_CONTINUE;
4455 int mode = ctxt->mode;
46561646 4456 int def_op_bytes, def_ad_bytes, goffset, simd_prefix;
0d7cdee8 4457 bool op_prefix = false;
573e80fe 4458 bool has_seg_override = false;
46561646 4459 struct opcode opcode;
dde7e6d1 4460
f09ed83e
AK		 4461 ctxt->memop.type = OP_NONE;
4462 ctxt->memopp = NULL;
9dac77fa 4463 ctxt->_eip = ctxt->eip;
17052f16
PB		 4464 ctxt->fetch.ptr = ctxt->fetch.data;
4465 ctxt->fetch.end = ctxt->fetch.data + insn_len;
1ce19dc1 4466 ctxt->opcode_len = 1;
dc25e89e 4467 if (insn_len > 0)
9dac77fa 4468 memcpy(ctxt->fetch.data, insn, insn_len);
285ca9e9 4469 else {
9506d57d 4470 rc = __do_insn_fetch_bytes(ctxt, 1);
285ca9e9
PB		 4471 if (rc != X86EMUL_CONTINUE)
4472 return rc;
4473 }
dde7e6d1
AK		 4474
4475 switch (mode) {
4476 case X86EMUL_MODE_REAL:
4477 case X86EMUL_MODE_VM86:
4478 case X86EMUL_MODE_PROT16:
4479 def_op_bytes = def_ad_bytes = 2;
4480 break;
4481 case X86EMUL_MODE_PROT32:
4482 def_op_bytes = def_ad_bytes = 4;
4483 break;
4484#ifdef CONFIG_X86_64
4485 case X86EMUL_MODE_PROT64:
4486 def_op_bytes = 4;
4487 def_ad_bytes = 8;
4488 break;
4489#endif
4490 default:
1d2887e2 4491 return EMULATION_FAILED;
dde7e6d1
AK		 4492 }
4493
9dac77fa
AK		 4494 ctxt->op_bytes = def_op_bytes;
4495 ctxt->ad_bytes = def_ad_bytes;
dde7e6d1
AK		 4496
4497 /* Legacy prefixes. */
4498 for (;;) {
e85a1085 4499 switch (ctxt->b = insn_fetch(u8, ctxt)) {
dde7e6d1 4500 case 0x66: /* operand-size override */
0d7cdee8 4501 op_prefix = true;
dde7e6d1 4502 /* switch between 2/4 bytes */
9dac77fa 4503 ctxt->op_bytes = def_op_bytes ^ 6;
dde7e6d1
AK		 4504 break;
4505 case 0x67: /* address-size override */
4506 if (mode == X86EMUL_MODE_PROT64)
4507 /* switch between 4/8 bytes */
9dac77fa 4508 ctxt->ad_bytes = def_ad_bytes ^ 12;
dde7e6d1
AK		 4509 else
4510 /* switch between 2/4 bytes */
9dac77fa 4511 ctxt->ad_bytes = def_ad_bytes ^ 6;
dde7e6d1
AK		 4512 break;
4513 case 0x26: /* ES override */
4514 case 0x2e: /* CS override */
4515 case 0x36: /* SS override */
4516 case 0x3e: /* DS override */
573e80fe
BD		 4517 has_seg_override = true;
4518 ctxt->seg_override = (ctxt->b >> 3) & 3;
dde7e6d1
AK		 4519 break;
4520 case 0x64: /* FS override */
4521 case 0x65: /* GS override */
573e80fe
BD		 4522 has_seg_override = true;
4523 ctxt->seg_override = ctxt->b & 7;
dde7e6d1
AK		 4524 break;
4525 case 0x40 ... 0x4f: /* REX */
4526 if (mode != X86EMUL_MODE_PROT64)
4527 goto done_prefixes;
9dac77fa 4528 ctxt->rex_prefix = ctxt->b;
dde7e6d1
AK		 4529 continue;
4530 case 0xf0: /* LOCK */
9dac77fa 4531 ctxt->lock_prefix = 1;
dde7e6d1
AK		 4532 break;
4533 case 0xf2: /* REPNE/REPNZ */
dde7e6d1 4534 case 0xf3: /* REP/REPE/REPZ */
9dac77fa 4535 ctxt->rep_prefix = ctxt->b;
dde7e6d1
AK		 4536 break;
4537 default:
4538 goto done_prefixes;
4539 }
4540
4541 /* Any legacy prefix after a REX prefix nullifies its effect. */
4542
9dac77fa 4543 ctxt->rex_prefix = 0;
dde7e6d1
AK		 4544 }
4545
4546done_prefixes:
4547
4548 /* REX prefix. */
9dac77fa
AK		 4549 if (ctxt->rex_prefix & 8)
4550 ctxt->op_bytes = 8; /* REX.W */
dde7e6d1
AK		 4551
4552 /* Opcode byte(s). */
9dac77fa 4553 opcode = opcode_table[ctxt->b];
d3ad6243 4554 /* Two-byte opcode? */
9dac77fa 4555 if (ctxt->b == 0x0f) {
1ce19dc1 4556 ctxt->opcode_len = 2;
e85a1085 4557 ctxt->b = insn_fetch(u8, ctxt);
9dac77fa 4558 opcode = twobyte_table[ctxt->b];
0bc5eedb
BP		 4559
4560 /* 0F_38 opcode map */
4561 if (ctxt->b == 0x38) {
4562 ctxt->opcode_len = 3;
4563 ctxt->b = insn_fetch(u8, ctxt);
4564 opcode = opcode_map_0f_38[ctxt->b];
4565 }
dde7e6d1 4566 }
9dac77fa 4567 ctxt->d = opcode.flags;
dde7e6d1 4568
9f4260e7
TY		 4569 if (ctxt->d & ModRM)
4570 ctxt->modrm = insn_fetch(u8, ctxt);
4571
7fe864dc
NA		 4572 /* vex-prefix instructions are not implemented */
4573 if (ctxt->opcode_len == 1 && (ctxt->b == 0xc5 || ctxt->b == 0xc4) &&
d14cb5df 4574 (mode == X86EMUL_MODE_PROT64 || (ctxt->modrm & 0xc0) == 0xc0)) {
7fe864dc
NA		 4575 ctxt->d = NotImpl;
4576 }
4577
9dac77fa
AK		 4578 while (ctxt->d & GroupMask) {
4579 switch (ctxt->d & GroupMask) {
46561646 4580 case Group:
9dac77fa 4581 goffset = (ctxt->modrm >> 3) & 7;
46561646
AK		 4582 opcode = opcode.u.group[goffset];
4583 break;
4584 case GroupDual:
9dac77fa
AK		 4585 goffset = (ctxt->modrm >> 3) & 7;
4586 if ((ctxt->modrm >> 6) == 3)
46561646
AK		 4587 opcode = opcode.u.gdual->mod3[goffset];
4588 else
4589 opcode = opcode.u.gdual->mod012[goffset];
4590 break;
4591 case RMExt:
9dac77fa 4592 goffset = ctxt->modrm & 7;
01de8b09 4593 opcode = opcode.u.group[goffset];
46561646
AK		 4594 break;
4595 case Prefix:
9dac77fa 4596 if (ctxt->rep_prefix && op_prefix)
1d2887e2 4597 return EMULATION_FAILED;
9dac77fa 4598 simd_prefix = op_prefix ? 0x66 : ctxt->rep_prefix;
46561646
AK		 4599 switch (simd_prefix) {
4600 case 0x00: opcode = opcode.u.gprefix->pfx_no; break;
4601 case 0x66: opcode = opcode.u.gprefix->pfx_66; break;
4602 case 0xf2: opcode = opcode.u.gprefix->pfx_f2; break;
4603 case 0xf3: opcode = opcode.u.gprefix->pfx_f3; break;
4604 }
4605 break;
045a282c
GN		 4606 case Escape:
4607 if (ctxt->modrm > 0xbf)
4608 opcode = opcode.u.esc->high[ctxt->modrm - 0xc0];
4609 else
4610 opcode = opcode.u.esc->op[(ctxt->modrm >> 3) & 7];
4611 break;
39f062ff
NA		 4612 case InstrDual:
4613 if ((ctxt->modrm >> 6) == 3)
4614 opcode = opcode.u.idual->mod3;
4615 else
4616 opcode = opcode.u.idual->mod012;
4617 break;
46561646 4618 default:
1d2887e2 4619 return EMULATION_FAILED;
0d7cdee8 4620 }
46561646 4621
b1ea50b2 4622 ctxt->d &= ~(u64)GroupMask;
9dac77fa 4623 ctxt->d |= opcode.flags;
0d7cdee8
AK		 4624 }
4625
e24186e0
PB		 4626 /* Unrecognised? */
4627 if (ctxt->d == 0)
4628 return EMULATION_FAILED;
4629
9dac77fa 4630 ctxt->execute = opcode.u.execute;
dde7e6d1 4631
3a6095a0
NA		 4632 if (unlikely(ctxt->ud) && likely(!(ctxt->d & EmulateOnUD)))
4633 return EMULATION_FAILED;
4634
d40a6898 4635 if (unlikely(ctxt->d &
ed9aad21
NA		 4636 (NotImpl|Stack|Op3264|Sse|Mmx|Intercept|CheckPerm|NearBranch|
4637 No16))) {
d40a6898
PB		 4638 /*
4639 * These are copied unconditionally here, and checked unconditionally
4640 * in x86_emulate_insn.
4641 */
4642 ctxt->check_perm = opcode.check_perm;
4643 ctxt->intercept = opcode.intercept;
dde7e6d1 4644
d40a6898
PB		 4645 if (ctxt->d & NotImpl)
4646 return EMULATION_FAILED;
d867162c 4647
58b7075d
NA		 4648 if (mode == X86EMUL_MODE_PROT64) {
4649 if (ctxt->op_bytes == 4 && (ctxt->d & Stack))
4650 ctxt->op_bytes = 8;
4651 else if (ctxt->d & NearBranch)
4652 ctxt->op_bytes = 8;
4653 }
7f9b4b75 4654
d40a6898
PB		 4655 if (ctxt->d & Op3264) {
4656 if (mode == X86EMUL_MODE_PROT64)
4657 ctxt->op_bytes = 8;
4658 else
4659 ctxt->op_bytes = 4;
4660 }
4661
ed9aad21
NA		 4662 if ((ctxt->d & No16) && ctxt->op_bytes == 2)
4663 ctxt->op_bytes = 4;
4664
d40a6898
PB		 4665 if (ctxt->d & Sse)
4666 ctxt->op_bytes = 16;
4667 else if (ctxt->d & Mmx)
4668 ctxt->op_bytes = 8;
4669 }
1253791d 4670
dde7e6d1 4671 /* ModRM and SIB bytes. */
9dac77fa 4672 if (ctxt->d & ModRM) {
f09ed83e 4673 rc = decode_modrm(ctxt, &ctxt->memop);
573e80fe
BD		 4674 if (!has_seg_override) {
4675 has_seg_override = true;
4676 ctxt->seg_override = ctxt->modrm_seg;
4677 }
9dac77fa 4678 } else if (ctxt->d & MemAbs)
f09ed83e 4679 rc = decode_abs(ctxt, &ctxt->memop);
dde7e6d1
AK		 4680 if (rc != X86EMUL_CONTINUE)
4681 goto done;
4682
573e80fe
BD		 4683 if (!has_seg_override)
4684 ctxt->seg_override = VCPU_SREG_DS;
dde7e6d1 4685
573e80fe 4686 ctxt->memop.addr.mem.seg = ctxt->seg_override;
dde7e6d1 4687
dde7e6d1
AK		 4688 /*
4689 * Decode and fetch the source operand: register, memory
4690 * or immediate.
4691 */
0fe59128 4692 rc = decode_operand(ctxt, &ctxt->src, (ctxt->d >> SrcShift) & OpMask);
39f21ee5
AK		 4693 if (rc != X86EMUL_CONTINUE)
4694 goto done;
4695
dde7e6d1
AK		 4696 /*
4697 * Decode and fetch the second source operand: register, memory
4698 * or immediate.
4699 */
4dd6a57d 4700 rc = decode_operand(ctxt, &ctxt->src2, (ctxt->d >> Src2Shift) & OpMask);
39f21ee5
AK		 4701 if (rc != X86EMUL_CONTINUE)
4702 goto done;
4703
dde7e6d1 4704 /* Decode and fetch the destination operand: register or memory. */
a9945549 4705 rc = decode_operand(ctxt, &ctxt->dst, (ctxt->d >> DstShift) & OpMask);
dde7e6d1 4706
41061cdb 4707 if (ctxt->rip_relative)
1c1c35ae
NA		 4708 ctxt->memopp->addr.mem.ea = address_mask(ctxt,
4709 ctxt->memopp->addr.mem.ea + ctxt->_eip);
cb16c348 4710
a430c916 4711done:
1d2887e2 4712 return (rc != X86EMUL_CONTINUE) ? EMULATION_FAILED : EMULATION_OK;
dde7e6d1
AK		 4713}
4714
1cb3f3ae
XG		 4715bool x86_page_table_writing_insn(struct x86_emulate_ctxt *ctxt)
4716{
4717 return ctxt->d & PageTable;
4718}
4719
3e2f65d5
GN		 4720static bool string_insn_completed(struct x86_emulate_ctxt *ctxt)
4721{
3e2f65d5
GN		 4722 /* The second termination condition only applies for REPE
4723 * and REPNE. Test if the repeat string operation prefix is
4724 * REPE/REPZ or REPNE/REPNZ and if it's the case it tests the
4725 * corresponding termination condition according to:
4726 * - if REPE/REPZ and ZF = 0 then done
4727 * - if REPNE/REPNZ and ZF = 1 then done
4728 */
9dac77fa
AK		 4729 if (((ctxt->b == 0xa6) || (ctxt->b == 0xa7) ||
4730 (ctxt->b == 0xae) || (ctxt->b == 0xaf))
4731 && (((ctxt->rep_prefix == REPE_PREFIX) &&
3e2f65d5 4732 ((ctxt->eflags & EFLG_ZF) == 0))
9dac77fa 4733 || ((ctxt->rep_prefix == REPNE_PREFIX) &&
3e2f65d5
GN		 4734 ((ctxt->eflags & EFLG_ZF) == EFLG_ZF))))
4735 return true;
4736
4737 return false;
4738}
4739
cbe2c9d3
AK		 4740static int flush_pending_x87_faults(struct x86_emulate_ctxt *ctxt)
4741{
4742 bool fault = false;
4743
4744 ctxt->ops->get_fpu(ctxt);
4745 asm volatile("1: fwait \n\t"
4746 "2: \n\t"
4747 ".pushsection .fixup,\"ax\" \n\t"
4748 "3: \n\t"
4749 "movb $1, %[fault] \n\t"
4750 "jmp 2b \n\t"
4751 ".popsection \n\t"
4752 _ASM_EXTABLE(1b, 3b)
38e8a2dd 4753 : [fault]"+qm"(fault));
cbe2c9d3
AK		 4754 ctxt->ops->put_fpu(ctxt);
4755
4756 if (unlikely(fault))
4757 return emulate_exception(ctxt, MF_VECTOR, 0, false);
4758
4759 return X86EMUL_CONTINUE;
4760}
4761
4762static void fetch_possible_mmx_operand(struct x86_emulate_ctxt *ctxt,
4763 struct operand *op)
4764{
4765 if (op->type == OP_MM)
4766 read_mmx_reg(ctxt, &op->mm_val, op->addr.mm);
4767}
4768
e28bbd44
AK		 4769static int fastop(struct x86_emulate_ctxt *ctxt, void (*fop)(struct fastop *))
4770{
4771 ulong flags = (ctxt->eflags & EFLAGS_MASK) | X86_EFLAGS_IF;
b9fa409b
AK		 4772 if (!(ctxt->d & ByteOp))
4773 fop += __ffs(ctxt->dst.bytes) * FASTOP_SIZE;
e28bbd44 4774 asm("push %[flags]; popf; call *%[fastop]; pushf; pop %[flags]\n"
b8c0b6ae
AK		 4775 : "+a"(ctxt->dst.val), "+d"(ctxt->src.val), [flags]"+D"(flags),
4776 [fastop]"+S"(fop)
4777 : "c"(ctxt->src2.val));
e28bbd44 4778 ctxt->eflags = (ctxt->eflags & ~EFLAGS_MASK) | (flags & EFLAGS_MASK);
b8c0b6ae
AK		 4779 if (!fop) /* exception is returned in fop variable */
4780 return emulate_de(ctxt);
e28bbd44
AK		 4781 return X86EMUL_CONTINUE;
4782}
dd856efa 4783
1498507a
BD		 4784void init_decode_cache(struct x86_emulate_ctxt *ctxt)
4785{
573e80fe
BD		 4786 memset(&ctxt->rip_relative, 0,
4787 (void *)&ctxt->modrm - (void *)&ctxt->rip_relative);
1498507a 4788
1498507a
BD		 4789 ctxt->io_read.pos = 0;
4790 ctxt->io_read.end = 0;
1498507a
BD		 4791 ctxt->mem_read.end = 0;
4792}
4793
7b105ca2 4794int x86_emulate_insn(struct x86_emulate_ctxt *ctxt)
8b4caf66 4795{
0225fb50 4796 const struct x86_emulate_ops *ops = ctxt->ops;
1b30eaa8 4797 int rc = X86EMUL_CONTINUE;
9dac77fa 4798 int saved_dst_type = ctxt->dst.type;
8b4caf66 4799
9dac77fa 4800 ctxt->mem_read.pos = 0;
310b5d30 4801
e24186e0
PB		 4802 /* LOCK prefix is allowed only with some instructions */
4803 if (ctxt->lock_prefix && (!(ctxt->d & Lock) || ctxt->dst.type != OP_MEM)) {
35d3d4a1 4804 rc = emulate_ud(ctxt);
1161624f
GN		 4805 goto done;
4806 }
4807
e24186e0 4808 if ((ctxt->d & SrcMask) == SrcMemFAddr && ctxt->src.type != OP_MEM) {
35d3d4a1 4809 rc = emulate_ud(ctxt);
d380a5e4
GN		 4810 goto done;
4811 }
4812
d40a6898
PB		 4813 if (unlikely(ctxt->d &
4814 (No64|Undefined|Sse|Mmx|Intercept|CheckPerm|Priv|Prot|String))) {
4815 if ((ctxt->mode == X86EMUL_MODE_PROT64 && (ctxt->d & No64)) ||
4816 (ctxt->d & Undefined)) {
4817 rc = emulate_ud(ctxt);
4818 goto done;
4819 }
1253791d 4820
d40a6898
PB		 4821 if (((ctxt->d & (Sse|Mmx)) && ((ops->get_cr(ctxt, 0) & X86_CR0_EM)))
4822 || ((ctxt->d & Sse) && !(ops->get_cr(ctxt, 4) & X86_CR4_OSFXSR))) {
4823 rc = emulate_ud(ctxt);
cbe2c9d3 4824 goto done;
d40a6898 4825 }
cbe2c9d3 4826
d40a6898
PB		 4827 if ((ctxt->d & (Sse|Mmx)) && (ops->get_cr(ctxt, 0) & X86_CR0_TS)) {
4828 rc = emulate_nm(ctxt);
c4f035c6 4829 goto done;
d40a6898 4830 }
c4f035c6 4831
d40a6898
PB		 4832 if (ctxt->d & Mmx) {
4833 rc = flush_pending_x87_faults(ctxt);
4834 if (rc != X86EMUL_CONTINUE)
4835 goto done;
4836 /*
4837 * Now that we know the fpu is exception safe, we can fetch
4838 * operands from it.
4839 */
4840 fetch_possible_mmx_operand(ctxt, &ctxt->src);
4841 fetch_possible_mmx_operand(ctxt, &ctxt->src2);
4842 if (!(ctxt->d & Mov))
4843 fetch_possible_mmx_operand(ctxt, &ctxt->dst);
4844 }
e92805ac 4845
685bbf4a 4846 if (unlikely(ctxt->guest_mode) && (ctxt->d & Intercept)) {
d40a6898
PB		 4847 rc = emulator_check_intercept(ctxt, ctxt->intercept,
4848 X86_ICPT_PRE_EXCEPT);
4849 if (rc != X86EMUL_CONTINUE)
4850 goto done;
4851 }
8ea7d6ae 4852
64a38292
NA		 4853 /* Instruction can only be executed in protected mode */
4854 if ((ctxt->d & Prot) && ctxt->mode < X86EMUL_MODE_PROT16) {
4855 rc = emulate_ud(ctxt);
4856 goto done;
4857 }
4858
d40a6898
PB		 4859 /* Privileged instruction can be executed only in CPL=0 */
4860 if ((ctxt->d & Priv) && ops->cpl(ctxt)) {
68efa764
NA		 4861 if (ctxt->d & PrivUD)
4862 rc = emulate_ud(ctxt);
4863 else
4864 rc = emulate_gp(ctxt, 0);
d09beabd 4865 goto done;
d40a6898 4866 }
d09beabd 4867
d40a6898 4868 /* Do instruction specific permission checks */
685bbf4a 4869 if (ctxt->d & CheckPerm) {
d40a6898
PB		 4870 rc = ctxt->check_perm(ctxt);
4871 if (rc != X86EMUL_CONTINUE)
4872 goto done;
4873 }
4874
685bbf4a 4875 if (unlikely(ctxt->guest_mode) && (ctxt->d & Intercept)) {
d40a6898
PB		 4876 rc = emulator_check_intercept(ctxt, ctxt->intercept,
4877 X86_ICPT_POST_EXCEPT);
4878 if (rc != X86EMUL_CONTINUE)
4879 goto done;
4880 }
4881
4882 if (ctxt->rep_prefix && (ctxt->d & String)) {
4883 /* All REP prefixes have the same first termination condition */
4884 if (address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0) {
4885 ctxt->eip = ctxt->_eip;
4467c3f1 4886 ctxt->eflags &= ~EFLG_RF;
d40a6898
PB		 4887 goto done;
4888 }
b9fa9d6b 4889 }
b9fa9d6b
AK		 4890 }
4891
9dac77fa
AK		 4892 if ((ctxt->src.type == OP_MEM) && !(ctxt->d & NoAccess)) {
4893 rc = segmented_read(ctxt, ctxt->src.addr.mem,
4894 ctxt->src.valptr, ctxt->src.bytes);
b60d513c 4895 if (rc != X86EMUL_CONTINUE)
8b4caf66 4896 goto done;
9dac77fa 4897 ctxt->src.orig_val64 = ctxt->src.val64;
8b4caf66
LV		 4898 }
4899
9dac77fa
AK		 4900 if (ctxt->src2.type == OP_MEM) {
4901 rc = segmented_read(ctxt, ctxt->src2.addr.mem,
4902 &ctxt->src2.val, ctxt->src2.bytes);
e35b7b9c
GN		 4903 if (rc != X86EMUL_CONTINUE)
4904 goto done;
4905 }
4906
9dac77fa 4907 if ((ctxt->d & DstMask) == ImplicitOps)
8b4caf66
LV		 4908 goto special_insn;
4909
4910
9dac77fa 4911 if ((ctxt->dst.type == OP_MEM) && !(ctxt->d & Mov)) {
69f55cb1 4912 /* optimisation - avoid slow emulated read if Mov */
9dac77fa
AK		 4913 rc = segmented_read(ctxt, ctxt->dst.addr.mem,
4914 &ctxt->dst.val, ctxt->dst.bytes);
c205fb7d
NA		 4915 if (rc != X86EMUL_CONTINUE) {
4916 if (rc == X86EMUL_PROPAGATE_FAULT &&
4917 ctxt->exception.vector == PF_VECTOR)
4918 ctxt->exception.error_code |= PFERR_WRITE_MASK;
69f55cb1 4919 goto done;
c205fb7d 4920 }
038e51de 4921 }
9dac77fa 4922 ctxt->dst.orig_val = ctxt->dst.val;
038e51de 4923
018a98db
AK		 4924special_insn:
4925
685bbf4a 4926 if (unlikely(ctxt->guest_mode) && (ctxt->d & Intercept)) {
9dac77fa 4927 rc = emulator_check_intercept(ctxt, ctxt->intercept,
8a76d7f2 4928 X86_ICPT_POST_MEMACCESS);
c4f035c6
AK		 4929 if (rc != X86EMUL_CONTINUE)
4930 goto done;
4931 }
4932
b9a1ecb9
NA		 4933 if (ctxt->rep_prefix && (ctxt->d & String))
4934 ctxt->eflags |= EFLG_RF;
4935 else
4936 ctxt->eflags &= ~EFLG_RF;
4467c3f1 4937
9dac77fa 4938 if (ctxt->execute) {
e28bbd44
AK		 4939 if (ctxt->d & Fastop) {
4940 void (*fop)(struct fastop *) = (void *)ctxt->execute;
4941 rc = fastop(ctxt, fop);
4942 if (rc != X86EMUL_CONTINUE)
4943 goto done;
4944 goto writeback;
4945 }
9dac77fa 4946 rc = ctxt->execute(ctxt);
ef65c889
AK		 4947 if (rc != X86EMUL_CONTINUE)
4948 goto done;
4949 goto writeback;
4950 }
4951
1ce19dc1 4952 if (ctxt->opcode_len == 2)
6aa8b732 4953 goto twobyte_insn;
0bc5eedb
BP		 4954 else if (ctxt->opcode_len == 3)
4955 goto threebyte_insn;
6aa8b732 4956
9dac77fa 4957 switch (ctxt->b) {
6aa8b732 4958 case 0x63: /* movsxd */
8b4caf66 4959 if (ctxt->mode != X86EMUL_MODE_PROT64)
6aa8b732 4960 goto cannot_emulate;
9dac77fa 4961 ctxt->dst.val = (s32) ctxt->src.val;
6aa8b732 4962 break;
b2833e3c 4963 case 0x70 ... 0x7f: /* jcc (short) */
9dac77fa 4964 if (test_cc(ctxt->b, ctxt->eflags))
234f3ce4 4965 rc = jmp_rel(ctxt, ctxt->src.val);
018a98db 4966 break;
7e0b54b1 4967 case 0x8d: /* lea r16/r32, m */
9dac77fa 4968 ctxt->dst.val = ctxt->src.addr.mem.ea;
7e0b54b1 4969 break;
3d9e77df 4970 case 0x90 ... 0x97: /* nop / xchg reg, rax */
dd856efa 4971 if (ctxt->dst.addr.reg == reg_rmw(ctxt, VCPU_REGS_RAX))
a825f5cc
NA		 4972 ctxt->dst.type = OP_NONE;
4973 else
4974 rc = em_xchg(ctxt);
e4f973ae 4975 break;
e8b6fa70 4976 case 0x98: /* cbw/cwde/cdqe */
9dac77fa
AK		 4977 switch (ctxt->op_bytes) {
4978 case 2: ctxt->dst.val = (s8)ctxt->dst.val; break;
4979 case 4: ctxt->dst.val = (s16)ctxt->dst.val; break;
4980 case 8: ctxt->dst.val = (s32)ctxt->dst.val; break;
e8b6fa70
WY		 4981 }
4982 break;
6e154e56 4983 case 0xcc: /* int3 */
5c5df76b
TY		 4984 rc = emulate_int(ctxt, 3);
4985 break;
6e154e56 4986 case 0xcd: /* int n */
9dac77fa 4987 rc = emulate_int(ctxt, ctxt->src.val);
6e154e56
MG		 4988 break;
4989 case 0xce: /* into */
5c5df76b
TY		 4990 if (ctxt->eflags & EFLG_OF)
4991 rc = emulate_int(ctxt, 4);
6e154e56 4992 break;
1a52e051 4993 case 0xe9: /* jmp rel */
db5b0762 4994 case 0xeb: /* jmp rel short */
234f3ce4 4995 rc = jmp_rel(ctxt, ctxt->src.val);
9dac77fa 4996 ctxt->dst.type = OP_NONE; /* Disable writeback. */
1a52e051 4997 break;
111de5d6 4998 case 0xf4: /* hlt */
6c3287f7 4999 ctxt->ops->halt(ctxt);
19fdfa0d 5000 break;
111de5d6
AK		 5001 case 0xf5: /* cmc */
5002 /* complement carry flag from eflags reg */
5003 ctxt->eflags ^= EFLG_CF;
111de5d6
AK		 5004 break;
5005 case 0xf8: /* clc */
5006 ctxt->eflags &= ~EFLG_CF;
111de5d6 5007 break;
8744aa9a
MG		 5008 case 0xf9: /* stc */
5009 ctxt->eflags |= EFLG_CF;
5010 break;
fb4616f4
MG		 5011 case 0xfc: /* cld */
5012 ctxt->eflags &= ~EFLG_DF;
fb4616f4
MG		 5013 break;
5014 case 0xfd: /* std */
5015 ctxt->eflags |= EFLG_DF;
fb4616f4 5016 break;
91269b8f
AK		 5017 default:
5018 goto cannot_emulate;
6aa8b732 5019 }
018a98db 5020
7d9ddaed
AK		 5021 if (rc != X86EMUL_CONTINUE)
5022 goto done;
5023
018a98db 5024writeback:
fb32b1ed
AK		 5025 if (ctxt->d & SrcWrite) {
5026 BUG_ON(ctxt->src.type == OP_MEM || ctxt->src.type == OP_MEM_STR);
5027 rc = writeback(ctxt, &ctxt->src);
5028 if (rc != X86EMUL_CONTINUE)
5029 goto done;
5030 }
ee212297
NA		 5031 if (!(ctxt->d & NoWrite)) {
5032 rc = writeback(ctxt, &ctxt->dst);
5033 if (rc != X86EMUL_CONTINUE)
5034 goto done;
5035 }
018a98db 5036
5cd21917
GN		 5037 /*
5038 * restore dst type in case the decoding will be reused
5039 * (happens for string instruction )
5040 */
9dac77fa 5041 ctxt->dst.type = saved_dst_type;
5cd21917 5042
9dac77fa 5043 if ((ctxt->d & SrcMask) == SrcSI)
f3bd64c6 5044 string_addr_inc(ctxt, VCPU_REGS_RSI, &ctxt->src);
a682e354 5045
9dac77fa 5046 if ((ctxt->d & DstMask) == DstDI)
f3bd64c6 5047 string_addr_inc(ctxt, VCPU_REGS_RDI, &ctxt->dst);
d9271123 5048
9dac77fa 5049 if (ctxt->rep_prefix && (ctxt->d & String)) {
b3356bf0 5050 unsigned int count;
9dac77fa 5051 struct read_cache *r = &ctxt->io_read;
b3356bf0
GN		 5052 if ((ctxt->d & SrcMask) == SrcSI)
5053 count = ctxt->src.count;
5054 else
5055 count = ctxt->dst.count;
01485a22 5056 register_address_increment(ctxt, VCPU_REGS_RCX, -count);
3e2f65d5 5057
d2ddd1c4
GN		 5058 if (!string_insn_completed(ctxt)) {
5059 /*
5060 * Re-enter guest when pio read ahead buffer is empty
5061 * or, if it is not used, after each 1024 iteration.
5062 */
dd856efa 5063 if ((r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&
d2ddd1c4
GN		 5064 (r->end == 0 || r->end != r->pos)) {
5065 /*
5066 * Reset read cache. Usually happens before
5067 * decode, but since instruction is restarted
5068 * we have to do it here.
5069 */
9dac77fa 5070 ctxt->mem_read.end = 0;
dd856efa 5071 writeback_registers(ctxt);
d2ddd1c4
GN		 5072 return EMULATION_RESTART;
5073 }
5074 goto done; /* skip rip writeback */
0fa6ccbd 5075 }
b9a1ecb9 5076 ctxt->eflags &= ~EFLG_RF;
5cd21917 5077 }
d2ddd1c4 5078
9dac77fa 5079 ctxt->eip = ctxt->_eip;
018a98db
AK		 5080
5081done:
e0ad0b47
PB		 5082 if (rc == X86EMUL_PROPAGATE_FAULT) {
5083 WARN_ON(ctxt->exception.vector > 0x1f);
da9cb575 5084 ctxt->have_exception = true;
e0ad0b47 5085 }
775fde86
JR		 5086 if (rc == X86EMUL_INTERCEPTED)
5087 return EMULATION_INTERCEPTED;
5088
dd856efa
AK		 5089 if (rc == X86EMUL_CONTINUE)
5090 writeback_registers(ctxt);
5091
d2ddd1c4 5092 return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK;
6aa8b732
AK		 5093
5094twobyte_insn:
9dac77fa 5095 switch (ctxt->b) {
018a98db 5096 case 0x09: /* wbinvd */
cfb22375 5097 (ctxt->ops->wbinvd)(ctxt);
f5f48ee1
SY		 5098 break;
5099 case 0x08: /* invd */
018a98db
AK		 5100 case 0x0d: /* GrpP (prefetch) */
5101 case 0x18: /* Grp16 (prefetch/nop) */
103f98ea 5102 case 0x1f: /* nop */
018a98db
AK		 5103 break;
5104 case 0x20: /* mov cr, reg */
9dac77fa 5105 ctxt->dst.val = ops->get_cr(ctxt, ctxt->modrm_reg);
018a98db 5106 break;
6aa8b732 5107 case 0x21: /* mov from dr to reg */
9dac77fa 5108 ops->get_dr(ctxt, ctxt->modrm_reg, &ctxt->dst.val);
6aa8b732 5109 break;
6aa8b732 5110 case 0x40 ... 0x4f: /* cmov */
140bad89
NA		 5111 if (test_cc(ctxt->b, ctxt->eflags))
5112 ctxt->dst.val = ctxt->src.val;
5113 else if (ctxt->mode != X86EMUL_MODE_PROT64 ||
5114 ctxt->op_bytes != 4)
9dac77fa 5115 ctxt->dst.type = OP_NONE; /* no writeback */
6aa8b732 5116 break;
b2833e3c 5117 case 0x80 ... 0x8f: /* jnz rel, etc*/
9dac77fa 5118 if (test_cc(ctxt->b, ctxt->eflags))
234f3ce4 5119 rc = jmp_rel(ctxt, ctxt->src.val);
018a98db 5120 break;
ee45b58e 5121 case 0x90 ... 0x9f: /* setcc r/m8 */
9dac77fa 5122 ctxt->dst.val = test_cc(ctxt->b, ctxt->eflags);
ee45b58e 5123 break;
6aa8b732 5124 case 0xb6 ... 0xb7: /* movzx */
9dac77fa 5125 ctxt->dst.bytes = ctxt->op_bytes;
361cad2b 5126 ctxt->dst.val = (ctxt->src.bytes == 1) ? (u8) ctxt->src.val
9dac77fa 5127 : (u16) ctxt->src.val;
6aa8b732 5128 break;
6aa8b732 5129 case 0xbe ... 0xbf: /* movsx */
9dac77fa 5130 ctxt->dst.bytes = ctxt->op_bytes;
361cad2b 5131 ctxt->dst.val = (ctxt->src.bytes == 1) ? (s8) ctxt->src.val :
9dac77fa 5132 (s16) ctxt->src.val;
6aa8b732 5133 break;
91269b8f
AK		 5134 default:
5135 goto cannot_emulate;
6aa8b732 5136 }
7d9ddaed 5137
0bc5eedb
BP		 5138threebyte_insn:
5139
7d9ddaed
AK		 5140 if (rc != X86EMUL_CONTINUE)
5141 goto done;
5142
6aa8b732
AK		 5143 goto writeback;
5144
5145cannot_emulate:
a0c0ab2f 5146 return EMULATION_FAILED;
6aa8b732 5147}
dd856efa
AK		 5148
5149void emulator_invalidate_register_cache(struct x86_emulate_ctxt *ctxt)
5150{
5151 invalidate_registers(ctxt);
5152}
5153
5154void emulator_writeback_register_cache(struct x86_emulate_ctxt *ctxt)
5155{
5156 writeback_registers(ctxt);
5157}
Linux kernel - Deliverables
This page took 1.215391 seconds and 5 git commands to generate.