projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: x86 emulator: change OUT instruction to use dst instead of src
[deliverable/linux.git] / arch / x86 / kvm / emulate.c
CommitLineData
6aa8b732 1/******************************************************************************
56e82318 2 * emulate.c
6aa8b732
AK		 3 *
4 * Generic x86 (32-bit and 64-bit) instruction decoder and emulator.
5 *
6 * Copyright (c) 2005 Keir Fraser
7 *
8 * Linux coding style, mod r/m decoder, segment base fixes, real-mode
dcc0766b 9 * privileged instructions:
6aa8b732
AK		 10 *
11 * Copyright (C) 2006 Qumranet
221d059d 12 * Copyright 2010 Red Hat, Inc. and/or its affilates.
6aa8b732
AK		 13 *
14 * Avi Kivity <avi@qumranet.com>
15 * Yaniv Kamay <yaniv@qumranet.com>
16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 *
20 * From: xen-unstable 10676:af9809f51f81a3c43f276f00c81a52ef558afda4
21 */
22
23#ifndef __KERNEL__
24#include <stdio.h>
25#include <stdint.h>
26#include <public/xen.h>
d77c26fc 27#define DPRINTF(_f, _a ...) printf(_f , ## _a)
6aa8b732 28#else
edf88417 29#include <linux/kvm_host.h>
5fdbf976 30#include "kvm_cache_regs.h"
6aa8b732
AK		 31#define DPRINTF(x...) do {} while (0)
32#endif
6aa8b732 33#include <linux/module.h>
56e82318 34#include <asm/kvm_emulate.h>
6aa8b732 35
3eeb3288 36#include "x86.h"
38ba30ba 37#include "tss.h"
e99f0507 38
6aa8b732
AK		 39/*
40 * Opcode effective-address decode tables.
41 * Note that we only emulate instructions that have at least one memory
42 * operand (excluding implicit stack references). We assume that stack
43 * references and instruction fetches will never occur in special memory
44 * areas that require emulation. So, for example, 'mov <imm>,<reg>' need
45 * not be handled.
46 */
47
48/* Operand sizes: 8-bit operands or specified/overridden size. */
ab85b12b 49#define ByteOp (1<<0) /* 8-bit operands. */
6aa8b732 50/* Destination operand type. */
ab85b12b
AK		 51#define ImplicitOps (1<<1) /* Implicit in opcode. No generic decode. */
52#define DstReg (2<<1) /* Register operand. */
53#define DstMem (3<<1) /* Memory operand. */
54#define DstAcc (4<<1) /* Destination Accumulator */
55#define DstDI (5<<1) /* Destination is in ES:(E)DI */
56#define DstMem64 (6<<1) /* 64bit memory operand */
943858e2 57#define DstImmUByte (7<<1) /* 8-bit unsigned immediate operand */
ab85b12b 58#define DstMask (7<<1)
6aa8b732 59/* Source operand type. */
9c9fddd0
GT		 60#define SrcNone (0<<4) /* No source operand. */
61#define SrcImplicit (0<<4) /* Source operand is implicit in the opcode. */
62#define SrcReg (1<<4) /* Register operand. */
63#define SrcMem (2<<4) /* Memory operand. */
64#define SrcMem16 (3<<4) /* Memory operand (16-bit). */
65#define SrcMem32 (4<<4) /* Memory operand (32-bit). */
66#define SrcImm (5<<4) /* Immediate operand. */
67#define SrcImmByte (6<<4) /* 8-bit sign-extended immediate operand. */
bfcadf83 68#define SrcOne (7<<4) /* Implied '1' */
341de7e3 69#define SrcImmUByte (8<<4) /* 8-bit unsigned immediate operand. */
c9eaf20f 70#define SrcImmU (9<<4) /* Immediate operand, unsigned */
a682e354 71#define SrcSI (0xa<<4) /* Source is in the DS:RSI */
414e6277
GN		 72#define SrcImmFAddr (0xb<<4) /* Source is immediate far address */
73#define SrcMemFAddr (0xc<<4) /* Source is far address in memory */
5d55f299 74#define SrcAcc (0xd<<4) /* Source Accumulator */
341de7e3 75#define SrcMask (0xf<<4)
6aa8b732 76/* Generic ModRM decode. */
341de7e3 77#define ModRM (1<<8)
6aa8b732 78/* Destination is only written; never read. */
341de7e3
GN		 79#define Mov (1<<9)
80#define BitOp (1<<10)
81#define MemAbs (1<<11) /* Memory operand is absolute displacement */
9c9fddd0
GT		 82#define String (1<<12) /* String instruction (rep capable) */
83#define Stack (1<<13) /* Stack instruction (push/pop) */
e09d082c
AK		 84#define Group (1<<14) /* Bits 3:5 of modrm byte extend opcode */
85#define GroupDual (1<<15) /* Alternate decoding of mod == 3 */
d8769fed 86/* Misc flags */
5a506b12 87#define NoAccess (1<<23) /* Don't access memory (lea/invlpg/verr etc) */
7f9b4b75 88#define Op3264 (1<<24) /* Operand is 64b in long mode, 32b otherwise */
047a4818 89#define Undefined (1<<25) /* No Such Instruction */
d380a5e4 90#define Lock (1<<26) /* lock prefix is allowed for the instruction */
e92805ac 91#define Priv (1<<27) /* instruction generates #GP if current CPL != 0 */
d8769fed 92#define No64 (1<<28)
0dc8d10f
GT		 93/* Source 2 operand type */
94#define Src2None (0<<29)
95#define Src2CL (1<<29)
96#define Src2ImmByte (2<<29)
97#define Src2One (3<<29)
98#define Src2Mask (7<<29)
6aa8b732 99
d0e53325
AK		 100#define X2(x...) x, x
101#define X3(x...) X2(x), x
102#define X4(x...) X2(x), X2(x)
103#define X5(x...) X4(x), x
104#define X6(x...) X4(x), X2(x)
105#define X7(x...) X4(x), X3(x)
106#define X8(x...) X4(x), X4(x)
107#define X16(x...) X8(x), X8(x)
83babbca 108
d65b1dee
AK		 109struct opcode {
110 u32 flags;
120df890 111 union {
ef65c889 112 int (*execute)(struct x86_emulate_ctxt *ctxt);
120df890
AK		 113 struct opcode *group;
114 struct group_dual *gdual;
115 } u;
116};
117
118struct group_dual {
119 struct opcode mod012[8];
120 struct opcode mod3[8];
d65b1dee
AK		 121};
122
6aa8b732 123/* EFLAGS bit definitions. */
d4c6a154
GN		 124#define EFLG_ID (1<<21)
125#define EFLG_VIP (1<<20)
126#define EFLG_VIF (1<<19)
127#define EFLG_AC (1<<18)
b1d86143
AP		 128#define EFLG_VM (1<<17)
129#define EFLG_RF (1<<16)
d4c6a154
GN		 130#define EFLG_IOPL (3<<12)
131#define EFLG_NT (1<<14)
6aa8b732
AK		 132#define EFLG_OF (1<<11)
133#define EFLG_DF (1<<10)
b1d86143 134#define EFLG_IF (1<<9)
d4c6a154 135#define EFLG_TF (1<<8)
6aa8b732
AK		 136#define EFLG_SF (1<<7)
137#define EFLG_ZF (1<<6)
138#define EFLG_AF (1<<4)
139#define EFLG_PF (1<<2)
140#define EFLG_CF (1<<0)
141
62bd430e
MG		 142#define EFLG_RESERVED_ZEROS_MASK 0xffc0802a
143#define EFLG_RESERVED_ONE_MASK 2
144
6aa8b732
AK		 145/*
146 * Instruction emulation:
147 * Most instructions are emulated directly via a fragment of inline assembly
148 * code. This allows us to save/restore EFLAGS and thus very easily pick up
149 * any modified flags.
150 */
151
05b3e0c2 152#if defined(CONFIG_X86_64)
6aa8b732
AK		 153#define _LO32 "k" /* force 32-bit operand */
154#define _STK "%%rsp" /* stack pointer */
155#elif defined(__i386__)
156#define _LO32 "" /* force 32-bit operand */
157#define _STK "%%esp" /* stack pointer */
158#endif
159
160/*
161 * These EFLAGS bits are restored from saved value during emulation, and
162 * any changes are written back to the saved value after emulation.
163 */
164#define EFLAGS_MASK (EFLG_OF|EFLG_SF|EFLG_ZF|EFLG_AF|EFLG_PF|EFLG_CF)
165
166/* Before executing instruction: restore necessary bits in EFLAGS. */
e934c9c1
AK		 167#define _PRE_EFLAGS(_sav, _msk, _tmp) \
168 /* EFLAGS = (_sav & _msk) | (EFLAGS & ~_msk); _sav &= ~_msk; */ \
169 "movl %"_sav",%"_LO32 _tmp"; " \
170 "push %"_tmp"; " \
171 "push %"_tmp"; " \
172 "movl %"_msk",%"_LO32 _tmp"; " \
173 "andl %"_LO32 _tmp",("_STK"); " \
174 "pushf; " \
175 "notl %"_LO32 _tmp"; " \
176 "andl %"_LO32 _tmp",("_STK"); " \
177 "andl %"_LO32 _tmp","__stringify(BITS_PER_LONG/4)"("_STK"); " \
178 "pop %"_tmp"; " \
179 "orl %"_LO32 _tmp",("_STK"); " \
180 "popf; " \
181 "pop %"_sav"; "
6aa8b732
AK		 182
183/* After executing instruction: write-back necessary bits in EFLAGS. */
184#define _POST_EFLAGS(_sav, _msk, _tmp) \
185 /* _sav |= EFLAGS & _msk; */ \
186 "pushf; " \
187 "pop %"_tmp"; " \
188 "andl %"_msk",%"_LO32 _tmp"; " \
189 "orl %"_LO32 _tmp",%"_sav"; "
190
dda96d8f
AK		 191#ifdef CONFIG_X86_64
192#define ON64(x) x
193#else
194#define ON64(x)
195#endif
196
6b7ad61f
AK		 197#define ____emulate_2op(_op, _src, _dst, _eflags, _x, _y, _suffix) \
198 do { \
199 __asm__ __volatile__ ( \
200 _PRE_EFLAGS("0", "4", "2") \
201 _op _suffix " %"_x"3,%1; " \
202 _POST_EFLAGS("0", "4", "2") \
203 : "=m" (_eflags), "=m" ((_dst).val), \
204 "=&r" (_tmp) \
205 : _y ((_src).val), "i" (EFLAGS_MASK)); \
f3fd92fb 206 } while (0)
6b7ad61f
AK		 207
208
6aa8b732
AK		 209/* Raw emulation: instruction has two explicit operands. */
210#define __emulate_2op_nobyte(_op,_src,_dst,_eflags,_wx,_wy,_lx,_ly,_qx,_qy) \
6b7ad61f
AK		 211 do { \
212 unsigned long _tmp; \
213 \
214 switch ((_dst).bytes) { \
215 case 2: \
216 ____emulate_2op(_op,_src,_dst,_eflags,_wx,_wy,"w"); \
217 break; \
218 case 4: \
219 ____emulate_2op(_op,_src,_dst,_eflags,_lx,_ly,"l"); \
220 break; \
221 case 8: \
222 ON64(____emulate_2op(_op,_src,_dst,_eflags,_qx,_qy,"q")); \
223 break; \
224 } \
6aa8b732
AK		 225 } while (0)
226
227#define __emulate_2op(_op,_src,_dst,_eflags,_bx,_by,_wx,_wy,_lx,_ly,_qx,_qy) \
228 do { \
6b7ad61f 229 unsigned long _tmp; \
d77c26fc 230 switch ((_dst).bytes) { \
6aa8b732 231 case 1: \
6b7ad61f 232 ____emulate_2op(_op,_src,_dst,_eflags,_bx,_by,"b"); \
6aa8b732
AK		 233 break; \
234 default: \
235 __emulate_2op_nobyte(_op, _src, _dst, _eflags, \
236 _wx, _wy, _lx, _ly, _qx, _qy); \
237 break; \
238 } \
239 } while (0)
240
241/* Source operand is byte-sized and may be restricted to just %cl. */
242#define emulate_2op_SrcB(_op, _src, _dst, _eflags) \
243 __emulate_2op(_op, _src, _dst, _eflags, \
244 "b", "c", "b", "c", "b", "c", "b", "c")
245
246/* Source operand is byte, word, long or quad sized. */
247#define emulate_2op_SrcV(_op, _src, _dst, _eflags) \
248 __emulate_2op(_op, _src, _dst, _eflags, \
249 "b", "q", "w", "r", _LO32, "r", "", "r")
250
251/* Source operand is word, long or quad sized. */
252#define emulate_2op_SrcV_nobyte(_op, _src, _dst, _eflags) \
253 __emulate_2op_nobyte(_op, _src, _dst, _eflags, \
254 "w", "r", _LO32, "r", "", "r")
255
d175226a
GT		 256/* Instruction has three operands and one operand is stored in ECX register */
257#define __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, _suffix, _type) \
258 do { \
259 unsigned long _tmp; \
260 _type _clv = (_cl).val; \
261 _type _srcv = (_src).val; \
262 _type _dstv = (_dst).val; \
263 \
264 __asm__ __volatile__ ( \
265 _PRE_EFLAGS("0", "5", "2") \
266 _op _suffix " %4,%1 \n" \
267 _POST_EFLAGS("0", "5", "2") \
268 : "=m" (_eflags), "+r" (_dstv), "=&r" (_tmp) \
269 : "c" (_clv) , "r" (_srcv), "i" (EFLAGS_MASK) \
270 ); \
271 \
272 (_cl).val = (unsigned long) _clv; \
273 (_src).val = (unsigned long) _srcv; \
274 (_dst).val = (unsigned long) _dstv; \
275 } while (0)
276
277#define emulate_2op_cl(_op, _cl, _src, _dst, _eflags) \
278 do { \
279 switch ((_dst).bytes) { \
280 case 2: \
281 __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
282 "w", unsigned short); \
283 break; \
284 case 4: \
285 __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
286 "l", unsigned int); \
287 break; \
288 case 8: \
289 ON64(__emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
290 "q", unsigned long)); \
291 break; \
292 } \
293 } while (0)
294
dda96d8f 295#define __emulate_1op(_op, _dst, _eflags, _suffix) \
6aa8b732
AK		 296 do { \
297 unsigned long _tmp; \
298 \
dda96d8f
AK		 299 __asm__ __volatile__ ( \
300 _PRE_EFLAGS("0", "3", "2") \
301 _op _suffix " %1; " \
302 _POST_EFLAGS("0", "3", "2") \
303 : "=m" (_eflags), "+m" ((_dst).val), \
304 "=&r" (_tmp) \
305 : "i" (EFLAGS_MASK)); \
306 } while (0)
307
308/* Instruction has only one explicit operand (no source operand). */
309#define emulate_1op(_op, _dst, _eflags) \
310 do { \
d77c26fc 311 switch ((_dst).bytes) { \
dda96d8f
AK		 312 case 1: __emulate_1op(_op, _dst, _eflags, "b"); break; \
313 case 2: __emulate_1op(_op, _dst, _eflags, "w"); break; \
314 case 4: __emulate_1op(_op, _dst, _eflags, "l"); break; \
315 case 8: ON64(__emulate_1op(_op, _dst, _eflags, "q")); break; \
6aa8b732
AK		 316 } \
317 } while (0)
318
3f9f53b0
MG		 319#define __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, _suffix) \
320 do { \
321 unsigned long _tmp; \
322 \
323 __asm__ __volatile__ ( \
324 _PRE_EFLAGS("0", "4", "1") \
325 _op _suffix " %5; " \
326 _POST_EFLAGS("0", "4", "1") \
327 : "=m" (_eflags), "=&r" (_tmp), \
328 "+a" (_rax), "+d" (_rdx) \
329 : "i" (EFLAGS_MASK), "m" ((_src).val), \
330 "a" (_rax), "d" (_rdx)); \
331 } while (0)
332
333/* instruction has only one source operand, destination is implicit (e.g. mul, div, imul, idiv) */
334#define emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags) \
335 do { \
336 switch((_src).bytes) { \
337 case 1: __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, "b"); break; \
338 case 2: __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, "w"); break; \
339 case 4: __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, "l"); break; \
340 case 8: ON64(__emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, "q")); break; \
341 } \
342 } while (0)
343
6aa8b732
AK		 344/* Fetch next part of the instruction being emulated. */
345#define insn_fetch(_type, _size, _eip) \
346({ unsigned long _x; \
62266869 347 rc = do_insn_fetch(ctxt, ops, (_eip), &_x, (_size)); \
af5b4f7f 348 if (rc != X86EMUL_CONTINUE) \
6aa8b732
AK		 349 goto done; \
350 (_eip) += (_size); \
351 (_type)_x; \
352})
353
414e6277
GN		 354#define insn_fetch_arr(_arr, _size, _eip) \
355({ rc = do_insn_fetch(ctxt, ops, (_eip), _arr, (_size)); \
356 if (rc != X86EMUL_CONTINUE) \
357 goto done; \
358 (_eip) += (_size); \
359})
360
ddcb2885
HH		 361static inline unsigned long ad_mask(struct decode_cache *c)
362{
363 return (1UL << (c->ad_bytes << 3)) - 1;
364}
365
6aa8b732 366/* Access/update address held in a register, based on addressing mode. */
e4706772
HH		 367static inline unsigned long
368address_mask(struct decode_cache *c, unsigned long reg)
369{
370 if (c->ad_bytes == sizeof(unsigned long))
371 return reg;
372 else
373 return reg & ad_mask(c);
374}
375
376static inline unsigned long
377register_address(struct decode_cache *c, unsigned long base, unsigned long reg)
378{
379 return base + address_mask(c, reg);
380}
381
7a957275
HH		 382static inline void
383register_address_increment(struct decode_cache *c, unsigned long *reg, int inc)
384{
385 if (c->ad_bytes == sizeof(unsigned long))
386 *reg += inc;
387 else
388 *reg = (*reg & ~ad_mask(c)) | ((*reg + inc) & ad_mask(c));
389}
6aa8b732 390
7a957275
HH		 391static inline void jmp_rel(struct decode_cache *c, int rel)
392{
393 register_address_increment(c, &c->eip, rel);
394}
098c937b 395
7a5b56df
AK		 396static void set_seg_override(struct decode_cache *c, int seg)
397{
398 c->has_seg_override = true;
399 c->seg_override = seg;
400}
401
79168fd1
GN		 402static unsigned long seg_base(struct x86_emulate_ctxt *ctxt,
403 struct x86_emulate_ops *ops, int seg)
7a5b56df
AK		 404{
405 if (ctxt->mode == X86EMUL_MODE_PROT64 && seg < VCPU_SREG_FS)
406 return 0;
407
79168fd1 408 return ops->get_cached_segment_base(seg, ctxt->vcpu);
7a5b56df
AK		 409}
410
411static unsigned long seg_override_base(struct x86_emulate_ctxt *ctxt,
79168fd1 412 struct x86_emulate_ops *ops,
7a5b56df
AK		 413 struct decode_cache *c)
414{
415 if (!c->has_seg_override)
416 return 0;
417
79168fd1 418 return seg_base(ctxt, ops, c->seg_override);
7a5b56df
AK		 419}
420
79168fd1
GN		 421static unsigned long es_base(struct x86_emulate_ctxt *ctxt,
422 struct x86_emulate_ops *ops)
7a5b56df 423{
79168fd1 424 return seg_base(ctxt, ops, VCPU_SREG_ES);
7a5b56df
AK		 425}
426
79168fd1
GN		 427static unsigned long ss_base(struct x86_emulate_ctxt *ctxt,
428 struct x86_emulate_ops *ops)
7a5b56df 429{
79168fd1 430 return seg_base(ctxt, ops, VCPU_SREG_SS);
7a5b56df
AK		 431}
432
54b8486f
GN		 433static void emulate_exception(struct x86_emulate_ctxt *ctxt, int vec,
434 u32 error, bool valid)
435{
436 ctxt->exception = vec;
437 ctxt->error_code = error;
438 ctxt->error_code_valid = valid;
439 ctxt->restart = false;
440}
441
442static void emulate_gp(struct x86_emulate_ctxt *ctxt, int err)
443{
444 emulate_exception(ctxt, GP_VECTOR, err, true);
445}
446
447static void emulate_pf(struct x86_emulate_ctxt *ctxt, unsigned long addr,
448 int err)
449{
450 ctxt->cr2 = addr;
451 emulate_exception(ctxt, PF_VECTOR, err, true);
452}
453
454static void emulate_ud(struct x86_emulate_ctxt *ctxt)
455{
456 emulate_exception(ctxt, UD_VECTOR, 0, false);
457}
458
459static void emulate_ts(struct x86_emulate_ctxt *ctxt, int err)
460{
461 emulate_exception(ctxt, TS_VECTOR, err, true);
462}
463
62266869
AK		 464static int do_fetch_insn_byte(struct x86_emulate_ctxt *ctxt,
465 struct x86_emulate_ops *ops,
2fb53ad8 466 unsigned long eip, u8 *dest)
62266869
AK		 467{
468 struct fetch_cache *fc = &ctxt->decode.fetch;
469 int rc;
2fb53ad8 470 int size, cur_size;
62266869 471
2fb53ad8
AK		 472 if (eip == fc->end) {
473 cur_size = fc->end - fc->start;
474 size = min(15UL - cur_size, PAGE_SIZE - offset_in_page(eip));
475 rc = ops->fetch(ctxt->cs_base + eip, fc->data + cur_size,
476 size, ctxt->vcpu, NULL);
3e2815e9 477 if (rc != X86EMUL_CONTINUE)
62266869 478 return rc;
2fb53ad8 479 fc->end += size;
62266869 480 }
2fb53ad8 481 *dest = fc->data[eip - fc->start];
3e2815e9 482 return X86EMUL_CONTINUE;
62266869
AK		 483}
484
485static int do_insn_fetch(struct x86_emulate_ctxt *ctxt,
486 struct x86_emulate_ops *ops,
487 unsigned long eip, void *dest, unsigned size)
488{
3e2815e9 489 int rc;
62266869 490
eb3c79e6 491 /* x86 instructions are limited to 15 bytes. */
063db061 492 if (eip + size - ctxt->eip > 15)
eb3c79e6 493 return X86EMUL_UNHANDLEABLE;
62266869
AK		 494 while (size--) {
495 rc = do_fetch_insn_byte(ctxt, ops, eip++, dest++);
3e2815e9 496 if (rc != X86EMUL_CONTINUE)
62266869
AK		 497 return rc;
498 }
3e2815e9 499 return X86EMUL_CONTINUE;
62266869
AK		 500}
501
1e3c5cb0
RR		 502/*
503 * Given the 'reg' portion of a ModRM byte, and a register block, return a
504 * pointer into the block that addresses the relevant register.
505 * @highbyte_regs specifies whether to decode AH,CH,DH,BH.
506 */
507static void *decode_register(u8 modrm_reg, unsigned long *regs,
508 int highbyte_regs)
6aa8b732
AK		 509{
510 void *p;
511
512 p = &regs[modrm_reg];
513 if (highbyte_regs && modrm_reg >= 4 && modrm_reg < 8)
514 p = (unsigned char *)&regs[modrm_reg & 3] + 1;
515 return p;
516}
517
518static int read_descriptor(struct x86_emulate_ctxt *ctxt,
519 struct x86_emulate_ops *ops,
1a6440ae 520 ulong addr,
6aa8b732
AK		 521 u16 *size, unsigned long *address, int op_bytes)
522{
523 int rc;
524
525 if (op_bytes == 2)
526 op_bytes = 3;
527 *address = 0;
1a6440ae 528 rc = ops->read_std(addr, (unsigned long *)size, 2, ctxt->vcpu, NULL);
1b30eaa8 529 if (rc != X86EMUL_CONTINUE)
6aa8b732 530 return rc;
1a6440ae 531 rc = ops->read_std(addr + 2, address, op_bytes, ctxt->vcpu, NULL);
6aa8b732
AK		 532 return rc;
533}
534
bbe9abbd
NK		 535static int test_cc(unsigned int condition, unsigned int flags)
536{
537 int rc = 0;
538
539 switch ((condition & 15) >> 1) {
540 case 0: /* o */
541 rc |= (flags & EFLG_OF);
542 break;
543 case 1: /* b/c/nae */
544 rc |= (flags & EFLG_CF);
545 break;
546 case 2: /* z/e */
547 rc |= (flags & EFLG_ZF);
548 break;
549 case 3: /* be/na */
550 rc |= (flags & (EFLG_CF|EFLG_ZF));
551 break;
552 case 4: /* s */
553 rc |= (flags & EFLG_SF);
554 break;
555 case 5: /* p/pe */
556 rc |= (flags & EFLG_PF);
557 break;
558 case 7: /* le/ng */
559 rc |= (flags & EFLG_ZF);
560 /* fall through */
561 case 6: /* l/nge */
562 rc |= (!(flags & EFLG_SF) != !(flags & EFLG_OF));
563 break;
564 }
565
566 /* Odd condition identifiers (lsb == 1) have inverted sense. */
567 return (!!rc ^ (condition & 1));
568}
569
91ff3cb4
AK		 570static void fetch_register_operand(struct operand *op)
571{
572 switch (op->bytes) {
573 case 1:
574 op->val = *(u8 *)op->addr.reg;
575 break;
576 case 2:
577 op->val = *(u16 *)op->addr.reg;
578 break;
579 case 4:
580 op->val = *(u32 *)op->addr.reg;
581 break;
582 case 8:
583 op->val = *(u64 *)op->addr.reg;
584 break;
585 }
586}
587
3c118e24
AK		 588static void decode_register_operand(struct operand *op,
589 struct decode_cache *c,
3c118e24
AK		 590 int inhibit_bytereg)
591{
33615aa9 592 unsigned reg = c->modrm_reg;
9f1ef3f8 593 int highbyte_regs = c->rex_prefix == 0;
33615aa9
AK		 594
595 if (!(c->d & ModRM))
596 reg = (c->b & 7) | ((c->rex_prefix & 1) << 3);
3c118e24
AK		 597 op->type = OP_REG;
598 if ((c->d & ByteOp) && !inhibit_bytereg) {
1a6440ae 599 op->addr.reg = decode_register(reg, c->regs, highbyte_regs);
3c118e24
AK		 600 op->bytes = 1;
601 } else {
1a6440ae 602 op->addr.reg = decode_register(reg, c->regs, 0);
3c118e24 603 op->bytes = c->op_bytes;
3c118e24 604 }
91ff3cb4 605 fetch_register_operand(op);
3c118e24
AK		 606 op->orig_val = op->val;
607}
608
1c73ef66 609static int decode_modrm(struct x86_emulate_ctxt *ctxt,
2dbd0dd7
AK		 610 struct x86_emulate_ops *ops,
611 struct operand *op)
1c73ef66
AK		 612{
613 struct decode_cache *c = &ctxt->decode;
614 u8 sib;
f5b4edcd 615 int index_reg = 0, base_reg = 0, scale;
3e2815e9 616 int rc = X86EMUL_CONTINUE;
2dbd0dd7 617 ulong modrm_ea = 0;
1c73ef66
AK		 618
619 if (c->rex_prefix) {
620 c->modrm_reg = (c->rex_prefix & 4) << 1; /* REX.R */
621 index_reg = (c->rex_prefix & 2) << 2; /* REX.X */
622 c->modrm_rm = base_reg = (c->rex_prefix & 1) << 3; /* REG.B */
623 }
624
625 c->modrm = insn_fetch(u8, 1, c->eip);
626 c->modrm_mod |= (c->modrm & 0xc0) >> 6;
627 c->modrm_reg |= (c->modrm & 0x38) >> 3;
628 c->modrm_rm |= (c->modrm & 0x07);
09ee57cd 629 c->modrm_seg = VCPU_SREG_DS;
1c73ef66
AK		 630
631 if (c->modrm_mod == 3) {
2dbd0dd7
AK		 632 op->type = OP_REG;
633 op->bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
634 op->addr.reg = decode_register(c->modrm_rm,
107d6d2e 635 c->regs, c->d & ByteOp);
2dbd0dd7 636 fetch_register_operand(op);
1c73ef66
AK		 637 return rc;
638 }
639
2dbd0dd7
AK		 640 op->type = OP_MEM;
641
1c73ef66
AK		 642 if (c->ad_bytes == 2) {
643 unsigned bx = c->regs[VCPU_REGS_RBX];
644 unsigned bp = c->regs[VCPU_REGS_RBP];
645 unsigned si = c->regs[VCPU_REGS_RSI];
646 unsigned di = c->regs[VCPU_REGS_RDI];
647
648 /* 16-bit ModR/M decode. */
649 switch (c->modrm_mod) {
650 case 0:
651 if (c->modrm_rm == 6)
2dbd0dd7 652 modrm_ea += insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 653 break;
654 case 1:
2dbd0dd7 655 modrm_ea += insn_fetch(s8, 1, c->eip);
1c73ef66
AK		 656 break;
657 case 2:
2dbd0dd7 658 modrm_ea += insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 659 break;
660 }
661 switch (c->modrm_rm) {
662 case 0:
2dbd0dd7 663 modrm_ea += bx + si;
1c73ef66
AK		 664 break;
665 case 1:
2dbd0dd7 666 modrm_ea += bx + di;
1c73ef66
AK		 667 break;
668 case 2:
2dbd0dd7 669 modrm_ea += bp + si;
1c73ef66
AK		 670 break;
671 case 3:
2dbd0dd7 672 modrm_ea += bp + di;
1c73ef66
AK		 673 break;
674 case 4:
2dbd0dd7 675 modrm_ea += si;
1c73ef66
AK		 676 break;
677 case 5:
2dbd0dd7 678 modrm_ea += di;
1c73ef66
AK		 679 break;
680 case 6:
681 if (c->modrm_mod != 0)
2dbd0dd7 682 modrm_ea += bp;
1c73ef66
AK		 683 break;
684 case 7:
2dbd0dd7 685 modrm_ea += bx;
1c73ef66
AK		 686 break;
687 }
688 if (c->modrm_rm == 2 || c->modrm_rm == 3 ||
689 (c->modrm_rm == 6 && c->modrm_mod != 0))
09ee57cd 690 c->modrm_seg = VCPU_SREG_SS;
2dbd0dd7 691 modrm_ea = (u16)modrm_ea;
1c73ef66
AK		 692 } else {
693 /* 32/64-bit ModR/M decode. */
84411d85 694 if ((c->modrm_rm & 7) == 4) {
1c73ef66
AK		 695 sib = insn_fetch(u8, 1, c->eip);
696 index_reg |= (sib >> 3) & 7;
697 base_reg |= sib & 7;
698 scale = sib >> 6;
699
dc71d0f1 700 if ((base_reg & 7) == 5 && c->modrm_mod == 0)
2dbd0dd7 701 modrm_ea += insn_fetch(s32, 4, c->eip);
dc71d0f1 702 else
2dbd0dd7 703 modrm_ea += c->regs[base_reg];
dc71d0f1 704 if (index_reg != 4)
2dbd0dd7 705 modrm_ea += c->regs[index_reg] << scale;
84411d85
AK		 706 } else if ((c->modrm_rm & 7) == 5 && c->modrm_mod == 0) {
707 if (ctxt->mode == X86EMUL_MODE_PROT64)
f5b4edcd 708 c->rip_relative = 1;
84411d85 709 } else
2dbd0dd7 710 modrm_ea += c->regs[c->modrm_rm];
1c73ef66
AK		 711 switch (c->modrm_mod) {
712 case 0:
713 if (c->modrm_rm == 5)
2dbd0dd7 714 modrm_ea += insn_fetch(s32, 4, c->eip);
1c73ef66
AK		 715 break;
716 case 1:
2dbd0dd7 717 modrm_ea += insn_fetch(s8, 1, c->eip);
1c73ef66
AK		 718 break;
719 case 2:
2dbd0dd7 720 modrm_ea += insn_fetch(s32, 4, c->eip);
1c73ef66
AK		 721 break;
722 }
723 }
2dbd0dd7 724 op->addr.mem = modrm_ea;
1c73ef66
AK		 725done:
726 return rc;
727}
728
729static int decode_abs(struct x86_emulate_ctxt *ctxt,
2dbd0dd7
AK		 730 struct x86_emulate_ops *ops,
731 struct operand *op)
1c73ef66
AK		 732{
733 struct decode_cache *c = &ctxt->decode;
3e2815e9 734 int rc = X86EMUL_CONTINUE;
1c73ef66 735
2dbd0dd7 736 op->type = OP_MEM;
1c73ef66
AK		 737 switch (c->ad_bytes) {
738 case 2:
2dbd0dd7 739 op->addr.mem = insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 740 break;
741 case 4:
2dbd0dd7 742 op->addr.mem = insn_fetch(u32, 4, c->eip);
1c73ef66
AK		 743 break;
744 case 8:
2dbd0dd7 745 op->addr.mem = insn_fetch(u64, 8, c->eip);
1c73ef66
AK		 746 break;
747 }
748done:
749 return rc;
750}
751
35c843c4
WY		 752static void fetch_bit_operand(struct decode_cache *c)
753{
754 long sv, mask;
755
3885f18f 756 if (c->dst.type == OP_MEM && c->src.type == OP_REG) {
35c843c4
WY		 757 mask = ~(c->dst.bytes * 8 - 1);
758
759 if (c->src.bytes == 2)
760 sv = (s16)c->src.val & (s16)mask;
761 else if (c->src.bytes == 4)
762 sv = (s32)c->src.val & (s32)mask;
763
764 c->dst.addr.mem += (sv >> 3);
765 }
ba7ff2b7
WY		 766
767 /* only subword offset */
768 c->src.val &= (c->dst.bytes << 3) - 1;
35c843c4
WY		 769}
770
dde7e6d1
AK		 771static int read_emulated(struct x86_emulate_ctxt *ctxt,
772 struct x86_emulate_ops *ops,
773 unsigned long addr, void *dest, unsigned size)
6aa8b732 774{
dde7e6d1
AK		 775 int rc;
776 struct read_cache *mc = &ctxt->decode.mem_read;
777 u32 err;
6aa8b732 778
dde7e6d1
AK		 779 while (size) {
780 int n = min(size, 8u);
781 size -= n;
782 if (mc->pos < mc->end)
783 goto read_cached;
5cd21917 784
dde7e6d1
AK		 785 rc = ops->read_emulated(addr, mc->data + mc->end, n, &err,
786 ctxt->vcpu);
787 if (rc == X86EMUL_PROPAGATE_FAULT)
788 emulate_pf(ctxt, addr, err);
789 if (rc != X86EMUL_CONTINUE)
790 return rc;
791 mc->end += n;
6aa8b732 792
dde7e6d1
AK		 793 read_cached:
794 memcpy(dest, mc->data + mc->pos, n);
795 mc->pos += n;
796 dest += n;
797 addr += n;
6aa8b732 798 }
dde7e6d1
AK		 799 return X86EMUL_CONTINUE;
800}
6aa8b732 801
dde7e6d1
AK		 802static int pio_in_emulated(struct x86_emulate_ctxt *ctxt,
803 struct x86_emulate_ops *ops,
804 unsigned int size, unsigned short port,
805 void *dest)
806{
807 struct read_cache *rc = &ctxt->decode.io_read;
b4c6abfe 808
dde7e6d1
AK		 809 if (rc->pos == rc->end) { /* refill pio read ahead */
810 struct decode_cache *c = &ctxt->decode;
811 unsigned int in_page, n;
812 unsigned int count = c->rep_prefix ?
813 address_mask(c, c->regs[VCPU_REGS_RCX]) : 1;
814 in_page = (ctxt->eflags & EFLG_DF) ?
815 offset_in_page(c->regs[VCPU_REGS_RDI]) :
816 PAGE_SIZE - offset_in_page(c->regs[VCPU_REGS_RDI]);
817 n = min(min(in_page, (unsigned int)sizeof(rc->data)) / size,
818 count);
819 if (n == 0)
820 n = 1;
821 rc->pos = rc->end = 0;
822 if (!ops->pio_in_emulated(size, port, rc->data, n, ctxt->vcpu))
823 return 0;
824 rc->end = n * size;
6aa8b732
AK		 825 }
826
dde7e6d1
AK		 827 memcpy(dest, rc->data + rc->pos, size);
828 rc->pos += size;
829 return 1;
830}
6aa8b732 831
dde7e6d1
AK		 832static u32 desc_limit_scaled(struct desc_struct *desc)
833{
834 u32 limit = get_desc_limit(desc);
6aa8b732 835
dde7e6d1
AK		 836 return desc->g ? (limit << 12) | 0xfff : limit;
837}
6aa8b732 838
dde7e6d1
AK		 839static void get_descriptor_table_ptr(struct x86_emulate_ctxt *ctxt,
840 struct x86_emulate_ops *ops,
841 u16 selector, struct desc_ptr *dt)
842{
843 if (selector & 1 << 2) {
844 struct desc_struct desc;
845 memset (dt, 0, sizeof *dt);
846 if (!ops->get_cached_descriptor(&desc, VCPU_SREG_LDTR, ctxt->vcpu))
847 return;
e09d082c 848
dde7e6d1
AK		 849 dt->size = desc_limit_scaled(&desc); /* what if limit > 65535? */
850 dt->address = get_desc_base(&desc);
851 } else
852 ops->get_gdt(dt, ctxt->vcpu);
853}
120df890 854
dde7e6d1
AK		 855/* allowed just for 8 bytes segments */
856static int read_segment_descriptor(struct x86_emulate_ctxt *ctxt,
857 struct x86_emulate_ops *ops,
858 u16 selector, struct desc_struct *desc)
859{
860 struct desc_ptr dt;
861 u16 index = selector >> 3;
862 int ret;
863 u32 err;
864 ulong addr;
120df890 865
dde7e6d1 866 get_descriptor_table_ptr(ctxt, ops, selector, &dt);
120df890 867
dde7e6d1
AK		 868 if (dt.size < index * 8 + 7) {
869 emulate_gp(ctxt, selector & 0xfffc);
870 return X86EMUL_PROPAGATE_FAULT;
e09d082c 871 }
dde7e6d1
AK		 872 addr = dt.address + index * 8;
873 ret = ops->read_std(addr, desc, sizeof *desc, ctxt->vcpu, &err);
874 if (ret == X86EMUL_PROPAGATE_FAULT)
875 emulate_pf(ctxt, addr, err);
e09d082c 876
dde7e6d1
AK		 877 return ret;
878}
ef65c889 879
dde7e6d1
AK		 880/* allowed just for 8 bytes segments */
881static int write_segment_descriptor(struct x86_emulate_ctxt *ctxt,
882 struct x86_emulate_ops *ops,
883 u16 selector, struct desc_struct *desc)
884{
885 struct desc_ptr dt;
886 u16 index = selector >> 3;
887 u32 err;
888 ulong addr;
889 int ret;
6aa8b732 890
dde7e6d1 891 get_descriptor_table_ptr(ctxt, ops, selector, &dt);
6e3d5dfb 892
dde7e6d1
AK		 893 if (dt.size < index * 8 + 7) {
894 emulate_gp(ctxt, selector & 0xfffc);
895 return X86EMUL_PROPAGATE_FAULT;
896 }
6aa8b732 897
dde7e6d1
AK		 898 addr = dt.address + index * 8;
899 ret = ops->write_std(addr, desc, sizeof *desc, ctxt->vcpu, &err);
900 if (ret == X86EMUL_PROPAGATE_FAULT)
901 emulate_pf(ctxt, addr, err);
c7e75a3d 902
dde7e6d1
AK		 903 return ret;
904}
c7e75a3d 905
dde7e6d1
AK		 906static int load_segment_descriptor(struct x86_emulate_ctxt *ctxt,
907 struct x86_emulate_ops *ops,
908 u16 selector, int seg)
909{
910 struct desc_struct seg_desc;
911 u8 dpl, rpl, cpl;
912 unsigned err_vec = GP_VECTOR;
913 u32 err_code = 0;
914 bool null_selector = !(selector & ~0x3); /* 0000-0003 are null */
915 int ret;
69f55cb1 916
dde7e6d1 917 memset(&seg_desc, 0, sizeof seg_desc);
69f55cb1 918
dde7e6d1
AK		 919 if ((seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)
920 || ctxt->mode == X86EMUL_MODE_REAL) {
921 /* set real mode segment descriptor */
922 set_desc_base(&seg_desc, selector << 4);
923 set_desc_limit(&seg_desc, 0xffff);
924 seg_desc.type = 3;
925 seg_desc.p = 1;
926 seg_desc.s = 1;
927 goto load;
928 }
929
930 /* NULL selector is not valid for TR, CS and SS */
931 if ((seg == VCPU_SREG_CS || seg == VCPU_SREG_SS || seg == VCPU_SREG_TR)
932 && null_selector)
933 goto exception;
934
935 /* TR should be in GDT only */
936 if (seg == VCPU_SREG_TR && (selector & (1 << 2)))
937 goto exception;
938
939 if (null_selector) /* for NULL selector skip all following checks */
940 goto load;
941
942 ret = read_segment_descriptor(ctxt, ops, selector, &seg_desc);
943 if (ret != X86EMUL_CONTINUE)
944 return ret;
945
946 err_code = selector & 0xfffc;
947 err_vec = GP_VECTOR;
948
949 /* can't load system descriptor into segment selecor */
950 if (seg <= VCPU_SREG_GS && !seg_desc.s)
951 goto exception;
952
953 if (!seg_desc.p) {
954 err_vec = (seg == VCPU_SREG_SS) ? SS_VECTOR : NP_VECTOR;
955 goto exception;
956 }
957
958 rpl = selector & 3;
959 dpl = seg_desc.dpl;
960 cpl = ops->cpl(ctxt->vcpu);
961
962 switch (seg) {
963 case VCPU_SREG_SS:
964 /*
965 * segment is not a writable data segment or segment
966 * selector's RPL != CPL or segment selector's RPL != CPL
967 */
968 if (rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl)
969 goto exception;
6aa8b732 970 break;
dde7e6d1
AK		 971 case VCPU_SREG_CS:
972 if (!(seg_desc.type & 8))
973 goto exception;
974
975 if (seg_desc.type & 4) {
976 /* conforming */
977 if (dpl > cpl)
978 goto exception;
979 } else {
980 /* nonconforming */
981 if (rpl > cpl || dpl != cpl)
982 goto exception;
983 }
984 /* CS(RPL) <- CPL */
985 selector = (selector & 0xfffc) | cpl;
6aa8b732 986 break;
dde7e6d1
AK		 987 case VCPU_SREG_TR:
988 if (seg_desc.s || (seg_desc.type != 1 && seg_desc.type != 9))
989 goto exception;
990 break;
991 case VCPU_SREG_LDTR:
992 if (seg_desc.s || seg_desc.type != 2)
993 goto exception;
994 break;
995 default: /* DS, ES, FS, or GS */
4e62417b 996 /*
dde7e6d1
AK		 997 * segment is not a data or readable code segment or
998 * ((segment is a data or nonconforming code segment)
999 * and (both RPL and CPL > DPL))
4e62417b 1000 */
dde7e6d1
AK		 1001 if ((seg_desc.type & 0xa) == 0x8 ||
1002 (((seg_desc.type & 0xc) != 0xc) &&
1003 (rpl > dpl && cpl > dpl)))
1004 goto exception;
6aa8b732 1005 break;
dde7e6d1
AK		 1006 }
1007
1008 if (seg_desc.s) {
1009 /* mark segment as accessed */
1010 seg_desc.type |= 1;
1011 ret = write_segment_descriptor(ctxt, ops, selector, &seg_desc);
1012 if (ret != X86EMUL_CONTINUE)
1013 return ret;
1014 }
1015load:
1016 ops->set_segment_selector(selector, seg, ctxt->vcpu);
1017 ops->set_cached_descriptor(&seg_desc, seg, ctxt->vcpu);
1018 return X86EMUL_CONTINUE;
1019exception:
1020 emulate_exception(ctxt, err_vec, err_code, true);
1021 return X86EMUL_PROPAGATE_FAULT;
1022}
1023
31be40b3
WY		 1024static void write_register_operand(struct operand *op)
1025{
1026 /* The 4-byte case *is* correct: in 64-bit mode we zero-extend. */
1027 switch (op->bytes) {
1028 case 1:
1029 *(u8 *)op->addr.reg = (u8)op->val;
1030 break;
1031 case 2:
1032 *(u16 *)op->addr.reg = (u16)op->val;
1033 break;
1034 case 4:
1035 *op->addr.reg = (u32)op->val;
1036 break; /* 64b: zero-extend */
1037 case 8:
1038 *op->addr.reg = op->val;
1039 break;
1040 }
1041}
1042
dde7e6d1
AK		 1043static inline int writeback(struct x86_emulate_ctxt *ctxt,
1044 struct x86_emulate_ops *ops)
1045{
1046 int rc;
1047 struct decode_cache *c = &ctxt->decode;
1048 u32 err;
1049
1050 switch (c->dst.type) {
1051 case OP_REG:
31be40b3 1052 write_register_operand(&c->dst);
6aa8b732 1053 break;
dde7e6d1
AK		 1054 case OP_MEM:
1055 if (c->lock_prefix)
1056 rc = ops->cmpxchg_emulated(
1a6440ae 1057 c->dst.addr.mem,
dde7e6d1
AK		 1058 &c->dst.orig_val,
1059 &c->dst.val,
1060 c->dst.bytes,
1061 &err,
1062 ctxt->vcpu);
341de7e3 1063 else
dde7e6d1 1064 rc = ops->write_emulated(
1a6440ae 1065 c->dst.addr.mem,
dde7e6d1
AK		 1066 &c->dst.val,
1067 c->dst.bytes,
1068 &err,
1069 ctxt->vcpu);
1070 if (rc == X86EMUL_PROPAGATE_FAULT)
1a6440ae 1071 emulate_pf(ctxt, c->dst.addr.mem, err);
dde7e6d1
AK		 1072 if (rc != X86EMUL_CONTINUE)
1073 return rc;
a682e354 1074 break;
dde7e6d1
AK		 1075 case OP_NONE:
1076 /* no writeback */
414e6277 1077 break;
dde7e6d1 1078 default:
414e6277 1079 break;
6aa8b732 1080 }
dde7e6d1
AK		 1081 return X86EMUL_CONTINUE;
1082}
6aa8b732 1083
dde7e6d1
AK		 1084static inline void emulate_push(struct x86_emulate_ctxt *ctxt,
1085 struct x86_emulate_ops *ops)
1086{
1087 struct decode_cache *c = &ctxt->decode;
0dc8d10f 1088
dde7e6d1
AK		 1089 c->dst.type = OP_MEM;
1090 c->dst.bytes = c->op_bytes;
1091 c->dst.val = c->src.val;
1092 register_address_increment(c, &c->regs[VCPU_REGS_RSP], -c->op_bytes);
1a6440ae
AK		 1093 c->dst.addr.mem = register_address(c, ss_base(ctxt, ops),
1094 c->regs[VCPU_REGS_RSP]);
dde7e6d1 1095}
69f55cb1 1096
dde7e6d1
AK		 1097static int emulate_pop(struct x86_emulate_ctxt *ctxt,
1098 struct x86_emulate_ops *ops,
1099 void *dest, int len)
1100{
1101 struct decode_cache *c = &ctxt->decode;
1102 int rc;
8b4caf66 1103
dde7e6d1
AK		 1104 rc = read_emulated(ctxt, ops, register_address(c, ss_base(ctxt, ops),
1105 c->regs[VCPU_REGS_RSP]),
1106 dest, len);
1107 if (rc != X86EMUL_CONTINUE)
1108 return rc;
1109
1110 register_address_increment(c, &c->regs[VCPU_REGS_RSP], len);
1111 return rc;
8b4caf66
LV		 1112}
1113
dde7e6d1
AK		 1114static int emulate_popf(struct x86_emulate_ctxt *ctxt,
1115 struct x86_emulate_ops *ops,
1116 void *dest, int len)
9de41573
GN		 1117{
1118 int rc;
dde7e6d1
AK		 1119 unsigned long val, change_mask;
1120 int iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
1121 int cpl = ops->cpl(ctxt->vcpu);
9de41573 1122
dde7e6d1
AK		 1123 rc = emulate_pop(ctxt, ops, &val, len);
1124 if (rc != X86EMUL_CONTINUE)
1125 return rc;
9de41573 1126
dde7e6d1
AK		 1127 change_mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_OF
1128 | EFLG_TF | EFLG_DF | EFLG_NT | EFLG_RF | EFLG_AC | EFLG_ID;
9de41573 1129
dde7e6d1
AK		 1130 switch(ctxt->mode) {
1131 case X86EMUL_MODE_PROT64:
1132 case X86EMUL_MODE_PROT32:
1133 case X86EMUL_MODE_PROT16:
1134 if (cpl == 0)
1135 change_mask |= EFLG_IOPL;
1136 if (cpl <= iopl)
1137 change_mask |= EFLG_IF;
1138 break;
1139 case X86EMUL_MODE_VM86:
1140 if (iopl < 3) {
1141 emulate_gp(ctxt, 0);
1142 return X86EMUL_PROPAGATE_FAULT;
1143 }
1144 change_mask |= EFLG_IF;
1145 break;
1146 default: /* real mode */
1147 change_mask |= (EFLG_IOPL | EFLG_IF);
1148 break;
9de41573 1149 }
dde7e6d1
AK		 1150
1151 *(unsigned long *)dest =
1152 (ctxt->eflags & ~change_mask) | (val & change_mask);
1153
1154 return rc;
9de41573
GN		 1155}
1156
dde7e6d1
AK		 1157static void emulate_push_sreg(struct x86_emulate_ctxt *ctxt,
1158 struct x86_emulate_ops *ops, int seg)
7b262e90 1159{
dde7e6d1 1160 struct decode_cache *c = &ctxt->decode;
7b262e90 1161
dde7e6d1 1162 c->src.val = ops->get_segment_selector(seg, ctxt->vcpu);
7b262e90 1163
dde7e6d1 1164 emulate_push(ctxt, ops);
7b262e90
GN		 1165}
1166
dde7e6d1
AK		 1167static int emulate_pop_sreg(struct x86_emulate_ctxt *ctxt,
1168 struct x86_emulate_ops *ops, int seg)
38ba30ba 1169{
dde7e6d1
AK		 1170 struct decode_cache *c = &ctxt->decode;
1171 unsigned long selector;
1172 int rc;
38ba30ba 1173
dde7e6d1
AK		 1174 rc = emulate_pop(ctxt, ops, &selector, c->op_bytes);
1175 if (rc != X86EMUL_CONTINUE)
1176 return rc;
1177
1178 rc = load_segment_descriptor(ctxt, ops, (u16)selector, seg);
1179 return rc;
38ba30ba
GN		 1180}
1181
dde7e6d1
AK		 1182static int emulate_pusha(struct x86_emulate_ctxt *ctxt,
1183 struct x86_emulate_ops *ops)
38ba30ba 1184{
dde7e6d1
AK		 1185 struct decode_cache *c = &ctxt->decode;
1186 unsigned long old_esp = c->regs[VCPU_REGS_RSP];
1187 int rc = X86EMUL_CONTINUE;
1188 int reg = VCPU_REGS_RAX;
38ba30ba 1189
dde7e6d1
AK		 1190 while (reg <= VCPU_REGS_RDI) {
1191 (reg == VCPU_REGS_RSP) ?
1192 (c->src.val = old_esp) : (c->src.val = c->regs[reg]);
38ba30ba 1193
dde7e6d1 1194 emulate_push(ctxt, ops);
38ba30ba 1195
dde7e6d1
AK		 1196 rc = writeback(ctxt, ops);
1197 if (rc != X86EMUL_CONTINUE)
1198 return rc;
38ba30ba 1199
dde7e6d1 1200 ++reg;
38ba30ba 1201 }
38ba30ba 1202
dde7e6d1
AK		 1203 /* Disable writeback. */
1204 c->dst.type = OP_NONE;
1205
1206 return rc;
38ba30ba
GN		 1207}
1208
dde7e6d1
AK		 1209static int emulate_popa(struct x86_emulate_ctxt *ctxt,
1210 struct x86_emulate_ops *ops)
38ba30ba 1211{
dde7e6d1
AK		 1212 struct decode_cache *c = &ctxt->decode;
1213 int rc = X86EMUL_CONTINUE;
1214 int reg = VCPU_REGS_RDI;
38ba30ba 1215
dde7e6d1
AK		 1216 while (reg >= VCPU_REGS_RAX) {
1217 if (reg == VCPU_REGS_RSP) {
1218 register_address_increment(c, &c->regs[VCPU_REGS_RSP],
1219 c->op_bytes);
1220 --reg;
1221 }
38ba30ba 1222
dde7e6d1
AK		 1223 rc = emulate_pop(ctxt, ops, &c->regs[reg], c->op_bytes);
1224 if (rc != X86EMUL_CONTINUE)
1225 break;
1226 --reg;
38ba30ba 1227 }
dde7e6d1 1228 return rc;
38ba30ba
GN		 1229}
1230
6e154e56
MG		 1231int emulate_int_real(struct x86_emulate_ctxt *ctxt,
1232 struct x86_emulate_ops *ops, int irq)
1233{
1234 struct decode_cache *c = &ctxt->decode;
1235 int rc = X86EMUL_CONTINUE;
1236 struct desc_ptr dt;
1237 gva_t cs_addr;
1238 gva_t eip_addr;
1239 u16 cs, eip;
1240 u32 err;
1241
1242 /* TODO: Add limit checks */
1243 c->src.val = ctxt->eflags;
1244 emulate_push(ctxt, ops);
1245
1246 ctxt->eflags &= ~(EFLG_IF | EFLG_TF | EFLG_AC);
1247
1248 c->src.val = ops->get_segment_selector(VCPU_SREG_CS, ctxt->vcpu);
1249 emulate_push(ctxt, ops);
1250
1251 c->src.val = c->eip;
1252 emulate_push(ctxt, ops);
1253
1254 ops->get_idt(&dt, ctxt->vcpu);
1255
1256 eip_addr = dt.address + (irq << 2);
1257 cs_addr = dt.address + (irq << 2) + 2;
1258
1259 rc = ops->read_std(cs_addr, &cs, 2, ctxt->vcpu, &err);
1260 if (rc != X86EMUL_CONTINUE)
1261 return rc;
1262
1263 rc = ops->read_std(eip_addr, &eip, 2, ctxt->vcpu, &err);
1264 if (rc != X86EMUL_CONTINUE)
1265 return rc;
1266
1267 rc = load_segment_descriptor(ctxt, ops, cs, VCPU_SREG_CS);
1268 if (rc != X86EMUL_CONTINUE)
1269 return rc;
1270
1271 c->eip = eip;
1272
1273 return rc;
1274}
1275
1276static int emulate_int(struct x86_emulate_ctxt *ctxt,
1277 struct x86_emulate_ops *ops, int irq)
1278{
1279 switch(ctxt->mode) {
1280 case X86EMUL_MODE_REAL:
1281 return emulate_int_real(ctxt, ops, irq);
1282 case X86EMUL_MODE_VM86:
1283 case X86EMUL_MODE_PROT16:
1284 case X86EMUL_MODE_PROT32:
1285 case X86EMUL_MODE_PROT64:
1286 default:
1287 /* Protected mode interrupts unimplemented yet */
1288 return X86EMUL_UNHANDLEABLE;
1289 }
1290}
1291
dde7e6d1
AK		 1292static int emulate_iret_real(struct x86_emulate_ctxt *ctxt,
1293 struct x86_emulate_ops *ops)
38ba30ba 1294{
dde7e6d1
AK		 1295 struct decode_cache *c = &ctxt->decode;
1296 int rc = X86EMUL_CONTINUE;
1297 unsigned long temp_eip = 0;
1298 unsigned long temp_eflags = 0;
1299 unsigned long cs = 0;
1300 unsigned long mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_TF |
1301 EFLG_IF | EFLG_DF | EFLG_OF | EFLG_IOPL | EFLG_NT | EFLG_RF |
1302 EFLG_AC | EFLG_ID | (1 << 1); /* Last one is the reserved bit */
1303 unsigned long vm86_mask = EFLG_VM | EFLG_VIF | EFLG_VIP;
38ba30ba 1304
dde7e6d1 1305 /* TODO: Add stack limit check */
38ba30ba 1306
dde7e6d1 1307 rc = emulate_pop(ctxt, ops, &temp_eip, c->op_bytes);
38ba30ba 1308
dde7e6d1
AK		 1309 if (rc != X86EMUL_CONTINUE)
1310 return rc;
38ba30ba 1311
dde7e6d1
AK		 1312 if (temp_eip & ~0xffff) {
1313 emulate_gp(ctxt, 0);
1314 return X86EMUL_PROPAGATE_FAULT;
1315 }
38ba30ba 1316
dde7e6d1 1317 rc = emulate_pop(ctxt, ops, &cs, c->op_bytes);
38ba30ba 1318
dde7e6d1
AK		 1319 if (rc != X86EMUL_CONTINUE)
1320 return rc;
38ba30ba 1321
dde7e6d1 1322 rc = emulate_pop(ctxt, ops, &temp_eflags, c->op_bytes);
38ba30ba 1323
dde7e6d1
AK		 1324 if (rc != X86EMUL_CONTINUE)
1325 return rc;
38ba30ba 1326
dde7e6d1 1327 rc = load_segment_descriptor(ctxt, ops, (u16)cs, VCPU_SREG_CS);
38ba30ba 1328
dde7e6d1
AK		 1329 if (rc != X86EMUL_CONTINUE)
1330 return rc;
38ba30ba 1331
dde7e6d1 1332 c->eip = temp_eip;
38ba30ba 1333
38ba30ba 1334
dde7e6d1
AK		 1335 if (c->op_bytes == 4)
1336 ctxt->eflags = ((temp_eflags & mask) | (ctxt->eflags & vm86_mask));
1337 else if (c->op_bytes == 2) {
1338 ctxt->eflags &= ~0xffff;
1339 ctxt->eflags |= temp_eflags;
38ba30ba 1340 }
dde7e6d1
AK		 1341
1342 ctxt->eflags &= ~EFLG_RESERVED_ZEROS_MASK; /* Clear reserved zeros */
1343 ctxt->eflags |= EFLG_RESERVED_ONE_MASK;
1344
1345 return rc;
38ba30ba
GN		 1346}
1347
dde7e6d1
AK		 1348static inline int emulate_iret(struct x86_emulate_ctxt *ctxt,
1349 struct x86_emulate_ops* ops)
c37eda13 1350{
dde7e6d1
AK		 1351 switch(ctxt->mode) {
1352 case X86EMUL_MODE_REAL:
1353 return emulate_iret_real(ctxt, ops);
1354 case X86EMUL_MODE_VM86:
1355 case X86EMUL_MODE_PROT16:
1356 case X86EMUL_MODE_PROT32:
1357 case X86EMUL_MODE_PROT64:
c37eda13 1358 default:
dde7e6d1
AK		 1359 /* iret from protected mode unimplemented yet */
1360 return X86EMUL_UNHANDLEABLE;
c37eda13 1361 }
c37eda13
WY		 1362}
1363
dde7e6d1 1364static inline int emulate_grp1a(struct x86_emulate_ctxt *ctxt,
79168fd1 1365 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1366{
1367 struct decode_cache *c = &ctxt->decode;
1368
dde7e6d1 1369 return emulate_pop(ctxt, ops, &c->dst.val, c->dst.bytes);
8cdbd2c9
LV		 1370}
1371
dde7e6d1 1372static inline void emulate_grp2(struct x86_emulate_ctxt *ctxt)
8cdbd2c9 1373{
05f086f8 1374 struct decode_cache *c = &ctxt->decode;
8cdbd2c9
LV		 1375 switch (c->modrm_reg) {
1376 case 0: /* rol */
05f086f8 1377 emulate_2op_SrcB("rol", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1378 break;
1379 case 1: /* ror */
05f086f8 1380 emulate_2op_SrcB("ror", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1381 break;
1382 case 2: /* rcl */
05f086f8 1383 emulate_2op_SrcB("rcl", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1384 break;
1385 case 3: /* rcr */
05f086f8 1386 emulate_2op_SrcB("rcr", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1387 break;
1388 case 4: /* sal/shl */
1389 case 6: /* sal/shl */
05f086f8 1390 emulate_2op_SrcB("sal", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1391 break;
1392 case 5: /* shr */
05f086f8 1393 emulate_2op_SrcB("shr", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1394 break;
1395 case 7: /* sar */
05f086f8 1396 emulate_2op_SrcB("sar", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1397 break;
1398 }
1399}
1400
1401static inline int emulate_grp3(struct x86_emulate_ctxt *ctxt,
05f086f8 1402 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1403{
1404 struct decode_cache *c = &ctxt->decode;
3f9f53b0
MG		 1405 unsigned long *rax = &c->regs[VCPU_REGS_RAX];
1406 unsigned long *rdx = &c->regs[VCPU_REGS_RDX];
8cdbd2c9
LV		 1407
1408 switch (c->modrm_reg) {
1409 case 0 ... 1: /* test */
05f086f8 1410 emulate_2op_SrcV("test", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1411 break;
1412 case 2: /* not */
1413 c->dst.val = ~c->dst.val;
1414 break;
1415 case 3: /* neg */
05f086f8 1416 emulate_1op("neg", c->dst, ctxt->eflags);
8cdbd2c9 1417 break;
3f9f53b0
MG		 1418 case 4: /* mul */
1419 emulate_1op_rax_rdx("mul", c->src, *rax, *rdx, ctxt->eflags);
1420 break;
1421 case 5: /* imul */
1422 emulate_1op_rax_rdx("imul", c->src, *rax, *rdx, ctxt->eflags);
1423 break;
1424 case 6: /* div */
1425 emulate_1op_rax_rdx("div", c->src, *rax, *rdx, ctxt->eflags);
1426 break;
1427 case 7: /* idiv */
1428 emulate_1op_rax_rdx("idiv", c->src, *rax, *rdx, ctxt->eflags);
1429 break;
8cdbd2c9 1430 default:
8c5eee30 1431 return X86EMUL_UNHANDLEABLE;
8cdbd2c9 1432 }
8c5eee30 1433 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 1434}
1435
1436static inline int emulate_grp45(struct x86_emulate_ctxt *ctxt,
a01af5ec 1437 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1438{
1439 struct decode_cache *c = &ctxt->decode;
8cdbd2c9
LV		 1440
1441 switch (c->modrm_reg) {
1442 case 0: /* inc */
05f086f8 1443 emulate_1op("inc", c->dst, ctxt->eflags);
8cdbd2c9
LV		 1444 break;
1445 case 1: /* dec */
05f086f8 1446 emulate_1op("dec", c->dst, ctxt->eflags);
8cdbd2c9 1447 break;
d19292e4
MG		 1448 case 2: /* call near abs */ {
1449 long int old_eip;
1450 old_eip = c->eip;
1451 c->eip = c->src.val;
1452 c->src.val = old_eip;
79168fd1 1453 emulate_push(ctxt, ops);
d19292e4
MG		 1454 break;
1455 }
8cdbd2c9 1456 case 4: /* jmp abs */
fd60754e 1457 c->eip = c->src.val;
8cdbd2c9
LV		 1458 break;
1459 case 6: /* push */
79168fd1 1460 emulate_push(ctxt, ops);
8cdbd2c9 1461 break;
8cdbd2c9 1462 }
1b30eaa8 1463 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 1464}
1465
1466static inline int emulate_grp9(struct x86_emulate_ctxt *ctxt,
69f55cb1 1467 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1468{
1469 struct decode_cache *c = &ctxt->decode;
16518d5a 1470 u64 old = c->dst.orig_val64;
8cdbd2c9
LV		 1471
1472 if (((u32) (old >> 0) != (u32) c->regs[VCPU_REGS_RAX]) ||
1473 ((u32) (old >> 32) != (u32) c->regs[VCPU_REGS_RDX])) {
8cdbd2c9
LV		 1474 c->regs[VCPU_REGS_RAX] = (u32) (old >> 0);
1475 c->regs[VCPU_REGS_RDX] = (u32) (old >> 32);
05f086f8 1476 ctxt->eflags &= ~EFLG_ZF;
8cdbd2c9 1477 } else {
16518d5a
AK		 1478 c->dst.val64 = ((u64)c->regs[VCPU_REGS_RCX] << 32) |
1479 (u32) c->regs[VCPU_REGS_RBX];
8cdbd2c9 1480
05f086f8 1481 ctxt->eflags |= EFLG_ZF;
8cdbd2c9 1482 }
1b30eaa8 1483 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 1484}
1485
a77ab5ea
AK		 1486static int emulate_ret_far(struct x86_emulate_ctxt *ctxt,
1487 struct x86_emulate_ops *ops)
1488{
1489 struct decode_cache *c = &ctxt->decode;
1490 int rc;
1491 unsigned long cs;
1492
1493 rc = emulate_pop(ctxt, ops, &c->eip, c->op_bytes);
1b30eaa8 1494 if (rc != X86EMUL_CONTINUE)
a77ab5ea
AK		 1495 return rc;
1496 if (c->op_bytes == 4)
1497 c->eip = (u32)c->eip;
1498 rc = emulate_pop(ctxt, ops, &cs, c->op_bytes);
1b30eaa8 1499 if (rc != X86EMUL_CONTINUE)
a77ab5ea 1500 return rc;
2e873022 1501 rc = load_segment_descriptor(ctxt, ops, (u16)cs, VCPU_SREG_CS);
a77ab5ea
AK		 1502 return rc;
1503}
1504
e66bb2cc
AP		 1505static inline void
1506setup_syscalls_segments(struct x86_emulate_ctxt *ctxt,
79168fd1
GN		 1507 struct x86_emulate_ops *ops, struct desc_struct *cs,
1508 struct desc_struct *ss)
e66bb2cc 1509{
79168fd1
GN		 1510 memset(cs, 0, sizeof(struct desc_struct));
1511 ops->get_cached_descriptor(cs, VCPU_SREG_CS, ctxt->vcpu);
1512 memset(ss, 0, sizeof(struct desc_struct));
e66bb2cc
AP		 1513
1514 cs->l = 0; /* will be adjusted later */
79168fd1 1515 set_desc_base(cs, 0); /* flat segment */
e66bb2cc 1516 cs->g = 1; /* 4kb granularity */
79168fd1 1517 set_desc_limit(cs, 0xfffff); /* 4GB limit */
e66bb2cc
AP		 1518 cs->type = 0x0b; /* Read, Execute, Accessed */
1519 cs->s = 1;
1520 cs->dpl = 0; /* will be adjusted later */
79168fd1
GN		 1521 cs->p = 1;
1522 cs->d = 1;
e66bb2cc 1523
79168fd1
GN		 1524 set_desc_base(ss, 0); /* flat segment */
1525 set_desc_limit(ss, 0xfffff); /* 4GB limit */
e66bb2cc
AP		 1526 ss->g = 1; /* 4kb granularity */
1527 ss->s = 1;
1528 ss->type = 0x03; /* Read/Write, Accessed */
79168fd1 1529 ss->d = 1; /* 32bit stack segment */
e66bb2cc 1530 ss->dpl = 0;
79168fd1 1531 ss->p = 1;
e66bb2cc
AP		 1532}
1533
1534static int
3fb1b5db 1535emulate_syscall(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
e66bb2cc
AP		 1536{
1537 struct decode_cache *c = &ctxt->decode;
79168fd1 1538 struct desc_struct cs, ss;
e66bb2cc 1539 u64 msr_data;
79168fd1 1540 u16 cs_sel, ss_sel;
e66bb2cc
AP		 1541
1542 /* syscall is not available in real mode */
2e901c4c
GN		 1543 if (ctxt->mode == X86EMUL_MODE_REAL ||
1544 ctxt->mode == X86EMUL_MODE_VM86) {
54b8486f 1545 emulate_ud(ctxt);
2e901c4c
GN		 1546 return X86EMUL_PROPAGATE_FAULT;
1547 }
e66bb2cc 1548
79168fd1 1549 setup_syscalls_segments(ctxt, ops, &cs, &ss);
e66bb2cc 1550
3fb1b5db 1551 ops->get_msr(ctxt->vcpu, MSR_STAR, &msr_data);
e66bb2cc 1552 msr_data >>= 32;
79168fd1
GN		 1553 cs_sel = (u16)(msr_data & 0xfffc);
1554 ss_sel = (u16)(msr_data + 8);
e66bb2cc
AP		 1555
1556 if (is_long_mode(ctxt->vcpu)) {
79168fd1 1557 cs.d = 0;
e66bb2cc
AP		 1558 cs.l = 1;
1559 }
79168fd1
GN		 1560 ops->set_cached_descriptor(&cs, VCPU_SREG_CS, ctxt->vcpu);
1561 ops->set_segment_selector(cs_sel, VCPU_SREG_CS, ctxt->vcpu);
1562 ops->set_cached_descriptor(&ss, VCPU_SREG_SS, ctxt->vcpu);
1563 ops->set_segment_selector(ss_sel, VCPU_SREG_SS, ctxt->vcpu);
e66bb2cc
AP		 1564
1565 c->regs[VCPU_REGS_RCX] = c->eip;
1566 if (is_long_mode(ctxt->vcpu)) {
1567#ifdef CONFIG_X86_64
1568 c->regs[VCPU_REGS_R11] = ctxt->eflags & ~EFLG_RF;
1569
3fb1b5db
GN		 1570 ops->get_msr(ctxt->vcpu,
1571 ctxt->mode == X86EMUL_MODE_PROT64 ?
1572 MSR_LSTAR : MSR_CSTAR, &msr_data);
e66bb2cc
AP		 1573 c->eip = msr_data;
1574
3fb1b5db 1575 ops->get_msr(ctxt->vcpu, MSR_SYSCALL_MASK, &msr_data);
e66bb2cc
AP		 1576 ctxt->eflags &= ~(msr_data | EFLG_RF);
1577#endif
1578 } else {
1579 /* legacy mode */
3fb1b5db 1580 ops->get_msr(ctxt->vcpu, MSR_STAR, &msr_data);
e66bb2cc
AP		 1581 c->eip = (u32)msr_data;
1582
1583 ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF);
1584 }
1585
e54cfa97 1586 return X86EMUL_CONTINUE;
e66bb2cc
AP		 1587}
1588
8c604352 1589static int
3fb1b5db 1590emulate_sysenter(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
8c604352
AP		 1591{
1592 struct decode_cache *c = &ctxt->decode;
79168fd1 1593 struct desc_struct cs, ss;
8c604352 1594 u64 msr_data;
79168fd1 1595 u16 cs_sel, ss_sel;
8c604352 1596
a0044755
GN		 1597 /* inject #GP if in real mode */
1598 if (ctxt->mode == X86EMUL_MODE_REAL) {
54b8486f 1599 emulate_gp(ctxt, 0);
2e901c4c 1600 return X86EMUL_PROPAGATE_FAULT;
8c604352
AP		 1601 }
1602
1603 /* XXX sysenter/sysexit have not been tested in 64bit mode.
1604 * Therefore, we inject an #UD.
1605 */
2e901c4c 1606 if (ctxt->mode == X86EMUL_MODE_PROT64) {
54b8486f 1607 emulate_ud(ctxt);
2e901c4c
GN		 1608 return X86EMUL_PROPAGATE_FAULT;
1609 }
8c604352 1610
79168fd1 1611 setup_syscalls_segments(ctxt, ops, &cs, &ss);
8c604352 1612
3fb1b5db 1613 ops->get_msr(ctxt->vcpu, MSR_IA32_SYSENTER_CS, &msr_data);
8c604352
AP		 1614 switch (ctxt->mode) {
1615 case X86EMUL_MODE_PROT32:
1616 if ((msr_data & 0xfffc) == 0x0) {
54b8486f 1617 emulate_gp(ctxt, 0);
e54cfa97 1618 return X86EMUL_PROPAGATE_FAULT;
8c604352
AP		 1619 }
1620 break;
1621 case X86EMUL_MODE_PROT64:
1622 if (msr_data == 0x0) {
54b8486f 1623 emulate_gp(ctxt, 0);
e54cfa97 1624 return X86EMUL_PROPAGATE_FAULT;
8c604352
AP		 1625 }
1626 break;
1627 }
1628
1629 ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF);
79168fd1
GN		 1630 cs_sel = (u16)msr_data;
1631 cs_sel &= ~SELECTOR_RPL_MASK;
1632 ss_sel = cs_sel + 8;
1633 ss_sel &= ~SELECTOR_RPL_MASK;
8c604352
AP		 1634 if (ctxt->mode == X86EMUL_MODE_PROT64
1635 || is_long_mode(ctxt->vcpu)) {
79168fd1 1636 cs.d = 0;
8c604352
AP		 1637 cs.l = 1;
1638 }
1639
79168fd1
GN		 1640 ops->set_cached_descriptor(&cs, VCPU_SREG_CS, ctxt->vcpu);
1641 ops->set_segment_selector(cs_sel, VCPU_SREG_CS, ctxt->vcpu);
1642 ops->set_cached_descriptor(&ss, VCPU_SREG_SS, ctxt->vcpu);
1643 ops->set_segment_selector(ss_sel, VCPU_SREG_SS, ctxt->vcpu);
8c604352 1644
3fb1b5db 1645 ops->get_msr(ctxt->vcpu, MSR_IA32_SYSENTER_EIP, &msr_data);
8c604352
AP		 1646 c->eip = msr_data;
1647
3fb1b5db 1648 ops->get_msr(ctxt->vcpu, MSR_IA32_SYSENTER_ESP, &msr_data);
8c604352
AP		 1649 c->regs[VCPU_REGS_RSP] = msr_data;
1650
e54cfa97 1651 return X86EMUL_CONTINUE;
8c604352
AP		 1652}
1653
4668f050 1654static int
3fb1b5db 1655emulate_sysexit(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
4668f050
AP		 1656{
1657 struct decode_cache *c = &ctxt->decode;
79168fd1 1658 struct desc_struct cs, ss;
4668f050
AP		 1659 u64 msr_data;
1660 int usermode;
79168fd1 1661 u16 cs_sel, ss_sel;
4668f050 1662
a0044755
GN		 1663 /* inject #GP if in real mode or Virtual 8086 mode */
1664 if (ctxt->mode == X86EMUL_MODE_REAL ||
1665 ctxt->mode == X86EMUL_MODE_VM86) {
54b8486f 1666 emulate_gp(ctxt, 0);
2e901c4c 1667 return X86EMUL_PROPAGATE_FAULT;
4668f050
AP		 1668 }
1669
79168fd1 1670 setup_syscalls_segments(ctxt, ops, &cs, &ss);
4668f050
AP		 1671
1672 if ((c->rex_prefix & 0x8) != 0x0)
1673 usermode = X86EMUL_MODE_PROT64;
1674 else
1675 usermode = X86EMUL_MODE_PROT32;
1676
1677 cs.dpl = 3;
1678 ss.dpl = 3;
3fb1b5db 1679 ops->get_msr(ctxt->vcpu, MSR_IA32_SYSENTER_CS, &msr_data);
4668f050
AP		 1680 switch (usermode) {
1681 case X86EMUL_MODE_PROT32:
79168fd1 1682 cs_sel = (u16)(msr_data + 16);
4668f050 1683 if ((msr_data & 0xfffc) == 0x0) {
54b8486f 1684 emulate_gp(ctxt, 0);
e54cfa97 1685 return X86EMUL_PROPAGATE_FAULT;
4668f050 1686 }
79168fd1 1687 ss_sel = (u16)(msr_data + 24);
4668f050
AP		 1688 break;
1689 case X86EMUL_MODE_PROT64:
79168fd1 1690 cs_sel = (u16)(msr_data + 32);
4668f050 1691 if (msr_data == 0x0) {
54b8486f 1692 emulate_gp(ctxt, 0);
e54cfa97 1693 return X86EMUL_PROPAGATE_FAULT;
4668f050 1694 }
79168fd1
GN		 1695 ss_sel = cs_sel + 8;
1696 cs.d = 0;
4668f050
AP		 1697 cs.l = 1;
1698 break;
1699 }
79168fd1
GN		 1700 cs_sel |= SELECTOR_RPL_MASK;
1701 ss_sel |= SELECTOR_RPL_MASK;
4668f050 1702
79168fd1
GN		 1703 ops->set_cached_descriptor(&cs, VCPU_SREG_CS, ctxt->vcpu);
1704 ops->set_segment_selector(cs_sel, VCPU_SREG_CS, ctxt->vcpu);
1705 ops->set_cached_descriptor(&ss, VCPU_SREG_SS, ctxt->vcpu);
1706 ops->set_segment_selector(ss_sel, VCPU_SREG_SS, ctxt->vcpu);
4668f050 1707
bdb475a3
GN		 1708 c->eip = c->regs[VCPU_REGS_RDX];
1709 c->regs[VCPU_REGS_RSP] = c->regs[VCPU_REGS_RCX];
4668f050 1710
e54cfa97 1711 return X86EMUL_CONTINUE;
4668f050
AP		 1712}
1713
9c537244
GN		 1714static bool emulator_bad_iopl(struct x86_emulate_ctxt *ctxt,
1715 struct x86_emulate_ops *ops)
f850e2e6
GN		 1716{
1717 int iopl;
1718 if (ctxt->mode == X86EMUL_MODE_REAL)
1719 return false;
1720 if (ctxt->mode == X86EMUL_MODE_VM86)
1721 return true;
1722 iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
9c537244 1723 return ops->cpl(ctxt->vcpu) > iopl;
f850e2e6
GN		 1724}
1725
1726static bool emulator_io_port_access_allowed(struct x86_emulate_ctxt *ctxt,
1727 struct x86_emulate_ops *ops,
1728 u16 port, u16 len)
1729{
79168fd1 1730 struct desc_struct tr_seg;
f850e2e6
GN		 1731 int r;
1732 u16 io_bitmap_ptr;
1733 u8 perm, bit_idx = port & 0x7;
1734 unsigned mask = (1 << len) - 1;
1735
79168fd1
GN		 1736 ops->get_cached_descriptor(&tr_seg, VCPU_SREG_TR, ctxt->vcpu);
1737 if (!tr_seg.p)
f850e2e6 1738 return false;
79168fd1 1739 if (desc_limit_scaled(&tr_seg) < 103)
f850e2e6 1740 return false;
79168fd1
GN		 1741 r = ops->read_std(get_desc_base(&tr_seg) + 102, &io_bitmap_ptr, 2,
1742 ctxt->vcpu, NULL);
f850e2e6
GN		 1743 if (r != X86EMUL_CONTINUE)
1744 return false;
79168fd1 1745 if (io_bitmap_ptr + port/8 > desc_limit_scaled(&tr_seg))
f850e2e6 1746 return false;
79168fd1
GN		 1747 r = ops->read_std(get_desc_base(&tr_seg) + io_bitmap_ptr + port/8,
1748 &perm, 1, ctxt->vcpu, NULL);
f850e2e6
GN		 1749 if (r != X86EMUL_CONTINUE)
1750 return false;
1751 if ((perm >> bit_idx) & mask)
1752 return false;
1753 return true;
1754}
1755
1756static bool emulator_io_permited(struct x86_emulate_ctxt *ctxt,
1757 struct x86_emulate_ops *ops,
1758 u16 port, u16 len)
1759{
4fc40f07
GN		 1760 if (ctxt->perm_ok)
1761 return true;
1762
9c537244 1763 if (emulator_bad_iopl(ctxt, ops))
f850e2e6
GN		 1764 if (!emulator_io_port_access_allowed(ctxt, ops, port, len))
1765 return false;
4fc40f07
GN		 1766
1767 ctxt->perm_ok = true;
1768
f850e2e6
GN		 1769 return true;
1770}
1771
38ba30ba
GN		 1772static void save_state_to_tss16(struct x86_emulate_ctxt *ctxt,
1773 struct x86_emulate_ops *ops,
1774 struct tss_segment_16 *tss)
1775{
1776 struct decode_cache *c = &ctxt->decode;
1777
1778 tss->ip = c->eip;
1779 tss->flag = ctxt->eflags;
1780 tss->ax = c->regs[VCPU_REGS_RAX];
1781 tss->cx = c->regs[VCPU_REGS_RCX];
1782 tss->dx = c->regs[VCPU_REGS_RDX];
1783 tss->bx = c->regs[VCPU_REGS_RBX];
1784 tss->sp = c->regs[VCPU_REGS_RSP];
1785 tss->bp = c->regs[VCPU_REGS_RBP];
1786 tss->si = c->regs[VCPU_REGS_RSI];
1787 tss->di = c->regs[VCPU_REGS_RDI];
1788
1789 tss->es = ops->get_segment_selector(VCPU_SREG_ES, ctxt->vcpu);
1790 tss->cs = ops->get_segment_selector(VCPU_SREG_CS, ctxt->vcpu);
1791 tss->ss = ops->get_segment_selector(VCPU_SREG_SS, ctxt->vcpu);
1792 tss->ds = ops->get_segment_selector(VCPU_SREG_DS, ctxt->vcpu);
1793 tss->ldt = ops->get_segment_selector(VCPU_SREG_LDTR, ctxt->vcpu);
1794}
1795
1796static int load_state_from_tss16(struct x86_emulate_ctxt *ctxt,
1797 struct x86_emulate_ops *ops,
1798 struct tss_segment_16 *tss)
1799{
1800 struct decode_cache *c = &ctxt->decode;
1801 int ret;
1802
1803 c->eip = tss->ip;
1804 ctxt->eflags = tss->flag | 2;
1805 c->regs[VCPU_REGS_RAX] = tss->ax;
1806 c->regs[VCPU_REGS_RCX] = tss->cx;
1807 c->regs[VCPU_REGS_RDX] = tss->dx;
1808 c->regs[VCPU_REGS_RBX] = tss->bx;
1809 c->regs[VCPU_REGS_RSP] = tss->sp;
1810 c->regs[VCPU_REGS_RBP] = tss->bp;
1811 c->regs[VCPU_REGS_RSI] = tss->si;
1812 c->regs[VCPU_REGS_RDI] = tss->di;
1813
1814 /*
1815 * SDM says that segment selectors are loaded before segment
1816 * descriptors
1817 */
1818 ops->set_segment_selector(tss->ldt, VCPU_SREG_LDTR, ctxt->vcpu);
1819 ops->set_segment_selector(tss->es, VCPU_SREG_ES, ctxt->vcpu);
1820 ops->set_segment_selector(tss->cs, VCPU_SREG_CS, ctxt->vcpu);
1821 ops->set_segment_selector(tss->ss, VCPU_SREG_SS, ctxt->vcpu);
1822 ops->set_segment_selector(tss->ds, VCPU_SREG_DS, ctxt->vcpu);
1823
1824 /*
1825 * Now load segment descriptors. If fault happenes at this stage
1826 * it is handled in a context of new task
1827 */
1828 ret = load_segment_descriptor(ctxt, ops, tss->ldt, VCPU_SREG_LDTR);
1829 if (ret != X86EMUL_CONTINUE)
1830 return ret;
1831 ret = load_segment_descriptor(ctxt, ops, tss->es, VCPU_SREG_ES);
1832 if (ret != X86EMUL_CONTINUE)
1833 return ret;
1834 ret = load_segment_descriptor(ctxt, ops, tss->cs, VCPU_SREG_CS);
1835 if (ret != X86EMUL_CONTINUE)
1836 return ret;
1837 ret = load_segment_descriptor(ctxt, ops, tss->ss, VCPU_SREG_SS);
1838 if (ret != X86EMUL_CONTINUE)
1839 return ret;
1840 ret = load_segment_descriptor(ctxt, ops, tss->ds, VCPU_SREG_DS);
1841 if (ret != X86EMUL_CONTINUE)
1842 return ret;
1843
1844 return X86EMUL_CONTINUE;
1845}
1846
1847static int task_switch_16(struct x86_emulate_ctxt *ctxt,
1848 struct x86_emulate_ops *ops,
1849 u16 tss_selector, u16 old_tss_sel,
1850 ulong old_tss_base, struct desc_struct *new_desc)
1851{
1852 struct tss_segment_16 tss_seg;
1853 int ret;
1854 u32 err, new_tss_base = get_desc_base(new_desc);
1855
1856 ret = ops->read_std(old_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
1857 &err);
1858 if (ret == X86EMUL_PROPAGATE_FAULT) {
1859 /* FIXME: need to provide precise fault address */
54b8486f 1860 emulate_pf(ctxt, old_tss_base, err);
38ba30ba
GN		 1861 return ret;
1862 }
1863
1864 save_state_to_tss16(ctxt, ops, &tss_seg);
1865
1866 ret = ops->write_std(old_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
1867 &err);
1868 if (ret == X86EMUL_PROPAGATE_FAULT) {
1869 /* FIXME: need to provide precise fault address */
54b8486f 1870 emulate_pf(ctxt, old_tss_base, err);
38ba30ba
GN		 1871 return ret;
1872 }
1873
1874 ret = ops->read_std(new_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
1875 &err);
1876 if (ret == X86EMUL_PROPAGATE_FAULT) {
1877 /* FIXME: need to provide precise fault address */
54b8486f 1878 emulate_pf(ctxt, new_tss_base, err);
38ba30ba
GN		 1879 return ret;
1880 }
1881
1882 if (old_tss_sel != 0xffff) {
1883 tss_seg.prev_task_link = old_tss_sel;
1884
1885 ret = ops->write_std(new_tss_base,
1886 &tss_seg.prev_task_link,
1887 sizeof tss_seg.prev_task_link,
1888 ctxt->vcpu, &err);
1889 if (ret == X86EMUL_PROPAGATE_FAULT) {
1890 /* FIXME: need to provide precise fault address */
54b8486f 1891 emulate_pf(ctxt, new_tss_base, err);
38ba30ba
GN		 1892 return ret;
1893 }
1894 }
1895
1896 return load_state_from_tss16(ctxt, ops, &tss_seg);
1897}
1898
1899static void save_state_to_tss32(struct x86_emulate_ctxt *ctxt,
1900 struct x86_emulate_ops *ops,
1901 struct tss_segment_32 *tss)
1902{
1903 struct decode_cache *c = &ctxt->decode;
1904
1905 tss->cr3 = ops->get_cr(3, ctxt->vcpu);
1906 tss->eip = c->eip;
1907 tss->eflags = ctxt->eflags;
1908 tss->eax = c->regs[VCPU_REGS_RAX];
1909 tss->ecx = c->regs[VCPU_REGS_RCX];
1910 tss->edx = c->regs[VCPU_REGS_RDX];
1911 tss->ebx = c->regs[VCPU_REGS_RBX];
1912 tss->esp = c->regs[VCPU_REGS_RSP];
1913 tss->ebp = c->regs[VCPU_REGS_RBP];
1914 tss->esi = c->regs[VCPU_REGS_RSI];
1915 tss->edi = c->regs[VCPU_REGS_RDI];
1916
1917 tss->es = ops->get_segment_selector(VCPU_SREG_ES, ctxt->vcpu);
1918 tss->cs = ops->get_segment_selector(VCPU_SREG_CS, ctxt->vcpu);
1919 tss->ss = ops->get_segment_selector(VCPU_SREG_SS, ctxt->vcpu);
1920 tss->ds = ops->get_segment_selector(VCPU_SREG_DS, ctxt->vcpu);
1921 tss->fs = ops->get_segment_selector(VCPU_SREG_FS, ctxt->vcpu);
1922 tss->gs = ops->get_segment_selector(VCPU_SREG_GS, ctxt->vcpu);
1923 tss->ldt_selector = ops->get_segment_selector(VCPU_SREG_LDTR, ctxt->vcpu);
1924}
1925
1926static int load_state_from_tss32(struct x86_emulate_ctxt *ctxt,
1927 struct x86_emulate_ops *ops,
1928 struct tss_segment_32 *tss)
1929{
1930 struct decode_cache *c = &ctxt->decode;
1931 int ret;
1932
0f12244f 1933 if (ops->set_cr(3, tss->cr3, ctxt->vcpu)) {
54b8486f 1934 emulate_gp(ctxt, 0);
0f12244f
GN		 1935 return X86EMUL_PROPAGATE_FAULT;
1936 }
38ba30ba
GN		 1937 c->eip = tss->eip;
1938 ctxt->eflags = tss->eflags | 2;
1939 c->regs[VCPU_REGS_RAX] = tss->eax;
1940 c->regs[VCPU_REGS_RCX] = tss->ecx;
1941 c->regs[VCPU_REGS_RDX] = tss->edx;
1942 c->regs[VCPU_REGS_RBX] = tss->ebx;
1943 c->regs[VCPU_REGS_RSP] = tss->esp;
1944 c->regs[VCPU_REGS_RBP] = tss->ebp;
1945 c->regs[VCPU_REGS_RSI] = tss->esi;
1946 c->regs[VCPU_REGS_RDI] = tss->edi;
1947
1948 /*
1949 * SDM says that segment selectors are loaded before segment
1950 * descriptors
1951 */
1952 ops->set_segment_selector(tss->ldt_selector, VCPU_SREG_LDTR, ctxt->vcpu);
1953 ops->set_segment_selector(tss->es, VCPU_SREG_ES, ctxt->vcpu);
1954 ops->set_segment_selector(tss->cs, VCPU_SREG_CS, ctxt->vcpu);
1955 ops->set_segment_selector(tss->ss, VCPU_SREG_SS, ctxt->vcpu);
1956 ops->set_segment_selector(tss->ds, VCPU_SREG_DS, ctxt->vcpu);
1957 ops->set_segment_selector(tss->fs, VCPU_SREG_FS, ctxt->vcpu);
1958 ops->set_segment_selector(tss->gs, VCPU_SREG_GS, ctxt->vcpu);
1959
1960 /*
1961 * Now load segment descriptors. If fault happenes at this stage
1962 * it is handled in a context of new task
1963 */
1964 ret = load_segment_descriptor(ctxt, ops, tss->ldt_selector, VCPU_SREG_LDTR);
1965 if (ret != X86EMUL_CONTINUE)
1966 return ret;
1967 ret = load_segment_descriptor(ctxt, ops, tss->es, VCPU_SREG_ES);
1968 if (ret != X86EMUL_CONTINUE)
1969 return ret;
1970 ret = load_segment_descriptor(ctxt, ops, tss->cs, VCPU_SREG_CS);
1971 if (ret != X86EMUL_CONTINUE)
1972 return ret;
1973 ret = load_segment_descriptor(ctxt, ops, tss->ss, VCPU_SREG_SS);
1974 if (ret != X86EMUL_CONTINUE)
1975 return ret;
1976 ret = load_segment_descriptor(ctxt, ops, tss->ds, VCPU_SREG_DS);
1977 if (ret != X86EMUL_CONTINUE)
1978 return ret;
1979 ret = load_segment_descriptor(ctxt, ops, tss->fs, VCPU_SREG_FS);
1980 if (ret != X86EMUL_CONTINUE)
1981 return ret;
1982 ret = load_segment_descriptor(ctxt, ops, tss->gs, VCPU_SREG_GS);
1983 if (ret != X86EMUL_CONTINUE)
1984 return ret;
1985
1986 return X86EMUL_CONTINUE;
1987}
1988
1989static int task_switch_32(struct x86_emulate_ctxt *ctxt,
1990 struct x86_emulate_ops *ops,
1991 u16 tss_selector, u16 old_tss_sel,
1992 ulong old_tss_base, struct desc_struct *new_desc)
1993{
1994 struct tss_segment_32 tss_seg;
1995 int ret;
1996 u32 err, new_tss_base = get_desc_base(new_desc);
1997
1998 ret = ops->read_std(old_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
1999 &err);
2000 if (ret == X86EMUL_PROPAGATE_FAULT) {
2001 /* FIXME: need to provide precise fault address */
54b8486f 2002 emulate_pf(ctxt, old_tss_base, err);
38ba30ba
GN		 2003 return ret;
2004 }
2005
2006 save_state_to_tss32(ctxt, ops, &tss_seg);
2007
2008 ret = ops->write_std(old_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
2009 &err);
2010 if (ret == X86EMUL_PROPAGATE_FAULT) {
2011 /* FIXME: need to provide precise fault address */
54b8486f 2012 emulate_pf(ctxt, old_tss_base, err);
38ba30ba
GN		 2013 return ret;
2014 }
2015
2016 ret = ops->read_std(new_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
2017 &err);
2018 if (ret == X86EMUL_PROPAGATE_FAULT) {
2019 /* FIXME: need to provide precise fault address */
54b8486f 2020 emulate_pf(ctxt, new_tss_base, err);
38ba30ba
GN		 2021 return ret;
2022 }
2023
2024 if (old_tss_sel != 0xffff) {
2025 tss_seg.prev_task_link = old_tss_sel;
2026
2027 ret = ops->write_std(new_tss_base,
2028 &tss_seg.prev_task_link,
2029 sizeof tss_seg.prev_task_link,
2030 ctxt->vcpu, &err);
2031 if (ret == X86EMUL_PROPAGATE_FAULT) {
2032 /* FIXME: need to provide precise fault address */
54b8486f 2033 emulate_pf(ctxt, new_tss_base, err);
38ba30ba
GN		 2034 return ret;
2035 }
2036 }
2037
2038 return load_state_from_tss32(ctxt, ops, &tss_seg);
2039}
2040
2041static int emulator_do_task_switch(struct x86_emulate_ctxt *ctxt,
e269fb21
JK		 2042 struct x86_emulate_ops *ops,
2043 u16 tss_selector, int reason,
2044 bool has_error_code, u32 error_code)
38ba30ba
GN		 2045{
2046 struct desc_struct curr_tss_desc, next_tss_desc;
2047 int ret;
2048 u16 old_tss_sel = ops->get_segment_selector(VCPU_SREG_TR, ctxt->vcpu);
2049 ulong old_tss_base =
5951c442 2050 ops->get_cached_segment_base(VCPU_SREG_TR, ctxt->vcpu);
ceffb459 2051 u32 desc_limit;
38ba30ba
GN		 2052
2053 /* FIXME: old_tss_base == ~0 ? */
2054
2055 ret = read_segment_descriptor(ctxt, ops, tss_selector, &next_tss_desc);
2056 if (ret != X86EMUL_CONTINUE)
2057 return ret;
2058 ret = read_segment_descriptor(ctxt, ops, old_tss_sel, &curr_tss_desc);
2059 if (ret != X86EMUL_CONTINUE)
2060 return ret;
2061
2062 /* FIXME: check that next_tss_desc is tss */
2063
2064 if (reason != TASK_SWITCH_IRET) {
2065 if ((tss_selector & 3) > next_tss_desc.dpl ||
2066 ops->cpl(ctxt->vcpu) > next_tss_desc.dpl) {
54b8486f 2067 emulate_gp(ctxt, 0);
38ba30ba
GN		 2068 return X86EMUL_PROPAGATE_FAULT;
2069 }
2070 }
2071
ceffb459
GN		 2072 desc_limit = desc_limit_scaled(&next_tss_desc);
2073 if (!next_tss_desc.p ||
2074 ((desc_limit < 0x67 && (next_tss_desc.type & 8)) ||
2075 desc_limit < 0x2b)) {
54b8486f 2076 emulate_ts(ctxt, tss_selector & 0xfffc);
38ba30ba
GN		 2077 return X86EMUL_PROPAGATE_FAULT;
2078 }
2079
2080 if (reason == TASK_SWITCH_IRET || reason == TASK_SWITCH_JMP) {
2081 curr_tss_desc.type &= ~(1 << 1); /* clear busy flag */
2082 write_segment_descriptor(ctxt, ops, old_tss_sel,
2083 &curr_tss_desc);
2084 }
2085
2086 if (reason == TASK_SWITCH_IRET)
2087 ctxt->eflags = ctxt->eflags & ~X86_EFLAGS_NT;
2088
2089 /* set back link to prev task only if NT bit is set in eflags
2090 note that old_tss_sel is not used afetr this point */
2091 if (reason != TASK_SWITCH_CALL && reason != TASK_SWITCH_GATE)
2092 old_tss_sel = 0xffff;
2093
2094 if (next_tss_desc.type & 8)
2095 ret = task_switch_32(ctxt, ops, tss_selector, old_tss_sel,
2096 old_tss_base, &next_tss_desc);
2097 else
2098 ret = task_switch_16(ctxt, ops, tss_selector, old_tss_sel,
2099 old_tss_base, &next_tss_desc);
0760d448
JK		 2100 if (ret != X86EMUL_CONTINUE)
2101 return ret;
38ba30ba
GN		 2102
2103 if (reason == TASK_SWITCH_CALL || reason == TASK_SWITCH_GATE)
2104 ctxt->eflags = ctxt->eflags | X86_EFLAGS_NT;
2105
2106 if (reason != TASK_SWITCH_IRET) {
2107 next_tss_desc.type |= (1 << 1); /* set busy flag */
2108 write_segment_descriptor(ctxt, ops, tss_selector,
2109 &next_tss_desc);
2110 }
2111
2112 ops->set_cr(0, ops->get_cr(0, ctxt->vcpu) | X86_CR0_TS, ctxt->vcpu);
2113 ops->set_cached_descriptor(&next_tss_desc, VCPU_SREG_TR, ctxt->vcpu);
2114 ops->set_segment_selector(tss_selector, VCPU_SREG_TR, ctxt->vcpu);
2115
e269fb21
JK		 2116 if (has_error_code) {
2117 struct decode_cache *c = &ctxt->decode;
2118
2119 c->op_bytes = c->ad_bytes = (next_tss_desc.type & 8) ? 4 : 2;
2120 c->lock_prefix = 0;
2121 c->src.val = (unsigned long) error_code;
79168fd1 2122 emulate_push(ctxt, ops);
e269fb21
JK		 2123 }
2124
38ba30ba
GN		 2125 return ret;
2126}
2127
2128int emulator_task_switch(struct x86_emulate_ctxt *ctxt,
e269fb21
JK		 2129 u16 tss_selector, int reason,
2130 bool has_error_code, u32 error_code)
38ba30ba 2131{
9aabc88f 2132 struct x86_emulate_ops *ops = ctxt->ops;
38ba30ba
GN		 2133 struct decode_cache *c = &ctxt->decode;
2134 int rc;
2135
38ba30ba 2136 c->eip = ctxt->eip;
e269fb21 2137 c->dst.type = OP_NONE;
38ba30ba 2138
e269fb21
JK		 2139 rc = emulator_do_task_switch(ctxt, ops, tss_selector, reason,
2140 has_error_code, error_code);
38ba30ba
GN		 2141
2142 if (rc == X86EMUL_CONTINUE) {
e269fb21 2143 rc = writeback(ctxt, ops);
95c55886
GN		 2144 if (rc == X86EMUL_CONTINUE)
2145 ctxt->eip = c->eip;
38ba30ba
GN		 2146 }
2147
19d04437 2148 return (rc == X86EMUL_UNHANDLEABLE) ? -1 : 0;
38ba30ba
GN		 2149}
2150
a682e354 2151static void string_addr_inc(struct x86_emulate_ctxt *ctxt, unsigned long base,
d9271123 2152 int reg, struct operand *op)
a682e354
GN		 2153{
2154 struct decode_cache *c = &ctxt->decode;
2155 int df = (ctxt->eflags & EFLG_DF) ? -1 : 1;
2156
d9271123 2157 register_address_increment(c, &c->regs[reg], df * op->bytes);
1a6440ae 2158 op->addr.mem = register_address(c, base, c->regs[reg]);
a682e354
GN		 2159}
2160
63540382
AK		 2161static int em_push(struct x86_emulate_ctxt *ctxt)
2162{
2163 emulate_push(ctxt, ctxt->ops);
2164 return X86EMUL_CONTINUE;
2165}
2166
73fba5f4
AK		 2167#define D(_y) { .flags = (_y) }
2168#define N D(0)
2169#define G(_f, _g) { .flags = ((_f) | Group), .u.group = (_g) }
2170#define GD(_f, _g) { .flags = ((_f) | Group | GroupDual), .u.gdual = (_g) }
2171#define I(_f, _e) { .flags = (_f), .u.execute = (_e) }
2172
2173static struct opcode group1[] = {
2174 X7(D(Lock)), N
2175};
2176
2177static struct opcode group1A[] = {
2178 D(DstMem | SrcNone | ModRM | Mov | Stack), N, N, N, N, N, N, N,
2179};
2180
2181static struct opcode group3[] = {
2182 D(DstMem | SrcImm | ModRM), D(DstMem | SrcImm | ModRM),
2183 D(DstMem | SrcNone | ModRM | Lock), D(DstMem | SrcNone | ModRM | Lock),
3f9f53b0 2184 X4(D(SrcMem | ModRM)),
73fba5f4
AK		 2185};
2186
2187static struct opcode group4[] = {
2188 D(ByteOp | DstMem | SrcNone | ModRM | Lock), D(ByteOp | DstMem | SrcNone | ModRM | Lock),
2189 N, N, N, N, N, N,
2190};
2191
2192static struct opcode group5[] = {
2193 D(DstMem | SrcNone | ModRM | Lock), D(DstMem | SrcNone | ModRM | Lock),
2194 D(SrcMem | ModRM | Stack), N,
2195 D(SrcMem | ModRM | Stack), D(SrcMemFAddr | ModRM | ImplicitOps),
2196 D(SrcMem | ModRM | Stack), N,
2197};
2198
2199static struct group_dual group7 = { {
2200 N, N, D(ModRM | SrcMem | Priv), D(ModRM | SrcMem | Priv),
2201 D(SrcNone | ModRM | DstMem | Mov), N,
5a506b12
AK		 2202 D(SrcMem16 | ModRM | Mov | Priv),
2203 D(SrcMem | ModRM | ByteOp | Priv | NoAccess),
73fba5f4
AK		 2204}, {
2205 D(SrcNone | ModRM | Priv), N, N, D(SrcNone | ModRM | Priv),
2206 D(SrcNone | ModRM | DstMem | Mov), N,
2207 D(SrcMem16 | ModRM | Mov | Priv), N,
2208} };
2209
2210static struct opcode group8[] = {
2211 N, N, N, N,
2212 D(DstMem | SrcImmByte | ModRM), D(DstMem | SrcImmByte | ModRM | Lock),
2213 D(DstMem | SrcImmByte | ModRM | Lock), D(DstMem | SrcImmByte | ModRM | Lock),
2214};
2215
2216static struct group_dual group9 = { {
2217 N, D(DstMem64 | ModRM | Lock), N, N, N, N, N, N,
2218}, {
2219 N, N, N, N, N, N, N, N,
2220} };
2221
2222static struct opcode opcode_table[256] = {
2223 /* 0x00 - 0x07 */
2224 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2225 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2226 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2227 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
2228 /* 0x08 - 0x0F */
2229 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2230 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2231 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2232 D(ImplicitOps | Stack | No64), N,
2233 /* 0x10 - 0x17 */
2234 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2235 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2236 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2237 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
2238 /* 0x18 - 0x1F */
2239 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2240 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2241 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2242 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
2243 /* 0x20 - 0x27 */
2244 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2245 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2246 D(ByteOp | DstAcc | SrcImmByte), D(DstAcc | SrcImm), N, N,
2247 /* 0x28 - 0x2F */
2248 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2249 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2250 D(ByteOp | DstAcc | SrcImmByte), D(DstAcc | SrcImm), N, N,
2251 /* 0x30 - 0x37 */
2252 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2253 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2254 D(ByteOp | DstAcc | SrcImmByte), D(DstAcc | SrcImm), N, N,
2255 /* 0x38 - 0x3F */
2256 D(ByteOp | DstMem | SrcReg | ModRM), D(DstMem | SrcReg | ModRM),
2257 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2258 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2259 N, N,
2260 /* 0x40 - 0x4F */
2261 X16(D(DstReg)),
2262 /* 0x50 - 0x57 */
63540382 2263 X8(I(SrcReg | Stack, em_push)),
73fba5f4
AK		 2264 /* 0x58 - 0x5F */
2265 X8(D(DstReg | Stack)),
2266 /* 0x60 - 0x67 */
2267 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
2268 N, D(DstReg | SrcMem32 | ModRM | Mov) /* movsxd (x86/64) */ ,
2269 N, N, N, N,
2270 /* 0x68 - 0x6F */
63540382
AK		 2271 I(SrcImm | Mov | Stack, em_push), N,
2272 I(SrcImmByte | Mov | Stack, em_push), N,
73fba5f4
AK		 2273 D(DstDI | ByteOp | Mov | String), D(DstDI | Mov | String), /* insb, insw/insd */
2274 D(SrcSI | ByteOp | ImplicitOps | String), D(SrcSI | ImplicitOps | String), /* outsb, outsw/outsd */
2275 /* 0x70 - 0x7F */
2276 X16(D(SrcImmByte)),
2277 /* 0x80 - 0x87 */
2278 G(ByteOp | DstMem | SrcImm | ModRM | Group, group1),
2279 G(DstMem | SrcImm | ModRM | Group, group1),
2280 G(ByteOp | DstMem | SrcImm | ModRM | No64 | Group, group1),
2281 G(DstMem | SrcImmByte | ModRM | Group, group1),
2282 D(ByteOp | DstMem | SrcReg | ModRM), D(DstMem | SrcReg | ModRM),
2283 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2284 /* 0x88 - 0x8F */
2285 D(ByteOp | DstMem | SrcReg | ModRM | Mov), D(DstMem | SrcReg | ModRM | Mov),
2286 D(ByteOp | DstReg | SrcMem | ModRM | Mov), D(DstReg | SrcMem | ModRM | Mov),
342fc630 2287 D(DstMem | SrcNone | ModRM | Mov), D(ModRM | SrcMem | NoAccess | DstReg),
73fba5f4
AK		 2288 D(ImplicitOps | SrcMem16 | ModRM), G(0, group1A),
2289 /* 0x90 - 0x97 */
3d9e77df 2290 X8(D(SrcAcc | DstReg)),
73fba5f4
AK		 2291 /* 0x98 - 0x9F */
2292 N, N, D(SrcImmFAddr | No64), N,
2293 D(ImplicitOps | Stack), D(ImplicitOps | Stack), N, N,
2294 /* 0xA0 - 0xA7 */
2295 D(ByteOp | DstAcc | SrcMem | Mov | MemAbs), D(DstAcc | SrcMem | Mov | MemAbs),
2296 D(ByteOp | DstMem | SrcAcc | Mov | MemAbs), D(DstMem | SrcAcc | Mov | MemAbs),
2297 D(ByteOp | SrcSI | DstDI | Mov | String), D(SrcSI | DstDI | Mov | String),
2298 D(ByteOp | SrcSI | DstDI | String), D(SrcSI | DstDI | String),
2299 /* 0xA8 - 0xAF */
06cb7046
WY		 2300 D(DstAcc | SrcImmByte | ByteOp), D(DstAcc | SrcImm),
2301 D(ByteOp | SrcAcc | DstDI | Mov | String), D(SrcAcc | DstDI | Mov | String),
73fba5f4
AK		 2302 D(ByteOp | SrcSI | DstAcc | Mov | String), D(SrcSI | DstAcc | Mov | String),
2303 D(ByteOp | DstDI | String), D(DstDI | String),
2304 /* 0xB0 - 0xB7 */
2305 X8(D(ByteOp | DstReg | SrcImm | Mov)),
2306 /* 0xB8 - 0xBF */
2307 X8(D(DstReg | SrcImm | Mov)),
2308 /* 0xC0 - 0xC7 */
2309 D(ByteOp | DstMem | SrcImm | ModRM), D(DstMem | SrcImmByte | ModRM),
2310 N, D(ImplicitOps | Stack), N, N,
2311 D(ByteOp | DstMem | SrcImm | ModRM | Mov), D(DstMem | SrcImm | ModRM | Mov),
2312 /* 0xC8 - 0xCF */
2313 N, N, N, D(ImplicitOps | Stack),
2314 D(ImplicitOps), D(SrcImmByte), D(ImplicitOps | No64), D(ImplicitOps),
2315 /* 0xD0 - 0xD7 */
c034da8b 2316 D(ByteOp | DstMem | SrcOne | ModRM), D(DstMem | SrcOne | ModRM),
73fba5f4
AK		 2317 D(ByteOp | DstMem | SrcImplicit | ModRM), D(DstMem | SrcImplicit | ModRM),
2318 N, N, N, N,
2319 /* 0xD8 - 0xDF */
2320 N, N, N, N, N, N, N, N,
2321 /* 0xE0 - 0xE7 */
2322 N, N, N, N,
2323 D(ByteOp | SrcImmUByte | DstAcc), D(SrcImmUByte | DstAcc),
41167be5 2324 D(ByteOp | SrcAcc | DstImmUByte), D(SrcAcc | DstImmUByte),
73fba5f4
AK		 2325 /* 0xE8 - 0xEF */
2326 D(SrcImm | Stack), D(SrcImm | ImplicitOps),
2327 D(SrcImmFAddr | No64), D(SrcImmByte | ImplicitOps),
2328 D(SrcNone | ByteOp | DstAcc), D(SrcNone | DstAcc),
41167be5 2329 D(ByteOp | SrcAcc | ImplicitOps), D(SrcAcc | ImplicitOps),
73fba5f4
AK		 2330 /* 0xF0 - 0xF7 */
2331 N, N, N, N,
2332 D(ImplicitOps | Priv), D(ImplicitOps), G(ByteOp, group3), G(0, group3),
2333 /* 0xF8 - 0xFF */
8744aa9a 2334 D(ImplicitOps), D(ImplicitOps), D(ImplicitOps), D(ImplicitOps),
73fba5f4
AK		 2335 D(ImplicitOps), D(ImplicitOps), G(0, group4), G(0, group5),
2336};
2337
2338static struct opcode twobyte_table[256] = {
2339 /* 0x00 - 0x0F */
2340 N, GD(0, &group7), N, N,
2341 N, D(ImplicitOps), D(ImplicitOps | Priv), N,
2342 D(ImplicitOps | Priv), D(ImplicitOps | Priv), N, N,
2343 N, D(ImplicitOps | ModRM), N, N,
2344 /* 0x10 - 0x1F */
2345 N, N, N, N, N, N, N, N, D(ImplicitOps | ModRM), N, N, N, N, N, N, N,
2346 /* 0x20 - 0x2F */
b27f3856
AK		 2347 D(ModRM | DstMem | Priv | Op3264), D(ModRM | DstMem | Priv | Op3264),
2348 D(ModRM | SrcMem | Priv | Op3264), D(ModRM | SrcMem | Priv | Op3264),
73fba5f4
AK		 2349 N, N, N, N,
2350 N, N, N, N, N, N, N, N,
2351 /* 0x30 - 0x3F */
2352 D(ImplicitOps | Priv), N, D(ImplicitOps | Priv), N,
2353 D(ImplicitOps), D(ImplicitOps | Priv), N, N,
2354 N, N, N, N, N, N, N, N,
2355 /* 0x40 - 0x4F */
2356 X16(D(DstReg | SrcMem | ModRM | Mov)),
2357 /* 0x50 - 0x5F */
2358 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2359 /* 0x60 - 0x6F */
2360 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2361 /* 0x70 - 0x7F */
2362 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2363 /* 0x80 - 0x8F */
2364 X16(D(SrcImm)),
2365 /* 0x90 - 0x9F */
ee45b58e 2366 X16(D(ByteOp | DstMem | SrcNone | ModRM| Mov)),
73fba5f4
AK		 2367 /* 0xA0 - 0xA7 */
2368 D(ImplicitOps | Stack), D(ImplicitOps | Stack),
2369 N, D(DstMem | SrcReg | ModRM | BitOp),
2370 D(DstMem | SrcReg | Src2ImmByte | ModRM),
2371 D(DstMem | SrcReg | Src2CL | ModRM), N, N,
2372 /* 0xA8 - 0xAF */
2373 D(ImplicitOps | Stack), D(ImplicitOps | Stack),
2374 N, D(DstMem | SrcReg | ModRM | BitOp | Lock),
2375 D(DstMem | SrcReg | Src2ImmByte | ModRM),
2376 D(DstMem | SrcReg | Src2CL | ModRM),
2377 D(ModRM), N,
2378 /* 0xB0 - 0xB7 */
2379 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2380 N, D(DstMem | SrcReg | ModRM | BitOp | Lock),
2381 N, N, D(ByteOp | DstReg | SrcMem | ModRM | Mov),
2382 D(DstReg | SrcMem16 | ModRM | Mov),
2383 /* 0xB8 - 0xBF */
2384 N, N,
ba7ff2b7 2385 G(BitOp, group8), D(DstMem | SrcReg | ModRM | BitOp | Lock),
d9574a25
WY		 2386 D(DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2387 D(ByteOp | DstReg | SrcMem | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov),
73fba5f4 2388 /* 0xC0 - 0xCF */
92f738a5
WY		 2389 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2390 N, D(DstMem | SrcReg | ModRM | Mov),
73fba5f4
AK		 2391 N, N, N, GD(0, &group9),
2392 N, N, N, N, N, N, N, N,
2393 /* 0xD0 - 0xDF */
2394 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2395 /* 0xE0 - 0xEF */
2396 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2397 /* 0xF0 - 0xFF */
2398 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N
2399};
2400
2401#undef D
2402#undef N
2403#undef G
2404#undef GD
2405#undef I
2406
dde7e6d1
AK		 2407int
2408x86_decode_insn(struct x86_emulate_ctxt *ctxt)
2409{
2410 struct x86_emulate_ops *ops = ctxt->ops;
2411 struct decode_cache *c = &ctxt->decode;
2412 int rc = X86EMUL_CONTINUE;
2413 int mode = ctxt->mode;
2414 int def_op_bytes, def_ad_bytes, dual, goffset;
2415 struct opcode opcode, *g_mod012, *g_mod3;
2dbd0dd7 2416 struct operand memop = { .type = OP_NONE };
dde7e6d1
AK		 2417
2418 /* we cannot decode insn before we complete previous rep insn */
2419 WARN_ON(ctxt->restart);
2420
2421 c->eip = ctxt->eip;
2422 c->fetch.start = c->fetch.end = c->eip;
2423 ctxt->cs_base = seg_base(ctxt, ops, VCPU_SREG_CS);
2424
2425 switch (mode) {
2426 case X86EMUL_MODE_REAL:
2427 case X86EMUL_MODE_VM86:
2428 case X86EMUL_MODE_PROT16:
2429 def_op_bytes = def_ad_bytes = 2;
2430 break;
2431 case X86EMUL_MODE_PROT32:
2432 def_op_bytes = def_ad_bytes = 4;
2433 break;
2434#ifdef CONFIG_X86_64
2435 case X86EMUL_MODE_PROT64:
2436 def_op_bytes = 4;
2437 def_ad_bytes = 8;
2438 break;
2439#endif
2440 default:
2441 return -1;
2442 }
2443
2444 c->op_bytes = def_op_bytes;
2445 c->ad_bytes = def_ad_bytes;
2446
2447 /* Legacy prefixes. */
2448 for (;;) {
2449 switch (c->b = insn_fetch(u8, 1, c->eip)) {
2450 case 0x66: /* operand-size override */
2451 /* switch between 2/4 bytes */
2452 c->op_bytes = def_op_bytes ^ 6;
2453 break;
2454 case 0x67: /* address-size override */
2455 if (mode == X86EMUL_MODE_PROT64)
2456 /* switch between 4/8 bytes */
2457 c->ad_bytes = def_ad_bytes ^ 12;
2458 else
2459 /* switch between 2/4 bytes */
2460 c->ad_bytes = def_ad_bytes ^ 6;
2461 break;
2462 case 0x26: /* ES override */
2463 case 0x2e: /* CS override */
2464 case 0x36: /* SS override */
2465 case 0x3e: /* DS override */
2466 set_seg_override(c, (c->b >> 3) & 3);
2467 break;
2468 case 0x64: /* FS override */
2469 case 0x65: /* GS override */
2470 set_seg_override(c, c->b & 7);
2471 break;
2472 case 0x40 ... 0x4f: /* REX */
2473 if (mode != X86EMUL_MODE_PROT64)
2474 goto done_prefixes;
2475 c->rex_prefix = c->b;
2476 continue;
2477 case 0xf0: /* LOCK */
2478 c->lock_prefix = 1;
2479 break;
2480 case 0xf2: /* REPNE/REPNZ */
2481 c->rep_prefix = REPNE_PREFIX;
2482 break;
2483 case 0xf3: /* REP/REPE/REPZ */
2484 c->rep_prefix = REPE_PREFIX;
2485 break;
2486 default:
2487 goto done_prefixes;
2488 }
2489
2490 /* Any legacy prefix after a REX prefix nullifies its effect. */
2491
2492 c->rex_prefix = 0;
2493 }
2494
2495done_prefixes:
2496
2497 /* REX prefix. */
1e87e3ef
AK		 2498 if (c->rex_prefix & 8)
2499 c->op_bytes = 8; /* REX.W */
dde7e6d1
AK		 2500
2501 /* Opcode byte(s). */
2502 opcode = opcode_table[c->b];
d3ad6243
WY		 2503 /* Two-byte opcode? */
2504 if (c->b == 0x0f) {
2505 c->twobyte = 1;
2506 c->b = insn_fetch(u8, 1, c->eip);
2507 opcode = twobyte_table[c->b];
dde7e6d1
AK		 2508 }
2509 c->d = opcode.flags;
2510
2511 if (c->d & Group) {
2512 dual = c->d & GroupDual;
2513 c->modrm = insn_fetch(u8, 1, c->eip);
2514 --c->eip;
2515
2516 if (c->d & GroupDual) {
2517 g_mod012 = opcode.u.gdual->mod012;
2518 g_mod3 = opcode.u.gdual->mod3;
2519 } else
2520 g_mod012 = g_mod3 = opcode.u.group;
2521
2522 c->d &= ~(Group | GroupDual);
2523
2524 goffset = (c->modrm >> 3) & 7;
2525
2526 if ((c->modrm >> 6) == 3)
2527 opcode = g_mod3[goffset];
2528 else
2529 opcode = g_mod012[goffset];
2530 c->d |= opcode.flags;
2531 }
2532
2533 c->execute = opcode.u.execute;
2534
2535 /* Unrecognised? */
2536 if (c->d == 0 || (c->d & Undefined)) {
2537 DPRINTF("Cannot emulate %02x\n", c->b);
2538 return -1;
2539 }
2540
2541 if (mode == X86EMUL_MODE_PROT64 && (c->d & Stack))
2542 c->op_bytes = 8;
2543
7f9b4b75
AK		 2544 if (c->d & Op3264) {
2545 if (mode == X86EMUL_MODE_PROT64)
2546 c->op_bytes = 8;
2547 else
2548 c->op_bytes = 4;
2549 }
2550
dde7e6d1 2551 /* ModRM and SIB bytes. */
09ee57cd 2552 if (c->d & ModRM) {
2dbd0dd7 2553 rc = decode_modrm(ctxt, ops, &memop);
09ee57cd
AK		 2554 if (!c->has_seg_override)
2555 set_seg_override(c, c->modrm_seg);
2556 } else if (c->d & MemAbs)
2dbd0dd7 2557 rc = decode_abs(ctxt, ops, &memop);
dde7e6d1
AK		 2558 if (rc != X86EMUL_CONTINUE)
2559 goto done;
2560
2561 if (!c->has_seg_override)
2562 set_seg_override(c, VCPU_SREG_DS);
2563
2dbd0dd7
AK		 2564 if (memop.type == OP_MEM && !(!c->twobyte && c->b == 0x8d))
2565 memop.addr.mem += seg_override_base(ctxt, ops, c);
dde7e6d1 2566
2dbd0dd7
AK		 2567 if (memop.type == OP_MEM && c->ad_bytes != 8)
2568 memop.addr.mem = (u32)memop.addr.mem;
dde7e6d1 2569
2dbd0dd7
AK		 2570 if (memop.type == OP_MEM && c->rip_relative)
2571 memop.addr.mem += c->eip;
dde7e6d1
AK		 2572
2573 /*
2574 * Decode and fetch the source operand: register, memory
2575 * or immediate.
2576 */
2577 switch (c->d & SrcMask) {
2578 case SrcNone:
2579 break;
2580 case SrcReg:
2581 decode_register_operand(&c->src, c, 0);
2582 break;
2583 case SrcMem16:
2dbd0dd7 2584 memop.bytes = 2;
dde7e6d1
AK		 2585 goto srcmem_common;
2586 case SrcMem32:
2dbd0dd7 2587 memop.bytes = 4;
dde7e6d1
AK		 2588 goto srcmem_common;
2589 case SrcMem:
2dbd0dd7 2590 memop.bytes = (c->d & ByteOp) ? 1 :
dde7e6d1 2591 c->op_bytes;
dde7e6d1 2592 srcmem_common:
2dbd0dd7 2593 c->src = memop;
dde7e6d1
AK		 2594 break;
2595 case SrcImm:
2596 case SrcImmU:
2597 c->src.type = OP_IMM;
1a6440ae 2598 c->src.addr.mem = c->eip;
dde7e6d1
AK		 2599 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
2600 if (c->src.bytes == 8)
2601 c->src.bytes = 4;
2602 /* NB. Immediates are sign-extended as necessary. */
2603 switch (c->src.bytes) {
2604 case 1:
2605 c->src.val = insn_fetch(s8, 1, c->eip);
2606 break;
2607 case 2:
2608 c->src.val = insn_fetch(s16, 2, c->eip);
2609 break;
2610 case 4:
2611 c->src.val = insn_fetch(s32, 4, c->eip);
2612 break;
2613 }
2614 if ((c->d & SrcMask) == SrcImmU) {
2615 switch (c->src.bytes) {
2616 case 1:
2617 c->src.val &= 0xff;
2618 break;
2619 case 2:
2620 c->src.val &= 0xffff;
2621 break;
2622 case 4:
2623 c->src.val &= 0xffffffff;
2624 break;
2625 }
2626 }
2627 break;
2628 case SrcImmByte:
2629 case SrcImmUByte:
2630 c->src.type = OP_IMM;
1a6440ae 2631 c->src.addr.mem = c->eip;
dde7e6d1
AK		 2632 c->src.bytes = 1;
2633 if ((c->d & SrcMask) == SrcImmByte)
2634 c->src.val = insn_fetch(s8, 1, c->eip);
2635 else
2636 c->src.val = insn_fetch(u8, 1, c->eip);
2637 break;
2638 case SrcAcc:
2639 c->src.type = OP_REG;
2640 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 2641 c->src.addr.reg = &c->regs[VCPU_REGS_RAX];
91ff3cb4 2642 fetch_register_operand(&c->src);
dde7e6d1
AK		 2643 break;
2644 case SrcOne:
2645 c->src.bytes = 1;
2646 c->src.val = 1;
2647 break;
2648 case SrcSI:
2649 c->src.type = OP_MEM;
2650 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 2651 c->src.addr.mem =
dde7e6d1
AK		 2652 register_address(c, seg_override_base(ctxt, ops, c),
2653 c->regs[VCPU_REGS_RSI]);
2654 c->src.val = 0;
2655 break;
2656 case SrcImmFAddr:
2657 c->src.type = OP_IMM;
1a6440ae 2658 c->src.addr.mem = c->eip;
dde7e6d1
AK		 2659 c->src.bytes = c->op_bytes + 2;
2660 insn_fetch_arr(c->src.valptr, c->src.bytes, c->eip);
2661 break;
2662 case SrcMemFAddr:
2dbd0dd7
AK		 2663 memop.bytes = c->op_bytes + 2;
2664 goto srcmem_common;
dde7e6d1
AK		 2665 break;
2666 }
2667
2668 /*
2669 * Decode and fetch the second source operand: register, memory
2670 * or immediate.
2671 */
2672 switch (c->d & Src2Mask) {
2673 case Src2None:
2674 break;
2675 case Src2CL:
2676 c->src2.bytes = 1;
2677 c->src2.val = c->regs[VCPU_REGS_RCX] & 0x8;
2678 break;
2679 case Src2ImmByte:
2680 c->src2.type = OP_IMM;
1a6440ae 2681 c->src2.addr.mem = c->eip;
dde7e6d1
AK		 2682 c->src2.bytes = 1;
2683 c->src2.val = insn_fetch(u8, 1, c->eip);
2684 break;
2685 case Src2One:
2686 c->src2.bytes = 1;
2687 c->src2.val = 1;
2688 break;
2689 }
2690
2691 /* Decode and fetch the destination operand: register or memory. */
2692 switch (c->d & DstMask) {
dde7e6d1
AK		 2693 case DstReg:
2694 decode_register_operand(&c->dst, c,
2695 c->twobyte && (c->b == 0xb6 || c->b == 0xb7));
2696 break;
943858e2
WY		 2697 case DstImmUByte:
2698 c->dst.type = OP_IMM;
2699 c->dst.addr.mem = c->eip;
2700 c->dst.bytes = 1;
2701 c->dst.val = insn_fetch(u8, 1, c->eip);
2702 break;
dde7e6d1
AK		 2703 case DstMem:
2704 case DstMem64:
2dbd0dd7 2705 c->dst = memop;
dde7e6d1
AK		 2706 if ((c->d & DstMask) == DstMem64)
2707 c->dst.bytes = 8;
2708 else
2709 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
35c843c4
WY		 2710 if (c->d & BitOp)
2711 fetch_bit_operand(c);
2dbd0dd7 2712 c->dst.orig_val = c->dst.val;
dde7e6d1
AK		 2713 break;
2714 case DstAcc:
2715 c->dst.type = OP_REG;
2716 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 2717 c->dst.addr.reg = &c->regs[VCPU_REGS_RAX];
91ff3cb4 2718 fetch_register_operand(&c->dst);
dde7e6d1
AK		 2719 c->dst.orig_val = c->dst.val;
2720 break;
2721 case DstDI:
2722 c->dst.type = OP_MEM;
2723 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 2724 c->dst.addr.mem =
dde7e6d1
AK		 2725 register_address(c, es_base(ctxt, ops),
2726 c->regs[VCPU_REGS_RDI]);
2727 c->dst.val = 0;
2728 break;
36089fed
WY		 2729 case ImplicitOps:
2730 /* Special instructions do their own operand decoding. */
2731 default:
2732 c->dst.type = OP_NONE; /* Disable writeback. */
2733 return 0;
dde7e6d1
AK		 2734 }
2735
2736done:
2737 return (rc == X86EMUL_UNHANDLEABLE) ? -1 : 0;
2738}
2739
8b4caf66 2740int
9aabc88f 2741x86_emulate_insn(struct x86_emulate_ctxt *ctxt)
8b4caf66 2742{
9aabc88f 2743 struct x86_emulate_ops *ops = ctxt->ops;
8b4caf66 2744 u64 msr_data;
8b4caf66 2745 struct decode_cache *c = &ctxt->decode;
1b30eaa8 2746 int rc = X86EMUL_CONTINUE;
5cd21917 2747 int saved_dst_type = c->dst.type;
6e154e56 2748 int irq; /* Used for int 3, int, and into */
8b4caf66 2749
9de41573 2750 ctxt->decode.mem_read.pos = 0;
310b5d30 2751
1161624f 2752 if (ctxt->mode == X86EMUL_MODE_PROT64 && (c->d & No64)) {
54b8486f 2753 emulate_ud(ctxt);
1161624f
GN		 2754 goto done;
2755 }
2756
d380a5e4 2757 /* LOCK prefix is allowed only with some instructions */
a41ffb75 2758 if (c->lock_prefix && (!(c->d & Lock) || c->dst.type != OP_MEM)) {
54b8486f 2759 emulate_ud(ctxt);
d380a5e4
GN		 2760 goto done;
2761 }
2762
e92805ac 2763 /* Privileged instruction can be executed only in CPL=0 */
9c537244 2764 if ((c->d & Priv) && ops->cpl(ctxt->vcpu)) {
54b8486f 2765 emulate_gp(ctxt, 0);
e92805ac
GN		 2766 goto done;
2767 }
2768
b9fa9d6b 2769 if (c->rep_prefix && (c->d & String)) {
5cd21917 2770 ctxt->restart = true;
b9fa9d6b 2771 /* All REP prefixes have the same first termination condition */
c73e197b 2772 if (address_mask(c, c->regs[VCPU_REGS_RCX]) == 0) {
5cd21917
GN		 2773 string_done:
2774 ctxt->restart = false;
95c55886 2775 ctxt->eip = c->eip;
b9fa9d6b
AK		 2776 goto done;
2777 }
2778 /* The second termination condition only applies for REPE
2779 * and REPNE. Test if the repeat string operation prefix is
2780 * REPE/REPZ or REPNE/REPNZ and if it's the case it tests the
2781 * corresponding termination condition according to:
2782 * - if REPE/REPZ and ZF = 0 then done
2783 * - if REPNE/REPNZ and ZF = 1 then done
2784 */
2785 if ((c->b == 0xa6) || (c->b == 0xa7) ||
5cd21917 2786 (c->b == 0xae) || (c->b == 0xaf)) {
b9fa9d6b 2787 if ((c->rep_prefix == REPE_PREFIX) &&
5cd21917
GN		 2788 ((ctxt->eflags & EFLG_ZF) == 0))
2789 goto string_done;
b9fa9d6b 2790 if ((c->rep_prefix == REPNE_PREFIX) &&
5cd21917
GN		 2791 ((ctxt->eflags & EFLG_ZF) == EFLG_ZF))
2792 goto string_done;
b9fa9d6b 2793 }
063db061 2794 c->eip = ctxt->eip;
b9fa9d6b
AK		 2795 }
2796
c483c02a 2797 if ((c->src.type == OP_MEM) && !(c->d & NoAccess)) {
1a6440ae 2798 rc = read_emulated(ctxt, ops, c->src.addr.mem,
414e6277 2799 c->src.valptr, c->src.bytes);
b60d513c 2800 if (rc != X86EMUL_CONTINUE)
8b4caf66 2801 goto done;
16518d5a 2802 c->src.orig_val64 = c->src.val64;
8b4caf66
LV		 2803 }
2804
e35b7b9c 2805 if (c->src2.type == OP_MEM) {
1a6440ae 2806 rc = read_emulated(ctxt, ops, c->src2.addr.mem,
9de41573 2807 &c->src2.val, c->src2.bytes);
e35b7b9c
GN		 2808 if (rc != X86EMUL_CONTINUE)
2809 goto done;
2810 }
2811
8b4caf66
LV		 2812 if ((c->d & DstMask) == ImplicitOps)
2813 goto special_insn;
2814
2815
69f55cb1
GN		 2816 if ((c->dst.type == OP_MEM) && !(c->d & Mov)) {
2817 /* optimisation - avoid slow emulated read if Mov */
1a6440ae 2818 rc = read_emulated(ctxt, ops, c->dst.addr.mem,
9de41573 2819 &c->dst.val, c->dst.bytes);
69f55cb1
GN		 2820 if (rc != X86EMUL_CONTINUE)
2821 goto done;
038e51de 2822 }
e4e03ded 2823 c->dst.orig_val = c->dst.val;
038e51de 2824
018a98db
AK		 2825special_insn:
2826
ef65c889
AK		 2827 if (c->execute) {
2828 rc = c->execute(ctxt);
2829 if (rc != X86EMUL_CONTINUE)
2830 goto done;
2831 goto writeback;
2832 }
2833
e4e03ded 2834 if (c->twobyte)
6aa8b732
AK		 2835 goto twobyte_insn;
2836
e4e03ded 2837 switch (c->b) {
6aa8b732
AK		 2838 case 0x00 ... 0x05:
2839 add: /* add */
05f086f8 2840 emulate_2op_SrcV("add", c->src, c->dst, ctxt->eflags);
6aa8b732 2841 break;
0934ac9d 2842 case 0x06: /* push es */
79168fd1 2843 emulate_push_sreg(ctxt, ops, VCPU_SREG_ES);
0934ac9d
MG		 2844 break;
2845 case 0x07: /* pop es */
0934ac9d 2846 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_ES);
1b30eaa8 2847 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 2848 goto done;
2849 break;
6aa8b732
AK		 2850 case 0x08 ... 0x0d:
2851 or: /* or */
05f086f8 2852 emulate_2op_SrcV("or", c->src, c->dst, ctxt->eflags);
6aa8b732 2853 break;
0934ac9d 2854 case 0x0e: /* push cs */
79168fd1 2855 emulate_push_sreg(ctxt, ops, VCPU_SREG_CS);
0934ac9d 2856 break;
6aa8b732
AK		 2857 case 0x10 ... 0x15:
2858 adc: /* adc */
05f086f8 2859 emulate_2op_SrcV("adc", c->src, c->dst, ctxt->eflags);
6aa8b732 2860 break;
0934ac9d 2861 case 0x16: /* push ss */
79168fd1 2862 emulate_push_sreg(ctxt, ops, VCPU_SREG_SS);
0934ac9d
MG		 2863 break;
2864 case 0x17: /* pop ss */
0934ac9d 2865 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_SS);
1b30eaa8 2866 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 2867 goto done;
2868 break;
6aa8b732
AK		 2869 case 0x18 ... 0x1d:
2870 sbb: /* sbb */
05f086f8 2871 emulate_2op_SrcV("sbb", c->src, c->dst, ctxt->eflags);
6aa8b732 2872 break;
0934ac9d 2873 case 0x1e: /* push ds */
79168fd1 2874 emulate_push_sreg(ctxt, ops, VCPU_SREG_DS);
0934ac9d
MG		 2875 break;
2876 case 0x1f: /* pop ds */
0934ac9d 2877 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_DS);
1b30eaa8 2878 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 2879 goto done;
2880 break;
aa3a816b 2881 case 0x20 ... 0x25:
6aa8b732 2882 and: /* and */
05f086f8 2883 emulate_2op_SrcV("and", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 2884 break;
2885 case 0x28 ... 0x2d:
2886 sub: /* sub */
05f086f8 2887 emulate_2op_SrcV("sub", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 2888 break;
2889 case 0x30 ... 0x35:
2890 xor: /* xor */
05f086f8 2891 emulate_2op_SrcV("xor", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 2892 break;
2893 case 0x38 ... 0x3d:
2894 cmp: /* cmp */
05f086f8 2895 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
6aa8b732 2896 break;
33615aa9
AK		 2897 case 0x40 ... 0x47: /* inc r16/r32 */
2898 emulate_1op("inc", c->dst, ctxt->eflags);
2899 break;
2900 case 0x48 ... 0x4f: /* dec r16/r32 */
2901 emulate_1op("dec", c->dst, ctxt->eflags);
2902 break;
33615aa9
AK		 2903 case 0x58 ... 0x5f: /* pop reg */
2904 pop_instruction:
350f69dc 2905 rc = emulate_pop(ctxt, ops, &c->dst.val, c->op_bytes);
1b30eaa8 2906 if (rc != X86EMUL_CONTINUE)
33615aa9 2907 goto done;
33615aa9 2908 break;
abcf14b5 2909 case 0x60: /* pusha */
c37eda13
WY		 2910 rc = emulate_pusha(ctxt, ops);
2911 if (rc != X86EMUL_CONTINUE)
2912 goto done;
abcf14b5
MG		 2913 break;
2914 case 0x61: /* popa */
2915 rc = emulate_popa(ctxt, ops);
1b30eaa8 2916 if (rc != X86EMUL_CONTINUE)
abcf14b5
MG		 2917 goto done;
2918 break;
6aa8b732 2919 case 0x63: /* movsxd */
8b4caf66 2920 if (ctxt->mode != X86EMUL_MODE_PROT64)
6aa8b732 2921 goto cannot_emulate;
e4e03ded 2922 c->dst.val = (s32) c->src.val;
6aa8b732 2923 break;
018a98db
AK		 2924 case 0x6c: /* insb */
2925 case 0x6d: /* insw/insd */
7972995b 2926 c->dst.bytes = min(c->dst.bytes, 4u);
f850e2e6 2927 if (!emulator_io_permited(ctxt, ops, c->regs[VCPU_REGS_RDX],
7972995b 2928 c->dst.bytes)) {
54b8486f 2929 emulate_gp(ctxt, 0);
f850e2e6
GN		 2930 goto done;
2931 }
7b262e90
GN		 2932 if (!pio_in_emulated(ctxt, ops, c->dst.bytes,
2933 c->regs[VCPU_REGS_RDX], &c->dst.val))
7972995b
GN		 2934 goto done; /* IO is needed, skip writeback */
2935 break;
018a98db
AK		 2936 case 0x6e: /* outsb */
2937 case 0x6f: /* outsw/outsd */
7972995b 2938 c->src.bytes = min(c->src.bytes, 4u);
f850e2e6 2939 if (!emulator_io_permited(ctxt, ops, c->regs[VCPU_REGS_RDX],
7972995b 2940 c->src.bytes)) {
54b8486f 2941 emulate_gp(ctxt, 0);
f850e2e6
GN		 2942 goto done;
2943 }
7972995b
GN		 2944 ops->pio_out_emulated(c->src.bytes, c->regs[VCPU_REGS_RDX],
2945 &c->src.val, 1, ctxt->vcpu);
2946
2947 c->dst.type = OP_NONE; /* nothing to writeback */
2948 break;
b2833e3c 2949 case 0x70 ... 0x7f: /* jcc (short) */
018a98db 2950 if (test_cc(c->b, ctxt->eflags))
b2833e3c 2951 jmp_rel(c, c->src.val);
018a98db 2952 break;
6aa8b732 2953 case 0x80 ... 0x83: /* Grp1 */
e4e03ded 2954 switch (c->modrm_reg) {
6aa8b732
AK		 2955 case 0:
2956 goto add;
2957 case 1:
2958 goto or;
2959 case 2:
2960 goto adc;
2961 case 3:
2962 goto sbb;
2963 case 4:
2964 goto and;
2965 case 5:
2966 goto sub;
2967 case 6:
2968 goto xor;
2969 case 7:
2970 goto cmp;
2971 }
2972 break;
2973 case 0x84 ... 0x85:
dfb507c4 2974 test:
05f086f8 2975 emulate_2op_SrcV("test", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 2976 break;
2977 case 0x86 ... 0x87: /* xchg */
b13354f8 2978 xchg:
6aa8b732 2979 /* Write back the register source. */
31be40b3
WY		 2980 c->src.val = c->dst.val;
2981 write_register_operand(&c->src);
6aa8b732
AK		 2982 /*
2983 * Write back the memory destination with implicit LOCK
2984 * prefix.
2985 */
31be40b3 2986 c->dst.val = c->src.orig_val;
e4e03ded 2987 c->lock_prefix = 1;
6aa8b732 2988 break;
6aa8b732 2989 case 0x88 ... 0x8b: /* mov */
7de75248 2990 goto mov;
79168fd1
GN		 2991 case 0x8c: /* mov r/m, sreg */
2992 if (c->modrm_reg > VCPU_SREG_GS) {
54b8486f 2993 emulate_ud(ctxt);
5e3ae6c5 2994 goto done;
38d5bc6d 2995 }
79168fd1 2996 c->dst.val = ops->get_segment_selector(c->modrm_reg, ctxt->vcpu);
38d5bc6d 2997 break;
7e0b54b1 2998 case 0x8d: /* lea r16/r32, m */
342fc630 2999 c->dst.val = c->src.addr.mem;
7e0b54b1 3000 break;
4257198a
GT		 3001 case 0x8e: { /* mov seg, r/m16 */
3002 uint16_t sel;
4257198a
GT		 3003
3004 sel = c->src.val;
8b9f4414 3005
c697518a
GN		 3006 if (c->modrm_reg == VCPU_SREG_CS ||
3007 c->modrm_reg > VCPU_SREG_GS) {
54b8486f 3008 emulate_ud(ctxt);
8b9f4414
GN		 3009 goto done;
3010 }
3011
310b5d30 3012 if (c->modrm_reg == VCPU_SREG_SS)
95cb2295 3013 ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS;
310b5d30 3014
2e873022 3015 rc = load_segment_descriptor(ctxt, ops, sel, c->modrm_reg);
4257198a
GT		 3016
3017 c->dst.type = OP_NONE; /* Disable writeback. */
3018 break;
3019 }
6aa8b732 3020 case 0x8f: /* pop (sole member of Grp1a) */
8cdbd2c9 3021 rc = emulate_grp1a(ctxt, ops);
1b30eaa8 3022 if (rc != X86EMUL_CONTINUE)
6aa8b732 3023 goto done;
6aa8b732 3024 break;
3d9e77df
AK		 3025 case 0x90 ... 0x97: /* nop / xchg reg, rax */
3026 if (c->dst.addr.reg == &c->regs[VCPU_REGS_RAX])
34698d8c 3027 break;
b13354f8 3028 goto xchg;
fd2a7608 3029 case 0x9c: /* pushf */
05f086f8 3030 c->src.val = (unsigned long) ctxt->eflags;
79168fd1 3031 emulate_push(ctxt, ops);
8cdbd2c9 3032 break;
535eabcf 3033 case 0x9d: /* popf */
2b48cc75 3034 c->dst.type = OP_REG;
1a6440ae 3035 c->dst.addr.reg = &ctxt->eflags;
2b48cc75 3036 c->dst.bytes = c->op_bytes;
d4c6a154
GN		 3037 rc = emulate_popf(ctxt, ops, &c->dst.val, c->op_bytes);
3038 if (rc != X86EMUL_CONTINUE)
3039 goto done;
3040 break;
5d55f299 3041 case 0xa0 ... 0xa3: /* mov */
6aa8b732 3042 case 0xa4 ... 0xa5: /* movs */
a682e354 3043 goto mov;
6aa8b732 3044 case 0xa6 ... 0xa7: /* cmps */
d7e5117a 3045 c->dst.type = OP_NONE; /* Disable writeback. */
1a6440ae 3046 DPRINTF("cmps: mem1=0x%p mem2=0x%p\n", c->src.addr.mem, c->dst.addr.mem);
a682e354 3047 goto cmp;
dfb507c4
MG		 3048 case 0xa8 ... 0xa9: /* test ax, imm */
3049 goto test;
6aa8b732 3050 case 0xaa ... 0xab: /* stos */
6aa8b732 3051 case 0xac ... 0xad: /* lods */
a682e354 3052 goto mov;
6aa8b732
AK		 3053 case 0xae ... 0xaf: /* scas */
3054 DPRINTF("Urk! I don't handle SCAS.\n");
3055 goto cannot_emulate;
a5e2e82b 3056 case 0xb0 ... 0xbf: /* mov r, imm */
615ac125 3057 goto mov;
018a98db
AK		 3058 case 0xc0 ... 0xc1:
3059 emulate_grp2(ctxt);
3060 break;
111de5d6 3061 case 0xc3: /* ret */
cf5de4f8 3062 c->dst.type = OP_REG;
1a6440ae 3063 c->dst.addr.reg = &c->eip;
cf5de4f8 3064 c->dst.bytes = c->op_bytes;
111de5d6 3065 goto pop_instruction;
018a98db
AK		 3066 case 0xc6 ... 0xc7: /* mov (sole member of Grp11) */
3067 mov:
3068 c->dst.val = c->src.val;
3069 break;
a77ab5ea
AK		 3070 case 0xcb: /* ret far */
3071 rc = emulate_ret_far(ctxt, ops);
62bd430e
MG		 3072 if (rc != X86EMUL_CONTINUE)
3073 goto done;
3074 break;
6e154e56
MG		 3075 case 0xcc: /* int3 */
3076 irq = 3;
3077 goto do_interrupt;
3078 case 0xcd: /* int n */
3079 irq = c->src.val;
3080 do_interrupt:
3081 rc = emulate_int(ctxt, ops, irq);
3082 if (rc != X86EMUL_CONTINUE)
3083 goto done;
3084 break;
3085 case 0xce: /* into */
3086 if (ctxt->eflags & EFLG_OF) {
3087 irq = 4;
3088 goto do_interrupt;
3089 }
3090 break;
62bd430e
MG		 3091 case 0xcf: /* iret */
3092 rc = emulate_iret(ctxt, ops);
3093
1b30eaa8 3094 if (rc != X86EMUL_CONTINUE)
a77ab5ea
AK		 3095 goto done;
3096 break;
018a98db 3097 case 0xd0 ... 0xd1: /* Grp2 */
018a98db
AK		 3098 emulate_grp2(ctxt);
3099 break;
3100 case 0xd2 ... 0xd3: /* Grp2 */
3101 c->src.val = c->regs[VCPU_REGS_RCX];
3102 emulate_grp2(ctxt);
3103 break;
a6a3034c
MG		 3104 case 0xe4: /* inb */
3105 case 0xe5: /* in */
cf8f70bf 3106 goto do_io_in;
a6a3034c
MG		 3107 case 0xe6: /* outb */
3108 case 0xe7: /* out */
cf8f70bf 3109 goto do_io_out;
1a52e051 3110 case 0xe8: /* call (near) */ {
d53c4777 3111 long int rel = c->src.val;
e4e03ded 3112 c->src.val = (unsigned long) c->eip;
7a957275 3113 jmp_rel(c, rel);
79168fd1 3114 emulate_push(ctxt, ops);
8cdbd2c9 3115 break;
1a52e051
NK		 3116 }
3117 case 0xe9: /* jmp rel */
954cd36f 3118 goto jmp;
414e6277
GN		 3119 case 0xea: { /* jmp far */
3120 unsigned short sel;
ea79849d 3121 jump_far:
414e6277
GN		 3122 memcpy(&sel, c->src.valptr + c->op_bytes, 2);
3123
3124 if (load_segment_descriptor(ctxt, ops, sel, VCPU_SREG_CS))
c697518a 3125 goto done;
954cd36f 3126
414e6277
GN		 3127 c->eip = 0;
3128 memcpy(&c->eip, c->src.valptr, c->op_bytes);
954cd36f 3129 break;
414e6277 3130 }
954cd36f
GT		 3131 case 0xeb:
3132 jmp: /* jmp rel short */
7a957275 3133 jmp_rel(c, c->src.val);
a01af5ec 3134 c->dst.type = OP_NONE; /* Disable writeback. */
1a52e051 3135 break;
a6a3034c
MG		 3136 case 0xec: /* in al,dx */
3137 case 0xed: /* in (e/r)ax,dx */
cf8f70bf
GN		 3138 c->src.val = c->regs[VCPU_REGS_RDX];
3139 do_io_in:
3140 c->dst.bytes = min(c->dst.bytes, 4u);
3141 if (!emulator_io_permited(ctxt, ops, c->src.val, c->dst.bytes)) {
54b8486f 3142 emulate_gp(ctxt, 0);
cf8f70bf
GN		 3143 goto done;
3144 }
7b262e90
GN		 3145 if (!pio_in_emulated(ctxt, ops, c->dst.bytes, c->src.val,
3146 &c->dst.val))
cf8f70bf
GN		 3147 goto done; /* IO is needed */
3148 break;
ce7a0ad3
WY		 3149 case 0xee: /* out dx,al */
3150 case 0xef: /* out dx,(e/r)ax */
41167be5 3151 c->dst.val = c->regs[VCPU_REGS_RDX];
cf8f70bf 3152 do_io_out:
41167be5
WY		 3153 c->src.bytes = min(c->src.bytes, 4u);
3154 if (!emulator_io_permited(ctxt, ops, c->dst.val,
3155 c->src.bytes)) {
54b8486f 3156 emulate_gp(ctxt, 0);
f850e2e6
GN		 3157 goto done;
3158 }
41167be5
WY		 3159 ops->pio_out_emulated(c->src.bytes, c->dst.val,
3160 &c->src.val, 1, ctxt->vcpu);
cf8f70bf 3161 c->dst.type = OP_NONE; /* Disable writeback. */
e93f36bc 3162 break;
111de5d6 3163 case 0xf4: /* hlt */
ad312c7c 3164 ctxt->vcpu->arch.halt_request = 1;
19fdfa0d 3165 break;
111de5d6
AK		 3166 case 0xf5: /* cmc */
3167 /* complement carry flag from eflags reg */
3168 ctxt->eflags ^= EFLG_CF;
111de5d6 3169 break;
018a98db 3170 case 0xf6 ... 0xf7: /* Grp3 */
8c5eee30 3171 if (emulate_grp3(ctxt, ops) != X86EMUL_CONTINUE)
aca06a83 3172 goto cannot_emulate;
018a98db 3173 break;
111de5d6
AK		 3174 case 0xf8: /* clc */
3175 ctxt->eflags &= ~EFLG_CF;
111de5d6 3176 break;
8744aa9a
MG		 3177 case 0xf9: /* stc */
3178 ctxt->eflags |= EFLG_CF;
3179 break;
111de5d6 3180 case 0xfa: /* cli */
07cbc6c1 3181 if (emulator_bad_iopl(ctxt, ops)) {
54b8486f 3182 emulate_gp(ctxt, 0);
07cbc6c1 3183 goto done;
36089fed 3184 } else
f850e2e6 3185 ctxt->eflags &= ~X86_EFLAGS_IF;
111de5d6
AK		 3186 break;
3187 case 0xfb: /* sti */
07cbc6c1 3188 if (emulator_bad_iopl(ctxt, ops)) {
54b8486f 3189 emulate_gp(ctxt, 0);
07cbc6c1
WY		 3190 goto done;
3191 } else {
95cb2295 3192 ctxt->interruptibility = KVM_X86_SHADOW_INT_STI;
f850e2e6 3193 ctxt->eflags |= X86_EFLAGS_IF;
f850e2e6 3194 }
111de5d6 3195 break;
fb4616f4
MG		 3196 case 0xfc: /* cld */
3197 ctxt->eflags &= ~EFLG_DF;
fb4616f4
MG		 3198 break;
3199 case 0xfd: /* std */
3200 ctxt->eflags |= EFLG_DF;
fb4616f4 3201 break;
ea79849d
GN		 3202 case 0xfe: /* Grp4 */
3203 grp45:
018a98db 3204 rc = emulate_grp45(ctxt, ops);
1b30eaa8 3205 if (rc != X86EMUL_CONTINUE)
018a98db
AK		 3206 goto done;
3207 break;
ea79849d
GN		 3208 case 0xff: /* Grp5 */
3209 if (c->modrm_reg == 5)
3210 goto jump_far;
3211 goto grp45;
91269b8f
AK		 3212 default:
3213 goto cannot_emulate;
6aa8b732 3214 }
018a98db
AK		 3215
3216writeback:
3217 rc = writeback(ctxt, ops);
1b30eaa8 3218 if (rc != X86EMUL_CONTINUE)
018a98db
AK		 3219 goto done;
3220
5cd21917
GN		 3221 /*
3222 * restore dst type in case the decoding will be reused
3223 * (happens for string instruction )
3224 */
3225 c->dst.type = saved_dst_type;
3226
a682e354 3227 if ((c->d & SrcMask) == SrcSI)
79168fd1
GN		 3228 string_addr_inc(ctxt, seg_override_base(ctxt, ops, c),
3229 VCPU_REGS_RSI, &c->src);
a682e354
GN		 3230
3231 if ((c->d & DstMask) == DstDI)
79168fd1
GN		 3232 string_addr_inc(ctxt, es_base(ctxt, ops), VCPU_REGS_RDI,
3233 &c->dst);
d9271123 3234
5cd21917 3235 if (c->rep_prefix && (c->d & String)) {
7b262e90 3236 struct read_cache *rc = &ctxt->decode.io_read;
d9271123 3237 register_address_increment(c, &c->regs[VCPU_REGS_RCX], -1);
7b262e90
GN		 3238 /*
3239 * Re-enter guest when pio read ahead buffer is empty or,
3240 * if it is not used, after each 1024 iteration.
3241 */
3242 if ((rc->end == 0 && !(c->regs[VCPU_REGS_RCX] & 0x3ff)) ||
3243 (rc->end != 0 && rc->end == rc->pos))
5cd21917
GN		 3244 ctxt->restart = false;
3245 }
9de41573
GN		 3246 /*
3247 * reset read cache here in case string instruction is restared
3248 * without decoding
3249 */
3250 ctxt->decode.mem_read.end = 0;
95c55886 3251 ctxt->eip = c->eip;
018a98db
AK		 3252
3253done:
cb404fe0 3254 return (rc == X86EMUL_UNHANDLEABLE) ? -1 : 0;
6aa8b732
AK		 3255
3256twobyte_insn:
e4e03ded 3257 switch (c->b) {
6aa8b732 3258 case 0x01: /* lgdt, lidt, lmsw */
e4e03ded 3259 switch (c->modrm_reg) {
6aa8b732
AK		 3260 u16 size;
3261 unsigned long address;
3262
aca7f966 3263 case 0: /* vmcall */
e4e03ded 3264 if (c->modrm_mod != 3 || c->modrm_rm != 1)
aca7f966
AL		 3265 goto cannot_emulate;
3266
7aa81cc0 3267 rc = kvm_fix_hypercall(ctxt->vcpu);
1b30eaa8 3268 if (rc != X86EMUL_CONTINUE)
7aa81cc0
AL		 3269 goto done;
3270
33e3885d 3271 /* Let the processor re-execute the fixed hypercall */
063db061 3272 c->eip = ctxt->eip;
16286d08
AK		 3273 /* Disable writeback. */
3274 c->dst.type = OP_NONE;
aca7f966 3275 break;
6aa8b732 3276 case 2: /* lgdt */
1a6440ae 3277 rc = read_descriptor(ctxt, ops, c->src.addr.mem,
e4e03ded 3278 &size, &address, c->op_bytes);
1b30eaa8 3279 if (rc != X86EMUL_CONTINUE)
6aa8b732
AK		 3280 goto done;
3281 realmode_lgdt(ctxt->vcpu, size, address);
16286d08
AK		 3282 /* Disable writeback. */
3283 c->dst.type = OP_NONE;
6aa8b732 3284 break;
aca7f966 3285 case 3: /* lidt/vmmcall */
2b3d2a20
AK		 3286 if (c->modrm_mod == 3) {
3287 switch (c->modrm_rm) {
3288 case 1:
3289 rc = kvm_fix_hypercall(ctxt->vcpu);
1b30eaa8 3290 if (rc != X86EMUL_CONTINUE)
2b3d2a20
AK		 3291 goto done;
3292 break;
3293 default:
3294 goto cannot_emulate;
3295 }
aca7f966 3296 } else {
1a6440ae 3297 rc = read_descriptor(ctxt, ops, c->src.addr.mem,
aca7f966 3298 &size, &address,
e4e03ded 3299 c->op_bytes);
1b30eaa8 3300 if (rc != X86EMUL_CONTINUE)
aca7f966
AL		 3301 goto done;
3302 realmode_lidt(ctxt->vcpu, size, address);
3303 }
16286d08
AK		 3304 /* Disable writeback. */
3305 c->dst.type = OP_NONE;
6aa8b732
AK		 3306 break;
3307 case 4: /* smsw */
16286d08 3308 c->dst.bytes = 2;
52a46617 3309 c->dst.val = ops->get_cr(0, ctxt->vcpu);
6aa8b732
AK		 3310 break;
3311 case 6: /* lmsw */
9928ff60 3312 ops->set_cr(0, (ops->get_cr(0, ctxt->vcpu) & ~0x0eul) |
93a152be 3313 (c->src.val & 0x0f), ctxt->vcpu);
dc7457ea 3314 c->dst.type = OP_NONE;
6aa8b732 3315 break;
6e1e5ffe 3316 case 5: /* not defined */
54b8486f 3317 emulate_ud(ctxt);
6e1e5ffe 3318 goto done;
6aa8b732 3319 case 7: /* invlpg*/
1f6f0580 3320 emulate_invlpg(ctxt->vcpu, c->src.addr.mem);
16286d08
AK		 3321 /* Disable writeback. */
3322 c->dst.type = OP_NONE;
6aa8b732
AK		 3323 break;
3324 default:
3325 goto cannot_emulate;
3326 }
3327 break;
e99f0507 3328 case 0x05: /* syscall */
3fb1b5db 3329 rc = emulate_syscall(ctxt, ops);
e54cfa97
TY		 3330 if (rc != X86EMUL_CONTINUE)
3331 goto done;
e66bb2cc
AP		 3332 else
3333 goto writeback;
e99f0507 3334 break;
018a98db
AK		 3335 case 0x06:
3336 emulate_clts(ctxt->vcpu);
018a98db 3337 break;
018a98db 3338 case 0x09: /* wbinvd */
f5f48ee1 3339 kvm_emulate_wbinvd(ctxt->vcpu);
f5f48ee1
SY		 3340 break;
3341 case 0x08: /* invd */
018a98db
AK		 3342 case 0x0d: /* GrpP (prefetch) */
3343 case 0x18: /* Grp16 (prefetch/nop) */
018a98db
AK		 3344 break;
3345 case 0x20: /* mov cr, reg */
6aebfa6e
GN		 3346 switch (c->modrm_reg) {
3347 case 1:
3348 case 5 ... 7:
3349 case 9 ... 15:
54b8486f 3350 emulate_ud(ctxt);
6aebfa6e
GN		 3351 goto done;
3352 }
1a0c7d44 3353 c->dst.val = ops->get_cr(c->modrm_reg, ctxt->vcpu);
018a98db 3354 break;
6aa8b732 3355 case 0x21: /* mov from dr to reg */
1e470be5
GN		 3356 if ((ops->get_cr(4, ctxt->vcpu) & X86_CR4_DE) &&
3357 (c->modrm_reg == 4 || c->modrm_reg == 5)) {
54b8486f 3358 emulate_ud(ctxt);
1e470be5
GN		 3359 goto done;
3360 }
b27f3856 3361 ops->get_dr(c->modrm_reg, &c->dst.val, ctxt->vcpu);
6aa8b732 3362 break;
018a98db 3363 case 0x22: /* mov reg, cr */
1a0c7d44 3364 if (ops->set_cr(c->modrm_reg, c->src.val, ctxt->vcpu)) {
54b8486f 3365 emulate_gp(ctxt, 0);
0f12244f
GN		 3366 goto done;
3367 }
018a98db
AK		 3368 c->dst.type = OP_NONE;
3369 break;
6aa8b732 3370 case 0x23: /* mov from reg to dr */
1e470be5
GN		 3371 if ((ops->get_cr(4, ctxt->vcpu) & X86_CR4_DE) &&
3372 (c->modrm_reg == 4 || c->modrm_reg == 5)) {
54b8486f 3373 emulate_ud(ctxt);
1e470be5
GN		 3374 goto done;
3375 }
35aa5375 3376
b27f3856 3377 if (ops->set_dr(c->modrm_reg, c->src.val &
338dbc97
GN		 3378 ((ctxt->mode == X86EMUL_MODE_PROT64) ?
3379 ~0ULL : ~0U), ctxt->vcpu) < 0) {
3380 /* #UD condition is already handled by the code above */
54b8486f 3381 emulate_gp(ctxt, 0);
338dbc97
GN		 3382 goto done;
3383 }
3384
a01af5ec 3385 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 3386 break;
018a98db
AK		 3387 case 0x30:
3388 /* wrmsr */
3389 msr_data = (u32)c->regs[VCPU_REGS_RAX]
3390 | ((u64)c->regs[VCPU_REGS_RDX] << 32);
3fb1b5db 3391 if (ops->set_msr(ctxt->vcpu, c->regs[VCPU_REGS_RCX], msr_data)) {
54b8486f 3392 emulate_gp(ctxt, 0);
fd525365 3393 goto done;
018a98db
AK		 3394 }
3395 rc = X86EMUL_CONTINUE;
018a98db
AK		 3396 break;
3397 case 0x32:
3398 /* rdmsr */
3fb1b5db 3399 if (ops->get_msr(ctxt->vcpu, c->regs[VCPU_REGS_RCX], &msr_data)) {
54b8486f 3400 emulate_gp(ctxt, 0);
fd525365 3401 goto done;
018a98db
AK		 3402 } else {
3403 c->regs[VCPU_REGS_RAX] = (u32)msr_data;
3404 c->regs[VCPU_REGS_RDX] = msr_data >> 32;
3405 }
3406 rc = X86EMUL_CONTINUE;
018a98db 3407 break;
e99f0507 3408 case 0x34: /* sysenter */
3fb1b5db 3409 rc = emulate_sysenter(ctxt, ops);
e54cfa97
TY		 3410 if (rc != X86EMUL_CONTINUE)
3411 goto done;
8c604352
AP		 3412 else
3413 goto writeback;
e99f0507
AP		 3414 break;
3415 case 0x35: /* sysexit */
3fb1b5db 3416 rc = emulate_sysexit(ctxt, ops);
e54cfa97
TY		 3417 if (rc != X86EMUL_CONTINUE)
3418 goto done;
4668f050
AP		 3419 else
3420 goto writeback;
e99f0507 3421 break;
6aa8b732 3422 case 0x40 ... 0x4f: /* cmov */
e4e03ded 3423 c->dst.val = c->dst.orig_val = c->src.val;
a01af5ec
LV		 3424 if (!test_cc(c->b, ctxt->eflags))
3425 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 3426 break;
b2833e3c 3427 case 0x80 ... 0x8f: /* jnz rel, etc*/
018a98db 3428 if (test_cc(c->b, ctxt->eflags))
b2833e3c 3429 jmp_rel(c, c->src.val);
018a98db 3430 break;
ee45b58e
WY		 3431 case 0x90 ... 0x9f: /* setcc r/m8 */
3432 c->dst.val = test_cc(c->b, ctxt->eflags);
3433 break;
0934ac9d 3434 case 0xa0: /* push fs */
79168fd1 3435 emulate_push_sreg(ctxt, ops, VCPU_SREG_FS);
0934ac9d
MG		 3436 break;
3437 case 0xa1: /* pop fs */
3438 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_FS);
1b30eaa8 3439 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 3440 goto done;
3441 break;
7de75248
NK		 3442 case 0xa3:
3443 bt: /* bt */
e4f8e039 3444 c->dst.type = OP_NONE;
e4e03ded
LV		 3445 /* only subword offset */
3446 c->src.val &= (c->dst.bytes << 3) - 1;
05f086f8 3447 emulate_2op_SrcV_nobyte("bt", c->src, c->dst, ctxt->eflags);
7de75248 3448 break;
9bf8ea42
GT		 3449 case 0xa4: /* shld imm8, r, r/m */
3450 case 0xa5: /* shld cl, r, r/m */
3451 emulate_2op_cl("shld", c->src2, c->src, c->dst, ctxt->eflags);
3452 break;
0934ac9d 3453 case 0xa8: /* push gs */
79168fd1 3454 emulate_push_sreg(ctxt, ops, VCPU_SREG_GS);
0934ac9d
MG		 3455 break;
3456 case 0xa9: /* pop gs */
3457 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_GS);
1b30eaa8 3458 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 3459 goto done;
3460 break;
7de75248
NK		 3461 case 0xab:
3462 bts: /* bts */
05f086f8 3463 emulate_2op_SrcV_nobyte("bts", c->src, c->dst, ctxt->eflags);
7de75248 3464 break;
9bf8ea42
GT		 3465 case 0xac: /* shrd imm8, r, r/m */
3466 case 0xad: /* shrd cl, r, r/m */
3467 emulate_2op_cl("shrd", c->src2, c->src, c->dst, ctxt->eflags);
3468 break;
2a7c5b8b
GC		 3469 case 0xae: /* clflush */
3470 break;
6aa8b732
AK		 3471 case 0xb0 ... 0xb1: /* cmpxchg */
3472 /*
3473 * Save real source value, then compare EAX against
3474 * destination.
3475 */
e4e03ded
LV		 3476 c->src.orig_val = c->src.val;
3477 c->src.val = c->regs[VCPU_REGS_RAX];
05f086f8
LV		 3478 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
3479 if (ctxt->eflags & EFLG_ZF) {
6aa8b732 3480 /* Success: write back to memory. */
e4e03ded 3481 c->dst.val = c->src.orig_val;
6aa8b732
AK		 3482 } else {
3483 /* Failure: write the value we saw to EAX. */
e4e03ded 3484 c->dst.type = OP_REG;
1a6440ae 3485 c->dst.addr.reg = (unsigned long *)&c->regs[VCPU_REGS_RAX];
6aa8b732
AK		 3486 }
3487 break;
6aa8b732
AK		 3488 case 0xb3:
3489 btr: /* btr */
05f086f8 3490 emulate_2op_SrcV_nobyte("btr", c->src, c->dst, ctxt->eflags);
6aa8b732 3491 break;
6aa8b732 3492 case 0xb6 ... 0xb7: /* movzx */
e4e03ded
LV		 3493 c->dst.bytes = c->op_bytes;
3494 c->dst.val = (c->d & ByteOp) ? (u8) c->src.val
3495 : (u16) c->src.val;
6aa8b732 3496 break;
6aa8b732 3497 case 0xba: /* Grp8 */
e4e03ded 3498 switch (c->modrm_reg & 3) {
6aa8b732
AK		 3499 case 0:
3500 goto bt;
3501 case 1:
3502 goto bts;
3503 case 2:
3504 goto btr;
3505 case 3:
3506 goto btc;
3507 }
3508 break;
7de75248
NK		 3509 case 0xbb:
3510 btc: /* btc */
05f086f8 3511 emulate_2op_SrcV_nobyte("btc", c->src, c->dst, ctxt->eflags);
7de75248 3512 break;
d9574a25
WY		 3513 case 0xbc: { /* bsf */
3514 u8 zf;
3515 __asm__ ("bsf %2, %0; setz %1"
3516 : "=r"(c->dst.val), "=q"(zf)
3517 : "r"(c->src.val));
3518 ctxt->eflags &= ~X86_EFLAGS_ZF;
3519 if (zf) {
3520 ctxt->eflags |= X86_EFLAGS_ZF;
3521 c->dst.type = OP_NONE; /* Disable writeback. */
3522 }
3523 break;
3524 }
3525 case 0xbd: { /* bsr */
3526 u8 zf;
3527 __asm__ ("bsr %2, %0; setz %1"
3528 : "=r"(c->dst.val), "=q"(zf)
3529 : "r"(c->src.val));
3530 ctxt->eflags &= ~X86_EFLAGS_ZF;
3531 if (zf) {
3532 ctxt->eflags |= X86_EFLAGS_ZF;
3533 c->dst.type = OP_NONE; /* Disable writeback. */
3534 }
3535 break;
3536 }
6aa8b732 3537 case 0xbe ... 0xbf: /* movsx */
e4e03ded
LV		 3538 c->dst.bytes = c->op_bytes;
3539 c->dst.val = (c->d & ByteOp) ? (s8) c->src.val :
3540 (s16) c->src.val;
6aa8b732 3541 break;
92f738a5
WY		 3542 case 0xc0 ... 0xc1: /* xadd */
3543 emulate_2op_SrcV("add", c->src, c->dst, ctxt->eflags);
3544 /* Write back the register source. */
3545 c->src.val = c->dst.orig_val;
3546 write_register_operand(&c->src);
3547 break;
a012e65a 3548 case 0xc3: /* movnti */
e4e03ded
LV		 3549 c->dst.bytes = c->op_bytes;
3550 c->dst.val = (c->op_bytes == 4) ? (u32) c->src.val :
3551 (u64) c->src.val;
a012e65a 3552 break;
6aa8b732 3553 case 0xc7: /* Grp9 (cmpxchg8b) */
69f55cb1 3554 rc = emulate_grp9(ctxt, ops);
1b30eaa8 3555 if (rc != X86EMUL_CONTINUE)
8cdbd2c9
LV		 3556 goto done;
3557 break;
91269b8f
AK		 3558 default:
3559 goto cannot_emulate;
6aa8b732
AK		 3560 }
3561 goto writeback;
3562
3563cannot_emulate:
e4e03ded 3564 DPRINTF("Cannot emulate %02x\n", c->b);
6aa8b732
AK		 3565 return -1;
3566}
Linux kernel - Deliverables
This page took 0.612257 seconds and 5 git commands to generate.