projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: x86 emulator: add SrcImmU16 operand type
[deliverable/linux.git] / arch / x86 / kvm / emulate.c
CommitLineData
6aa8b732 1/******************************************************************************
56e82318 2 * emulate.c
6aa8b732
AK		 3 *
4 * Generic x86 (32-bit and 64-bit) instruction decoder and emulator.
5 *
6 * Copyright (c) 2005 Keir Fraser
7 *
8 * Linux coding style, mod r/m decoder, segment base fixes, real-mode
dcc0766b 9 * privileged instructions:
6aa8b732
AK		 10 *
11 * Copyright (C) 2006 Qumranet
221d059d 12 * Copyright 2010 Red Hat, Inc. and/or its affilates.
6aa8b732
AK		 13 *
14 * Avi Kivity <avi@qumranet.com>
15 * Yaniv Kamay <yaniv@qumranet.com>
16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 *
20 * From: xen-unstable 10676:af9809f51f81a3c43f276f00c81a52ef558afda4
21 */
22
23#ifndef __KERNEL__
24#include <stdio.h>
25#include <stdint.h>
26#include <public/xen.h>
d77c26fc 27#define DPRINTF(_f, _a ...) printf(_f , ## _a)
6aa8b732 28#else
edf88417 29#include <linux/kvm_host.h>
5fdbf976 30#include "kvm_cache_regs.h"
6aa8b732
AK		 31#define DPRINTF(x...) do {} while (0)
32#endif
6aa8b732 33#include <linux/module.h>
56e82318 34#include <asm/kvm_emulate.h>
6aa8b732 35
3eeb3288 36#include "x86.h"
38ba30ba 37#include "tss.h"
e99f0507 38
6aa8b732
AK		 39/*
40 * Opcode effective-address decode tables.
41 * Note that we only emulate instructions that have at least one memory
42 * operand (excluding implicit stack references). We assume that stack
43 * references and instruction fetches will never occur in special memory
44 * areas that require emulation. So, for example, 'mov <imm>,<reg>' need
45 * not be handled.
46 */
47
48/* Operand sizes: 8-bit operands or specified/overridden size. */
ab85b12b 49#define ByteOp (1<<0) /* 8-bit operands. */
6aa8b732 50/* Destination operand type. */
ab85b12b
AK		 51#define ImplicitOps (1<<1) /* Implicit in opcode. No generic decode. */
52#define DstReg (2<<1) /* Register operand. */
53#define DstMem (3<<1) /* Memory operand. */
54#define DstAcc (4<<1) /* Destination Accumulator */
55#define DstDI (5<<1) /* Destination is in ES:(E)DI */
56#define DstMem64 (6<<1) /* 64bit memory operand */
943858e2 57#define DstImmUByte (7<<1) /* 8-bit unsigned immediate operand */
ab85b12b 58#define DstMask (7<<1)
6aa8b732 59/* Source operand type. */
9c9fddd0
GT		 60#define SrcNone (0<<4) /* No source operand. */
61#define SrcImplicit (0<<4) /* Source operand is implicit in the opcode. */
62#define SrcReg (1<<4) /* Register operand. */
63#define SrcMem (2<<4) /* Memory operand. */
64#define SrcMem16 (3<<4) /* Memory operand (16-bit). */
65#define SrcMem32 (4<<4) /* Memory operand (32-bit). */
66#define SrcImm (5<<4) /* Immediate operand. */
67#define SrcImmByte (6<<4) /* 8-bit sign-extended immediate operand. */
bfcadf83 68#define SrcOne (7<<4) /* Implied '1' */
341de7e3 69#define SrcImmUByte (8<<4) /* 8-bit unsigned immediate operand. */
c9eaf20f 70#define SrcImmU (9<<4) /* Immediate operand, unsigned */
a682e354 71#define SrcSI (0xa<<4) /* Source is in the DS:RSI */
414e6277
GN		 72#define SrcImmFAddr (0xb<<4) /* Source is immediate far address */
73#define SrcMemFAddr (0xc<<4) /* Source is far address in memory */
5d55f299 74#define SrcAcc (0xd<<4) /* Source Accumulator */
b250e605 75#define SrcImmU16 (0xe<<4) /* Immediate operand, unsigned, 16 bits */
341de7e3 76#define SrcMask (0xf<<4)
6aa8b732 77/* Generic ModRM decode. */
341de7e3 78#define ModRM (1<<8)
6aa8b732 79/* Destination is only written; never read. */
341de7e3
GN		 80#define Mov (1<<9)
81#define BitOp (1<<10)
82#define MemAbs (1<<11) /* Memory operand is absolute displacement */
9c9fddd0
GT		 83#define String (1<<12) /* String instruction (rep capable) */
84#define Stack (1<<13) /* Stack instruction (push/pop) */
e09d082c
AK		 85#define Group (1<<14) /* Bits 3:5 of modrm byte extend opcode */
86#define GroupDual (1<<15) /* Alternate decoding of mod == 3 */
d8769fed 87/* Misc flags */
5a506b12 88#define NoAccess (1<<23) /* Don't access memory (lea/invlpg/verr etc) */
7f9b4b75 89#define Op3264 (1<<24) /* Operand is 64b in long mode, 32b otherwise */
047a4818 90#define Undefined (1<<25) /* No Such Instruction */
d380a5e4 91#define Lock (1<<26) /* lock prefix is allowed for the instruction */
e92805ac 92#define Priv (1<<27) /* instruction generates #GP if current CPL != 0 */
d8769fed 93#define No64 (1<<28)
0dc8d10f
GT		 94/* Source 2 operand type */
95#define Src2None (0<<29)
96#define Src2CL (1<<29)
97#define Src2ImmByte (2<<29)
98#define Src2One (3<<29)
99#define Src2Mask (7<<29)
6aa8b732 100
d0e53325
AK		 101#define X2(x...) x, x
102#define X3(x...) X2(x), x
103#define X4(x...) X2(x), X2(x)
104#define X5(x...) X4(x), x
105#define X6(x...) X4(x), X2(x)
106#define X7(x...) X4(x), X3(x)
107#define X8(x...) X4(x), X4(x)
108#define X16(x...) X8(x), X8(x)
83babbca 109
d65b1dee
AK		 110struct opcode {
111 u32 flags;
120df890 112 union {
ef65c889 113 int (*execute)(struct x86_emulate_ctxt *ctxt);
120df890
AK		 114 struct opcode *group;
115 struct group_dual *gdual;
116 } u;
117};
118
119struct group_dual {
120 struct opcode mod012[8];
121 struct opcode mod3[8];
d65b1dee
AK		 122};
123
6aa8b732 124/* EFLAGS bit definitions. */
d4c6a154
GN		 125#define EFLG_ID (1<<21)
126#define EFLG_VIP (1<<20)
127#define EFLG_VIF (1<<19)
128#define EFLG_AC (1<<18)
b1d86143
AP		 129#define EFLG_VM (1<<17)
130#define EFLG_RF (1<<16)
d4c6a154
GN		 131#define EFLG_IOPL (3<<12)
132#define EFLG_NT (1<<14)
6aa8b732
AK		 133#define EFLG_OF (1<<11)
134#define EFLG_DF (1<<10)
b1d86143 135#define EFLG_IF (1<<9)
d4c6a154 136#define EFLG_TF (1<<8)
6aa8b732
AK		 137#define EFLG_SF (1<<7)
138#define EFLG_ZF (1<<6)
139#define EFLG_AF (1<<4)
140#define EFLG_PF (1<<2)
141#define EFLG_CF (1<<0)
142
62bd430e
MG		 143#define EFLG_RESERVED_ZEROS_MASK 0xffc0802a
144#define EFLG_RESERVED_ONE_MASK 2
145
6aa8b732
AK		 146/*
147 * Instruction emulation:
148 * Most instructions are emulated directly via a fragment of inline assembly
149 * code. This allows us to save/restore EFLAGS and thus very easily pick up
150 * any modified flags.
151 */
152
05b3e0c2 153#if defined(CONFIG_X86_64)
6aa8b732
AK		 154#define _LO32 "k" /* force 32-bit operand */
155#define _STK "%%rsp" /* stack pointer */
156#elif defined(__i386__)
157#define _LO32 "" /* force 32-bit operand */
158#define _STK "%%esp" /* stack pointer */
159#endif
160
161/*
162 * These EFLAGS bits are restored from saved value during emulation, and
163 * any changes are written back to the saved value after emulation.
164 */
165#define EFLAGS_MASK (EFLG_OF|EFLG_SF|EFLG_ZF|EFLG_AF|EFLG_PF|EFLG_CF)
166
167/* Before executing instruction: restore necessary bits in EFLAGS. */
e934c9c1
AK		 168#define _PRE_EFLAGS(_sav, _msk, _tmp) \
169 /* EFLAGS = (_sav & _msk) | (EFLAGS & ~_msk); _sav &= ~_msk; */ \
170 "movl %"_sav",%"_LO32 _tmp"; " \
171 "push %"_tmp"; " \
172 "push %"_tmp"; " \
173 "movl %"_msk",%"_LO32 _tmp"; " \
174 "andl %"_LO32 _tmp",("_STK"); " \
175 "pushf; " \
176 "notl %"_LO32 _tmp"; " \
177 "andl %"_LO32 _tmp",("_STK"); " \
178 "andl %"_LO32 _tmp","__stringify(BITS_PER_LONG/4)"("_STK"); " \
179 "pop %"_tmp"; " \
180 "orl %"_LO32 _tmp",("_STK"); " \
181 "popf; " \
182 "pop %"_sav"; "
6aa8b732
AK		 183
184/* After executing instruction: write-back necessary bits in EFLAGS. */
185#define _POST_EFLAGS(_sav, _msk, _tmp) \
186 /* _sav |= EFLAGS & _msk; */ \
187 "pushf; " \
188 "pop %"_tmp"; " \
189 "andl %"_msk",%"_LO32 _tmp"; " \
190 "orl %"_LO32 _tmp",%"_sav"; "
191
dda96d8f
AK		 192#ifdef CONFIG_X86_64
193#define ON64(x) x
194#else
195#define ON64(x)
196#endif
197
b3b3d25a 198#define ____emulate_2op(_op, _src, _dst, _eflags, _x, _y, _suffix, _dsttype) \
6b7ad61f
AK		 199 do { \
200 __asm__ __volatile__ ( \
201 _PRE_EFLAGS("0", "4", "2") \
202 _op _suffix " %"_x"3,%1; " \
203 _POST_EFLAGS("0", "4", "2") \
fb2c2641 204 : "=m" (_eflags), "+q" (*(_dsttype*)&(_dst).val),\
6b7ad61f
AK		 205 "=&r" (_tmp) \
206 : _y ((_src).val), "i" (EFLAGS_MASK)); \
f3fd92fb 207 } while (0)
6b7ad61f
AK		 208
209
6aa8b732
AK		 210/* Raw emulation: instruction has two explicit operands. */
211#define __emulate_2op_nobyte(_op,_src,_dst,_eflags,_wx,_wy,_lx,_ly,_qx,_qy) \
6b7ad61f
AK		 212 do { \
213 unsigned long _tmp; \
214 \
215 switch ((_dst).bytes) { \
216 case 2: \
b3b3d25a 217 ____emulate_2op(_op,_src,_dst,_eflags,_wx,_wy,"w",u16);\
6b7ad61f
AK		 218 break; \
219 case 4: \
b3b3d25a 220 ____emulate_2op(_op,_src,_dst,_eflags,_lx,_ly,"l",u32);\
6b7ad61f
AK		 221 break; \
222 case 8: \
b3b3d25a 223 ON64(____emulate_2op(_op,_src,_dst,_eflags,_qx,_qy,"q",u64)); \
6b7ad61f
AK		 224 break; \
225 } \
6aa8b732
AK		 226 } while (0)
227
228#define __emulate_2op(_op,_src,_dst,_eflags,_bx,_by,_wx,_wy,_lx,_ly,_qx,_qy) \
229 do { \
6b7ad61f 230 unsigned long _tmp; \
d77c26fc 231 switch ((_dst).bytes) { \
6aa8b732 232 case 1: \
b3b3d25a 233 ____emulate_2op(_op,_src,_dst,_eflags,_bx,_by,"b",u8); \
6aa8b732
AK		 234 break; \
235 default: \
236 __emulate_2op_nobyte(_op, _src, _dst, _eflags, \
237 _wx, _wy, _lx, _ly, _qx, _qy); \
238 break; \
239 } \
240 } while (0)
241
242/* Source operand is byte-sized and may be restricted to just %cl. */
243#define emulate_2op_SrcB(_op, _src, _dst, _eflags) \
244 __emulate_2op(_op, _src, _dst, _eflags, \
245 "b", "c", "b", "c", "b", "c", "b", "c")
246
247/* Source operand is byte, word, long or quad sized. */
248#define emulate_2op_SrcV(_op, _src, _dst, _eflags) \
249 __emulate_2op(_op, _src, _dst, _eflags, \
250 "b", "q", "w", "r", _LO32, "r", "", "r")
251
252/* Source operand is word, long or quad sized. */
253#define emulate_2op_SrcV_nobyte(_op, _src, _dst, _eflags) \
254 __emulate_2op_nobyte(_op, _src, _dst, _eflags, \
255 "w", "r", _LO32, "r", "", "r")
256
d175226a
GT		 257/* Instruction has three operands and one operand is stored in ECX register */
258#define __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, _suffix, _type) \
259 do { \
260 unsigned long _tmp; \
261 _type _clv = (_cl).val; \
262 _type _srcv = (_src).val; \
263 _type _dstv = (_dst).val; \
264 \
265 __asm__ __volatile__ ( \
266 _PRE_EFLAGS("0", "5", "2") \
267 _op _suffix " %4,%1 \n" \
268 _POST_EFLAGS("0", "5", "2") \
269 : "=m" (_eflags), "+r" (_dstv), "=&r" (_tmp) \
270 : "c" (_clv) , "r" (_srcv), "i" (EFLAGS_MASK) \
271 ); \
272 \
273 (_cl).val = (unsigned long) _clv; \
274 (_src).val = (unsigned long) _srcv; \
275 (_dst).val = (unsigned long) _dstv; \
276 } while (0)
277
278#define emulate_2op_cl(_op, _cl, _src, _dst, _eflags) \
279 do { \
280 switch ((_dst).bytes) { \
281 case 2: \
282 __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
283 "w", unsigned short); \
284 break; \
285 case 4: \
286 __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
287 "l", unsigned int); \
288 break; \
289 case 8: \
290 ON64(__emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
291 "q", unsigned long)); \
292 break; \
293 } \
294 } while (0)
295
dda96d8f 296#define __emulate_1op(_op, _dst, _eflags, _suffix) \
6aa8b732
AK		 297 do { \
298 unsigned long _tmp; \
299 \
dda96d8f
AK		 300 __asm__ __volatile__ ( \
301 _PRE_EFLAGS("0", "3", "2") \
302 _op _suffix " %1; " \
303 _POST_EFLAGS("0", "3", "2") \
304 : "=m" (_eflags), "+m" ((_dst).val), \
305 "=&r" (_tmp) \
306 : "i" (EFLAGS_MASK)); \
307 } while (0)
308
309/* Instruction has only one explicit operand (no source operand). */
310#define emulate_1op(_op, _dst, _eflags) \
311 do { \
d77c26fc 312 switch ((_dst).bytes) { \
dda96d8f
AK		 313 case 1: __emulate_1op(_op, _dst, _eflags, "b"); break; \
314 case 2: __emulate_1op(_op, _dst, _eflags, "w"); break; \
315 case 4: __emulate_1op(_op, _dst, _eflags, "l"); break; \
316 case 8: ON64(__emulate_1op(_op, _dst, _eflags, "q")); break; \
6aa8b732
AK		 317 } \
318 } while (0)
319
3f9f53b0
MG		 320#define __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, _suffix) \
321 do { \
322 unsigned long _tmp; \
323 \
324 __asm__ __volatile__ ( \
325 _PRE_EFLAGS("0", "4", "1") \
326 _op _suffix " %5; " \
327 _POST_EFLAGS("0", "4", "1") \
328 : "=m" (_eflags), "=&r" (_tmp), \
329 "+a" (_rax), "+d" (_rdx) \
330 : "i" (EFLAGS_MASK), "m" ((_src).val), \
331 "a" (_rax), "d" (_rdx)); \
332 } while (0)
333
334/* instruction has only one source operand, destination is implicit (e.g. mul, div, imul, idiv) */
335#define emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags) \
336 do { \
337 switch((_src).bytes) { \
338 case 1: __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, "b"); break; \
339 case 2: __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, "w"); break; \
340 case 4: __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, "l"); break; \
341 case 8: ON64(__emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, "q")); break; \
342 } \
343 } while (0)
344
6aa8b732
AK		 345/* Fetch next part of the instruction being emulated. */
346#define insn_fetch(_type, _size, _eip) \
347({ unsigned long _x; \
62266869 348 rc = do_insn_fetch(ctxt, ops, (_eip), &_x, (_size)); \
af5b4f7f 349 if (rc != X86EMUL_CONTINUE) \
6aa8b732
AK		 350 goto done; \
351 (_eip) += (_size); \
352 (_type)_x; \
353})
354
414e6277
GN		 355#define insn_fetch_arr(_arr, _size, _eip) \
356({ rc = do_insn_fetch(ctxt, ops, (_eip), _arr, (_size)); \
357 if (rc != X86EMUL_CONTINUE) \
358 goto done; \
359 (_eip) += (_size); \
360})
361
ddcb2885
HH		 362static inline unsigned long ad_mask(struct decode_cache *c)
363{
364 return (1UL << (c->ad_bytes << 3)) - 1;
365}
366
6aa8b732 367/* Access/update address held in a register, based on addressing mode. */
e4706772
HH		 368static inline unsigned long
369address_mask(struct decode_cache *c, unsigned long reg)
370{
371 if (c->ad_bytes == sizeof(unsigned long))
372 return reg;
373 else
374 return reg & ad_mask(c);
375}
376
377static inline unsigned long
378register_address(struct decode_cache *c, unsigned long base, unsigned long reg)
379{
380 return base + address_mask(c, reg);
381}
382
7a957275
HH		 383static inline void
384register_address_increment(struct decode_cache *c, unsigned long *reg, int inc)
385{
386 if (c->ad_bytes == sizeof(unsigned long))
387 *reg += inc;
388 else
389 *reg = (*reg & ~ad_mask(c)) | ((*reg + inc) & ad_mask(c));
390}
6aa8b732 391
7a957275
HH		 392static inline void jmp_rel(struct decode_cache *c, int rel)
393{
394 register_address_increment(c, &c->eip, rel);
395}
098c937b 396
7a5b56df
AK		 397static void set_seg_override(struct decode_cache *c, int seg)
398{
399 c->has_seg_override = true;
400 c->seg_override = seg;
401}
402
79168fd1
GN		 403static unsigned long seg_base(struct x86_emulate_ctxt *ctxt,
404 struct x86_emulate_ops *ops, int seg)
7a5b56df
AK		 405{
406 if (ctxt->mode == X86EMUL_MODE_PROT64 && seg < VCPU_SREG_FS)
407 return 0;
408
79168fd1 409 return ops->get_cached_segment_base(seg, ctxt->vcpu);
7a5b56df
AK		 410}
411
412static unsigned long seg_override_base(struct x86_emulate_ctxt *ctxt,
79168fd1 413 struct x86_emulate_ops *ops,
7a5b56df
AK		 414 struct decode_cache *c)
415{
416 if (!c->has_seg_override)
417 return 0;
418
79168fd1 419 return seg_base(ctxt, ops, c->seg_override);
7a5b56df
AK		 420}
421
79168fd1
GN		 422static unsigned long es_base(struct x86_emulate_ctxt *ctxt,
423 struct x86_emulate_ops *ops)
7a5b56df 424{
79168fd1 425 return seg_base(ctxt, ops, VCPU_SREG_ES);
7a5b56df
AK		 426}
427
79168fd1
GN		 428static unsigned long ss_base(struct x86_emulate_ctxt *ctxt,
429 struct x86_emulate_ops *ops)
7a5b56df 430{
79168fd1 431 return seg_base(ctxt, ops, VCPU_SREG_SS);
7a5b56df
AK		 432}
433
54b8486f
GN		 434static void emulate_exception(struct x86_emulate_ctxt *ctxt, int vec,
435 u32 error, bool valid)
436{
437 ctxt->exception = vec;
438 ctxt->error_code = error;
439 ctxt->error_code_valid = valid;
440 ctxt->restart = false;
441}
442
443static void emulate_gp(struct x86_emulate_ctxt *ctxt, int err)
444{
445 emulate_exception(ctxt, GP_VECTOR, err, true);
446}
447
448static void emulate_pf(struct x86_emulate_ctxt *ctxt, unsigned long addr,
449 int err)
450{
451 ctxt->cr2 = addr;
452 emulate_exception(ctxt, PF_VECTOR, err, true);
453}
454
455static void emulate_ud(struct x86_emulate_ctxt *ctxt)
456{
457 emulate_exception(ctxt, UD_VECTOR, 0, false);
458}
459
460static void emulate_ts(struct x86_emulate_ctxt *ctxt, int err)
461{
462 emulate_exception(ctxt, TS_VECTOR, err, true);
463}
464
62266869
AK		 465static int do_fetch_insn_byte(struct x86_emulate_ctxt *ctxt,
466 struct x86_emulate_ops *ops,
2fb53ad8 467 unsigned long eip, u8 *dest)
62266869
AK		 468{
469 struct fetch_cache *fc = &ctxt->decode.fetch;
470 int rc;
2fb53ad8 471 int size, cur_size;
62266869 472
2fb53ad8
AK		 473 if (eip == fc->end) {
474 cur_size = fc->end - fc->start;
475 size = min(15UL - cur_size, PAGE_SIZE - offset_in_page(eip));
476 rc = ops->fetch(ctxt->cs_base + eip, fc->data + cur_size,
477 size, ctxt->vcpu, NULL);
3e2815e9 478 if (rc != X86EMUL_CONTINUE)
62266869 479 return rc;
2fb53ad8 480 fc->end += size;
62266869 481 }
2fb53ad8 482 *dest = fc->data[eip - fc->start];
3e2815e9 483 return X86EMUL_CONTINUE;
62266869
AK		 484}
485
486static int do_insn_fetch(struct x86_emulate_ctxt *ctxt,
487 struct x86_emulate_ops *ops,
488 unsigned long eip, void *dest, unsigned size)
489{
3e2815e9 490 int rc;
62266869 491
eb3c79e6 492 /* x86 instructions are limited to 15 bytes. */
063db061 493 if (eip + size - ctxt->eip > 15)
eb3c79e6 494 return X86EMUL_UNHANDLEABLE;
62266869
AK		 495 while (size--) {
496 rc = do_fetch_insn_byte(ctxt, ops, eip++, dest++);
3e2815e9 497 if (rc != X86EMUL_CONTINUE)
62266869
AK		 498 return rc;
499 }
3e2815e9 500 return X86EMUL_CONTINUE;
62266869
AK		 501}
502
1e3c5cb0
RR		 503/*
504 * Given the 'reg' portion of a ModRM byte, and a register block, return a
505 * pointer into the block that addresses the relevant register.
506 * @highbyte_regs specifies whether to decode AH,CH,DH,BH.
507 */
508static void *decode_register(u8 modrm_reg, unsigned long *regs,
509 int highbyte_regs)
6aa8b732
AK		 510{
511 void *p;
512
513 p = &regs[modrm_reg];
514 if (highbyte_regs && modrm_reg >= 4 && modrm_reg < 8)
515 p = (unsigned char *)&regs[modrm_reg & 3] + 1;
516 return p;
517}
518
519static int read_descriptor(struct x86_emulate_ctxt *ctxt,
520 struct x86_emulate_ops *ops,
1a6440ae 521 ulong addr,
6aa8b732
AK		 522 u16 *size, unsigned long *address, int op_bytes)
523{
524 int rc;
525
526 if (op_bytes == 2)
527 op_bytes = 3;
528 *address = 0;
1a6440ae 529 rc = ops->read_std(addr, (unsigned long *)size, 2, ctxt->vcpu, NULL);
1b30eaa8 530 if (rc != X86EMUL_CONTINUE)
6aa8b732 531 return rc;
1a6440ae 532 rc = ops->read_std(addr + 2, address, op_bytes, ctxt->vcpu, NULL);
6aa8b732
AK		 533 return rc;
534}
535
bbe9abbd
NK		 536static int test_cc(unsigned int condition, unsigned int flags)
537{
538 int rc = 0;
539
540 switch ((condition & 15) >> 1) {
541 case 0: /* o */
542 rc |= (flags & EFLG_OF);
543 break;
544 case 1: /* b/c/nae */
545 rc |= (flags & EFLG_CF);
546 break;
547 case 2: /* z/e */
548 rc |= (flags & EFLG_ZF);
549 break;
550 case 3: /* be/na */
551 rc |= (flags & (EFLG_CF|EFLG_ZF));
552 break;
553 case 4: /* s */
554 rc |= (flags & EFLG_SF);
555 break;
556 case 5: /* p/pe */
557 rc |= (flags & EFLG_PF);
558 break;
559 case 7: /* le/ng */
560 rc |= (flags & EFLG_ZF);
561 /* fall through */
562 case 6: /* l/nge */
563 rc |= (!(flags & EFLG_SF) != !(flags & EFLG_OF));
564 break;
565 }
566
567 /* Odd condition identifiers (lsb == 1) have inverted sense. */
568 return (!!rc ^ (condition & 1));
569}
570
91ff3cb4
AK		 571static void fetch_register_operand(struct operand *op)
572{
573 switch (op->bytes) {
574 case 1:
575 op->val = *(u8 *)op->addr.reg;
576 break;
577 case 2:
578 op->val = *(u16 *)op->addr.reg;
579 break;
580 case 4:
581 op->val = *(u32 *)op->addr.reg;
582 break;
583 case 8:
584 op->val = *(u64 *)op->addr.reg;
585 break;
586 }
587}
588
3c118e24
AK		 589static void decode_register_operand(struct operand *op,
590 struct decode_cache *c,
3c118e24
AK		 591 int inhibit_bytereg)
592{
33615aa9 593 unsigned reg = c->modrm_reg;
9f1ef3f8 594 int highbyte_regs = c->rex_prefix == 0;
33615aa9
AK		 595
596 if (!(c->d & ModRM))
597 reg = (c->b & 7) | ((c->rex_prefix & 1) << 3);
3c118e24
AK		 598 op->type = OP_REG;
599 if ((c->d & ByteOp) && !inhibit_bytereg) {
1a6440ae 600 op->addr.reg = decode_register(reg, c->regs, highbyte_regs);
3c118e24
AK		 601 op->bytes = 1;
602 } else {
1a6440ae 603 op->addr.reg = decode_register(reg, c->regs, 0);
3c118e24 604 op->bytes = c->op_bytes;
3c118e24 605 }
91ff3cb4 606 fetch_register_operand(op);
3c118e24
AK		 607 op->orig_val = op->val;
608}
609
1c73ef66 610static int decode_modrm(struct x86_emulate_ctxt *ctxt,
2dbd0dd7
AK		 611 struct x86_emulate_ops *ops,
612 struct operand *op)
1c73ef66
AK		 613{
614 struct decode_cache *c = &ctxt->decode;
615 u8 sib;
f5b4edcd 616 int index_reg = 0, base_reg = 0, scale;
3e2815e9 617 int rc = X86EMUL_CONTINUE;
2dbd0dd7 618 ulong modrm_ea = 0;
1c73ef66
AK		 619
620 if (c->rex_prefix) {
621 c->modrm_reg = (c->rex_prefix & 4) << 1; /* REX.R */
622 index_reg = (c->rex_prefix & 2) << 2; /* REX.X */
623 c->modrm_rm = base_reg = (c->rex_prefix & 1) << 3; /* REG.B */
624 }
625
626 c->modrm = insn_fetch(u8, 1, c->eip);
627 c->modrm_mod |= (c->modrm & 0xc0) >> 6;
628 c->modrm_reg |= (c->modrm & 0x38) >> 3;
629 c->modrm_rm |= (c->modrm & 0x07);
09ee57cd 630 c->modrm_seg = VCPU_SREG_DS;
1c73ef66
AK		 631
632 if (c->modrm_mod == 3) {
2dbd0dd7
AK		 633 op->type = OP_REG;
634 op->bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
635 op->addr.reg = decode_register(c->modrm_rm,
107d6d2e 636 c->regs, c->d & ByteOp);
2dbd0dd7 637 fetch_register_operand(op);
1c73ef66
AK		 638 return rc;
639 }
640
2dbd0dd7
AK		 641 op->type = OP_MEM;
642
1c73ef66
AK		 643 if (c->ad_bytes == 2) {
644 unsigned bx = c->regs[VCPU_REGS_RBX];
645 unsigned bp = c->regs[VCPU_REGS_RBP];
646 unsigned si = c->regs[VCPU_REGS_RSI];
647 unsigned di = c->regs[VCPU_REGS_RDI];
648
649 /* 16-bit ModR/M decode. */
650 switch (c->modrm_mod) {
651 case 0:
652 if (c->modrm_rm == 6)
2dbd0dd7 653 modrm_ea += insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 654 break;
655 case 1:
2dbd0dd7 656 modrm_ea += insn_fetch(s8, 1, c->eip);
1c73ef66
AK		 657 break;
658 case 2:
2dbd0dd7 659 modrm_ea += insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 660 break;
661 }
662 switch (c->modrm_rm) {
663 case 0:
2dbd0dd7 664 modrm_ea += bx + si;
1c73ef66
AK		 665 break;
666 case 1:
2dbd0dd7 667 modrm_ea += bx + di;
1c73ef66
AK		 668 break;
669 case 2:
2dbd0dd7 670 modrm_ea += bp + si;
1c73ef66
AK		 671 break;
672 case 3:
2dbd0dd7 673 modrm_ea += bp + di;
1c73ef66
AK		 674 break;
675 case 4:
2dbd0dd7 676 modrm_ea += si;
1c73ef66
AK		 677 break;
678 case 5:
2dbd0dd7 679 modrm_ea += di;
1c73ef66
AK		 680 break;
681 case 6:
682 if (c->modrm_mod != 0)
2dbd0dd7 683 modrm_ea += bp;
1c73ef66
AK		 684 break;
685 case 7:
2dbd0dd7 686 modrm_ea += bx;
1c73ef66
AK		 687 break;
688 }
689 if (c->modrm_rm == 2 || c->modrm_rm == 3 ||
690 (c->modrm_rm == 6 && c->modrm_mod != 0))
09ee57cd 691 c->modrm_seg = VCPU_SREG_SS;
2dbd0dd7 692 modrm_ea = (u16)modrm_ea;
1c73ef66
AK		 693 } else {
694 /* 32/64-bit ModR/M decode. */
84411d85 695 if ((c->modrm_rm & 7) == 4) {
1c73ef66
AK		 696 sib = insn_fetch(u8, 1, c->eip);
697 index_reg |= (sib >> 3) & 7;
698 base_reg |= sib & 7;
699 scale = sib >> 6;
700
dc71d0f1 701 if ((base_reg & 7) == 5 && c->modrm_mod == 0)
2dbd0dd7 702 modrm_ea += insn_fetch(s32, 4, c->eip);
dc71d0f1 703 else
2dbd0dd7 704 modrm_ea += c->regs[base_reg];
dc71d0f1 705 if (index_reg != 4)
2dbd0dd7 706 modrm_ea += c->regs[index_reg] << scale;
84411d85
AK		 707 } else if ((c->modrm_rm & 7) == 5 && c->modrm_mod == 0) {
708 if (ctxt->mode == X86EMUL_MODE_PROT64)
f5b4edcd 709 c->rip_relative = 1;
84411d85 710 } else
2dbd0dd7 711 modrm_ea += c->regs[c->modrm_rm];
1c73ef66
AK		 712 switch (c->modrm_mod) {
713 case 0:
714 if (c->modrm_rm == 5)
2dbd0dd7 715 modrm_ea += insn_fetch(s32, 4, c->eip);
1c73ef66
AK		 716 break;
717 case 1:
2dbd0dd7 718 modrm_ea += insn_fetch(s8, 1, c->eip);
1c73ef66
AK		 719 break;
720 case 2:
2dbd0dd7 721 modrm_ea += insn_fetch(s32, 4, c->eip);
1c73ef66
AK		 722 break;
723 }
724 }
2dbd0dd7 725 op->addr.mem = modrm_ea;
1c73ef66
AK		 726done:
727 return rc;
728}
729
730static int decode_abs(struct x86_emulate_ctxt *ctxt,
2dbd0dd7
AK		 731 struct x86_emulate_ops *ops,
732 struct operand *op)
1c73ef66
AK		 733{
734 struct decode_cache *c = &ctxt->decode;
3e2815e9 735 int rc = X86EMUL_CONTINUE;
1c73ef66 736
2dbd0dd7 737 op->type = OP_MEM;
1c73ef66
AK		 738 switch (c->ad_bytes) {
739 case 2:
2dbd0dd7 740 op->addr.mem = insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 741 break;
742 case 4:
2dbd0dd7 743 op->addr.mem = insn_fetch(u32, 4, c->eip);
1c73ef66
AK		 744 break;
745 case 8:
2dbd0dd7 746 op->addr.mem = insn_fetch(u64, 8, c->eip);
1c73ef66
AK		 747 break;
748 }
749done:
750 return rc;
751}
752
35c843c4
WY		 753static void fetch_bit_operand(struct decode_cache *c)
754{
755 long sv, mask;
756
3885f18f 757 if (c->dst.type == OP_MEM && c->src.type == OP_REG) {
35c843c4
WY		 758 mask = ~(c->dst.bytes * 8 - 1);
759
760 if (c->src.bytes == 2)
761 sv = (s16)c->src.val & (s16)mask;
762 else if (c->src.bytes == 4)
763 sv = (s32)c->src.val & (s32)mask;
764
765 c->dst.addr.mem += (sv >> 3);
766 }
ba7ff2b7
WY		 767
768 /* only subword offset */
769 c->src.val &= (c->dst.bytes << 3) - 1;
35c843c4
WY		 770}
771
dde7e6d1
AK		 772static int read_emulated(struct x86_emulate_ctxt *ctxt,
773 struct x86_emulate_ops *ops,
774 unsigned long addr, void *dest, unsigned size)
6aa8b732 775{
dde7e6d1
AK		 776 int rc;
777 struct read_cache *mc = &ctxt->decode.mem_read;
778 u32 err;
6aa8b732 779
dde7e6d1
AK		 780 while (size) {
781 int n = min(size, 8u);
782 size -= n;
783 if (mc->pos < mc->end)
784 goto read_cached;
5cd21917 785
dde7e6d1
AK		 786 rc = ops->read_emulated(addr, mc->data + mc->end, n, &err,
787 ctxt->vcpu);
788 if (rc == X86EMUL_PROPAGATE_FAULT)
789 emulate_pf(ctxt, addr, err);
790 if (rc != X86EMUL_CONTINUE)
791 return rc;
792 mc->end += n;
6aa8b732 793
dde7e6d1
AK		 794 read_cached:
795 memcpy(dest, mc->data + mc->pos, n);
796 mc->pos += n;
797 dest += n;
798 addr += n;
6aa8b732 799 }
dde7e6d1
AK		 800 return X86EMUL_CONTINUE;
801}
6aa8b732 802
dde7e6d1
AK		 803static int pio_in_emulated(struct x86_emulate_ctxt *ctxt,
804 struct x86_emulate_ops *ops,
805 unsigned int size, unsigned short port,
806 void *dest)
807{
808 struct read_cache *rc = &ctxt->decode.io_read;
b4c6abfe 809
dde7e6d1
AK		 810 if (rc->pos == rc->end) { /* refill pio read ahead */
811 struct decode_cache *c = &ctxt->decode;
812 unsigned int in_page, n;
813 unsigned int count = c->rep_prefix ?
814 address_mask(c, c->regs[VCPU_REGS_RCX]) : 1;
815 in_page = (ctxt->eflags & EFLG_DF) ?
816 offset_in_page(c->regs[VCPU_REGS_RDI]) :
817 PAGE_SIZE - offset_in_page(c->regs[VCPU_REGS_RDI]);
818 n = min(min(in_page, (unsigned int)sizeof(rc->data)) / size,
819 count);
820 if (n == 0)
821 n = 1;
822 rc->pos = rc->end = 0;
823 if (!ops->pio_in_emulated(size, port, rc->data, n, ctxt->vcpu))
824 return 0;
825 rc->end = n * size;
6aa8b732
AK		 826 }
827
dde7e6d1
AK		 828 memcpy(dest, rc->data + rc->pos, size);
829 rc->pos += size;
830 return 1;
831}
6aa8b732 832
dde7e6d1
AK		 833static u32 desc_limit_scaled(struct desc_struct *desc)
834{
835 u32 limit = get_desc_limit(desc);
6aa8b732 836
dde7e6d1
AK		 837 return desc->g ? (limit << 12) | 0xfff : limit;
838}
6aa8b732 839
dde7e6d1
AK		 840static void get_descriptor_table_ptr(struct x86_emulate_ctxt *ctxt,
841 struct x86_emulate_ops *ops,
842 u16 selector, struct desc_ptr *dt)
843{
844 if (selector & 1 << 2) {
845 struct desc_struct desc;
846 memset (dt, 0, sizeof *dt);
847 if (!ops->get_cached_descriptor(&desc, VCPU_SREG_LDTR, ctxt->vcpu))
848 return;
e09d082c 849
dde7e6d1
AK		 850 dt->size = desc_limit_scaled(&desc); /* what if limit > 65535? */
851 dt->address = get_desc_base(&desc);
852 } else
853 ops->get_gdt(dt, ctxt->vcpu);
854}
120df890 855
dde7e6d1
AK		 856/* allowed just for 8 bytes segments */
857static int read_segment_descriptor(struct x86_emulate_ctxt *ctxt,
858 struct x86_emulate_ops *ops,
859 u16 selector, struct desc_struct *desc)
860{
861 struct desc_ptr dt;
862 u16 index = selector >> 3;
863 int ret;
864 u32 err;
865 ulong addr;
120df890 866
dde7e6d1 867 get_descriptor_table_ptr(ctxt, ops, selector, &dt);
120df890 868
dde7e6d1
AK		 869 if (dt.size < index * 8 + 7) {
870 emulate_gp(ctxt, selector & 0xfffc);
871 return X86EMUL_PROPAGATE_FAULT;
e09d082c 872 }
dde7e6d1
AK		 873 addr = dt.address + index * 8;
874 ret = ops->read_std(addr, desc, sizeof *desc, ctxt->vcpu, &err);
875 if (ret == X86EMUL_PROPAGATE_FAULT)
876 emulate_pf(ctxt, addr, err);
e09d082c 877
dde7e6d1
AK		 878 return ret;
879}
ef65c889 880
dde7e6d1
AK		 881/* allowed just for 8 bytes segments */
882static int write_segment_descriptor(struct x86_emulate_ctxt *ctxt,
883 struct x86_emulate_ops *ops,
884 u16 selector, struct desc_struct *desc)
885{
886 struct desc_ptr dt;
887 u16 index = selector >> 3;
888 u32 err;
889 ulong addr;
890 int ret;
6aa8b732 891
dde7e6d1 892 get_descriptor_table_ptr(ctxt, ops, selector, &dt);
6e3d5dfb 893
dde7e6d1
AK		 894 if (dt.size < index * 8 + 7) {
895 emulate_gp(ctxt, selector & 0xfffc);
896 return X86EMUL_PROPAGATE_FAULT;
897 }
6aa8b732 898
dde7e6d1
AK		 899 addr = dt.address + index * 8;
900 ret = ops->write_std(addr, desc, sizeof *desc, ctxt->vcpu, &err);
901 if (ret == X86EMUL_PROPAGATE_FAULT)
902 emulate_pf(ctxt, addr, err);
c7e75a3d 903
dde7e6d1
AK		 904 return ret;
905}
c7e75a3d 906
dde7e6d1
AK		 907static int load_segment_descriptor(struct x86_emulate_ctxt *ctxt,
908 struct x86_emulate_ops *ops,
909 u16 selector, int seg)
910{
911 struct desc_struct seg_desc;
912 u8 dpl, rpl, cpl;
913 unsigned err_vec = GP_VECTOR;
914 u32 err_code = 0;
915 bool null_selector = !(selector & ~0x3); /* 0000-0003 are null */
916 int ret;
69f55cb1 917
dde7e6d1 918 memset(&seg_desc, 0, sizeof seg_desc);
69f55cb1 919
dde7e6d1
AK		 920 if ((seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)
921 || ctxt->mode == X86EMUL_MODE_REAL) {
922 /* set real mode segment descriptor */
923 set_desc_base(&seg_desc, selector << 4);
924 set_desc_limit(&seg_desc, 0xffff);
925 seg_desc.type = 3;
926 seg_desc.p = 1;
927 seg_desc.s = 1;
928 goto load;
929 }
930
931 /* NULL selector is not valid for TR, CS and SS */
932 if ((seg == VCPU_SREG_CS || seg == VCPU_SREG_SS || seg == VCPU_SREG_TR)
933 && null_selector)
934 goto exception;
935
936 /* TR should be in GDT only */
937 if (seg == VCPU_SREG_TR && (selector & (1 << 2)))
938 goto exception;
939
940 if (null_selector) /* for NULL selector skip all following checks */
941 goto load;
942
943 ret = read_segment_descriptor(ctxt, ops, selector, &seg_desc);
944 if (ret != X86EMUL_CONTINUE)
945 return ret;
946
947 err_code = selector & 0xfffc;
948 err_vec = GP_VECTOR;
949
950 /* can't load system descriptor into segment selecor */
951 if (seg <= VCPU_SREG_GS && !seg_desc.s)
952 goto exception;
953
954 if (!seg_desc.p) {
955 err_vec = (seg == VCPU_SREG_SS) ? SS_VECTOR : NP_VECTOR;
956 goto exception;
957 }
958
959 rpl = selector & 3;
960 dpl = seg_desc.dpl;
961 cpl = ops->cpl(ctxt->vcpu);
962
963 switch (seg) {
964 case VCPU_SREG_SS:
965 /*
966 * segment is not a writable data segment or segment
967 * selector's RPL != CPL or segment selector's RPL != CPL
968 */
969 if (rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl)
970 goto exception;
6aa8b732 971 break;
dde7e6d1
AK		 972 case VCPU_SREG_CS:
973 if (!(seg_desc.type & 8))
974 goto exception;
975
976 if (seg_desc.type & 4) {
977 /* conforming */
978 if (dpl > cpl)
979 goto exception;
980 } else {
981 /* nonconforming */
982 if (rpl > cpl || dpl != cpl)
983 goto exception;
984 }
985 /* CS(RPL) <- CPL */
986 selector = (selector & 0xfffc) | cpl;
6aa8b732 987 break;
dde7e6d1
AK		 988 case VCPU_SREG_TR:
989 if (seg_desc.s || (seg_desc.type != 1 && seg_desc.type != 9))
990 goto exception;
991 break;
992 case VCPU_SREG_LDTR:
993 if (seg_desc.s || seg_desc.type != 2)
994 goto exception;
995 break;
996 default: /* DS, ES, FS, or GS */
4e62417b 997 /*
dde7e6d1
AK		 998 * segment is not a data or readable code segment or
999 * ((segment is a data or nonconforming code segment)
1000 * and (both RPL and CPL > DPL))
4e62417b 1001 */
dde7e6d1
AK		 1002 if ((seg_desc.type & 0xa) == 0x8 ||
1003 (((seg_desc.type & 0xc) != 0xc) &&
1004 (rpl > dpl && cpl > dpl)))
1005 goto exception;
6aa8b732 1006 break;
dde7e6d1
AK		 1007 }
1008
1009 if (seg_desc.s) {
1010 /* mark segment as accessed */
1011 seg_desc.type |= 1;
1012 ret = write_segment_descriptor(ctxt, ops, selector, &seg_desc);
1013 if (ret != X86EMUL_CONTINUE)
1014 return ret;
1015 }
1016load:
1017 ops->set_segment_selector(selector, seg, ctxt->vcpu);
1018 ops->set_cached_descriptor(&seg_desc, seg, ctxt->vcpu);
1019 return X86EMUL_CONTINUE;
1020exception:
1021 emulate_exception(ctxt, err_vec, err_code, true);
1022 return X86EMUL_PROPAGATE_FAULT;
1023}
1024
31be40b3
WY		 1025static void write_register_operand(struct operand *op)
1026{
1027 /* The 4-byte case *is* correct: in 64-bit mode we zero-extend. */
1028 switch (op->bytes) {
1029 case 1:
1030 *(u8 *)op->addr.reg = (u8)op->val;
1031 break;
1032 case 2:
1033 *(u16 *)op->addr.reg = (u16)op->val;
1034 break;
1035 case 4:
1036 *op->addr.reg = (u32)op->val;
1037 break; /* 64b: zero-extend */
1038 case 8:
1039 *op->addr.reg = op->val;
1040 break;
1041 }
1042}
1043
dde7e6d1
AK		 1044static inline int writeback(struct x86_emulate_ctxt *ctxt,
1045 struct x86_emulate_ops *ops)
1046{
1047 int rc;
1048 struct decode_cache *c = &ctxt->decode;
1049 u32 err;
1050
1051 switch (c->dst.type) {
1052 case OP_REG:
31be40b3 1053 write_register_operand(&c->dst);
6aa8b732 1054 break;
dde7e6d1
AK		 1055 case OP_MEM:
1056 if (c->lock_prefix)
1057 rc = ops->cmpxchg_emulated(
1a6440ae 1058 c->dst.addr.mem,
dde7e6d1
AK		 1059 &c->dst.orig_val,
1060 &c->dst.val,
1061 c->dst.bytes,
1062 &err,
1063 ctxt->vcpu);
341de7e3 1064 else
dde7e6d1 1065 rc = ops->write_emulated(
1a6440ae 1066 c->dst.addr.mem,
dde7e6d1
AK		 1067 &c->dst.val,
1068 c->dst.bytes,
1069 &err,
1070 ctxt->vcpu);
1071 if (rc == X86EMUL_PROPAGATE_FAULT)
1a6440ae 1072 emulate_pf(ctxt, c->dst.addr.mem, err);
dde7e6d1
AK		 1073 if (rc != X86EMUL_CONTINUE)
1074 return rc;
a682e354 1075 break;
dde7e6d1
AK		 1076 case OP_NONE:
1077 /* no writeback */
414e6277 1078 break;
dde7e6d1 1079 default:
414e6277 1080 break;
6aa8b732 1081 }
dde7e6d1
AK		 1082 return X86EMUL_CONTINUE;
1083}
6aa8b732 1084
dde7e6d1
AK		 1085static inline void emulate_push(struct x86_emulate_ctxt *ctxt,
1086 struct x86_emulate_ops *ops)
1087{
1088 struct decode_cache *c = &ctxt->decode;
0dc8d10f 1089
dde7e6d1
AK		 1090 c->dst.type = OP_MEM;
1091 c->dst.bytes = c->op_bytes;
1092 c->dst.val = c->src.val;
1093 register_address_increment(c, &c->regs[VCPU_REGS_RSP], -c->op_bytes);
1a6440ae
AK		 1094 c->dst.addr.mem = register_address(c, ss_base(ctxt, ops),
1095 c->regs[VCPU_REGS_RSP]);
dde7e6d1 1096}
69f55cb1 1097
dde7e6d1
AK		 1098static int emulate_pop(struct x86_emulate_ctxt *ctxt,
1099 struct x86_emulate_ops *ops,
1100 void *dest, int len)
1101{
1102 struct decode_cache *c = &ctxt->decode;
1103 int rc;
8b4caf66 1104
dde7e6d1
AK		 1105 rc = read_emulated(ctxt, ops, register_address(c, ss_base(ctxt, ops),
1106 c->regs[VCPU_REGS_RSP]),
1107 dest, len);
1108 if (rc != X86EMUL_CONTINUE)
1109 return rc;
1110
1111 register_address_increment(c, &c->regs[VCPU_REGS_RSP], len);
1112 return rc;
8b4caf66
LV		 1113}
1114
dde7e6d1
AK		 1115static int emulate_popf(struct x86_emulate_ctxt *ctxt,
1116 struct x86_emulate_ops *ops,
1117 void *dest, int len)
9de41573
GN		 1118{
1119 int rc;
dde7e6d1
AK		 1120 unsigned long val, change_mask;
1121 int iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
1122 int cpl = ops->cpl(ctxt->vcpu);
9de41573 1123
dde7e6d1
AK		 1124 rc = emulate_pop(ctxt, ops, &val, len);
1125 if (rc != X86EMUL_CONTINUE)
1126 return rc;
9de41573 1127
dde7e6d1
AK		 1128 change_mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_OF
1129 | EFLG_TF | EFLG_DF | EFLG_NT | EFLG_RF | EFLG_AC | EFLG_ID;
9de41573 1130
dde7e6d1
AK		 1131 switch(ctxt->mode) {
1132 case X86EMUL_MODE_PROT64:
1133 case X86EMUL_MODE_PROT32:
1134 case X86EMUL_MODE_PROT16:
1135 if (cpl == 0)
1136 change_mask |= EFLG_IOPL;
1137 if (cpl <= iopl)
1138 change_mask |= EFLG_IF;
1139 break;
1140 case X86EMUL_MODE_VM86:
1141 if (iopl < 3) {
1142 emulate_gp(ctxt, 0);
1143 return X86EMUL_PROPAGATE_FAULT;
1144 }
1145 change_mask |= EFLG_IF;
1146 break;
1147 default: /* real mode */
1148 change_mask |= (EFLG_IOPL | EFLG_IF);
1149 break;
9de41573 1150 }
dde7e6d1
AK		 1151
1152 *(unsigned long *)dest =
1153 (ctxt->eflags & ~change_mask) | (val & change_mask);
1154
1155 return rc;
9de41573
GN		 1156}
1157
dde7e6d1
AK		 1158static void emulate_push_sreg(struct x86_emulate_ctxt *ctxt,
1159 struct x86_emulate_ops *ops, int seg)
7b262e90 1160{
dde7e6d1 1161 struct decode_cache *c = &ctxt->decode;
7b262e90 1162
dde7e6d1 1163 c->src.val = ops->get_segment_selector(seg, ctxt->vcpu);
7b262e90 1164
dde7e6d1 1165 emulate_push(ctxt, ops);
7b262e90
GN		 1166}
1167
dde7e6d1
AK		 1168static int emulate_pop_sreg(struct x86_emulate_ctxt *ctxt,
1169 struct x86_emulate_ops *ops, int seg)
38ba30ba 1170{
dde7e6d1
AK		 1171 struct decode_cache *c = &ctxt->decode;
1172 unsigned long selector;
1173 int rc;
38ba30ba 1174
dde7e6d1
AK		 1175 rc = emulate_pop(ctxt, ops, &selector, c->op_bytes);
1176 if (rc != X86EMUL_CONTINUE)
1177 return rc;
1178
1179 rc = load_segment_descriptor(ctxt, ops, (u16)selector, seg);
1180 return rc;
38ba30ba
GN		 1181}
1182
dde7e6d1
AK		 1183static int emulate_pusha(struct x86_emulate_ctxt *ctxt,
1184 struct x86_emulate_ops *ops)
38ba30ba 1185{
dde7e6d1
AK		 1186 struct decode_cache *c = &ctxt->decode;
1187 unsigned long old_esp = c->regs[VCPU_REGS_RSP];
1188 int rc = X86EMUL_CONTINUE;
1189 int reg = VCPU_REGS_RAX;
38ba30ba 1190
dde7e6d1
AK		 1191 while (reg <= VCPU_REGS_RDI) {
1192 (reg == VCPU_REGS_RSP) ?
1193 (c->src.val = old_esp) : (c->src.val = c->regs[reg]);
38ba30ba 1194
dde7e6d1 1195 emulate_push(ctxt, ops);
38ba30ba 1196
dde7e6d1
AK		 1197 rc = writeback(ctxt, ops);
1198 if (rc != X86EMUL_CONTINUE)
1199 return rc;
38ba30ba 1200
dde7e6d1 1201 ++reg;
38ba30ba 1202 }
38ba30ba 1203
dde7e6d1
AK		 1204 /* Disable writeback. */
1205 c->dst.type = OP_NONE;
1206
1207 return rc;
38ba30ba
GN		 1208}
1209
dde7e6d1
AK		 1210static int emulate_popa(struct x86_emulate_ctxt *ctxt,
1211 struct x86_emulate_ops *ops)
38ba30ba 1212{
dde7e6d1
AK		 1213 struct decode_cache *c = &ctxt->decode;
1214 int rc = X86EMUL_CONTINUE;
1215 int reg = VCPU_REGS_RDI;
38ba30ba 1216
dde7e6d1
AK		 1217 while (reg >= VCPU_REGS_RAX) {
1218 if (reg == VCPU_REGS_RSP) {
1219 register_address_increment(c, &c->regs[VCPU_REGS_RSP],
1220 c->op_bytes);
1221 --reg;
1222 }
38ba30ba 1223
dde7e6d1
AK		 1224 rc = emulate_pop(ctxt, ops, &c->regs[reg], c->op_bytes);
1225 if (rc != X86EMUL_CONTINUE)
1226 break;
1227 --reg;
38ba30ba 1228 }
dde7e6d1 1229 return rc;
38ba30ba
GN		 1230}
1231
6e154e56
MG		 1232int emulate_int_real(struct x86_emulate_ctxt *ctxt,
1233 struct x86_emulate_ops *ops, int irq)
1234{
1235 struct decode_cache *c = &ctxt->decode;
5c56e1cf 1236 int rc;
6e154e56
MG		 1237 struct desc_ptr dt;
1238 gva_t cs_addr;
1239 gva_t eip_addr;
1240 u16 cs, eip;
1241 u32 err;
1242
1243 /* TODO: Add limit checks */
1244 c->src.val = ctxt->eflags;
1245 emulate_push(ctxt, ops);
5c56e1cf
AK		 1246 rc = writeback(ctxt, ops);
1247 if (rc != X86EMUL_CONTINUE)
1248 return rc;
6e154e56
MG		 1249
1250 ctxt->eflags &= ~(EFLG_IF | EFLG_TF | EFLG_AC);
1251
1252 c->src.val = ops->get_segment_selector(VCPU_SREG_CS, ctxt->vcpu);
1253 emulate_push(ctxt, ops);
5c56e1cf
AK		 1254 rc = writeback(ctxt, ops);
1255 if (rc != X86EMUL_CONTINUE)
1256 return rc;
6e154e56
MG		 1257
1258 c->src.val = c->eip;
1259 emulate_push(ctxt, ops);
5c56e1cf
AK		 1260 rc = writeback(ctxt, ops);
1261 if (rc != X86EMUL_CONTINUE)
1262 return rc;
1263
1264 c->dst.type = OP_NONE;
6e154e56
MG		 1265
1266 ops->get_idt(&dt, ctxt->vcpu);
1267
1268 eip_addr = dt.address + (irq << 2);
1269 cs_addr = dt.address + (irq << 2) + 2;
1270
1271 rc = ops->read_std(cs_addr, &cs, 2, ctxt->vcpu, &err);
1272 if (rc != X86EMUL_CONTINUE)
1273 return rc;
1274
1275 rc = ops->read_std(eip_addr, &eip, 2, ctxt->vcpu, &err);
1276 if (rc != X86EMUL_CONTINUE)
1277 return rc;
1278
1279 rc = load_segment_descriptor(ctxt, ops, cs, VCPU_SREG_CS);
1280 if (rc != X86EMUL_CONTINUE)
1281 return rc;
1282
1283 c->eip = eip;
1284
1285 return rc;
1286}
1287
1288static int emulate_int(struct x86_emulate_ctxt *ctxt,
1289 struct x86_emulate_ops *ops, int irq)
1290{
1291 switch(ctxt->mode) {
1292 case X86EMUL_MODE_REAL:
1293 return emulate_int_real(ctxt, ops, irq);
1294 case X86EMUL_MODE_VM86:
1295 case X86EMUL_MODE_PROT16:
1296 case X86EMUL_MODE_PROT32:
1297 case X86EMUL_MODE_PROT64:
1298 default:
1299 /* Protected mode interrupts unimplemented yet */
1300 return X86EMUL_UNHANDLEABLE;
1301 }
1302}
1303
dde7e6d1
AK		 1304static int emulate_iret_real(struct x86_emulate_ctxt *ctxt,
1305 struct x86_emulate_ops *ops)
38ba30ba 1306{
dde7e6d1
AK		 1307 struct decode_cache *c = &ctxt->decode;
1308 int rc = X86EMUL_CONTINUE;
1309 unsigned long temp_eip = 0;
1310 unsigned long temp_eflags = 0;
1311 unsigned long cs = 0;
1312 unsigned long mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_TF |
1313 EFLG_IF | EFLG_DF | EFLG_OF | EFLG_IOPL | EFLG_NT | EFLG_RF |
1314 EFLG_AC | EFLG_ID | (1 << 1); /* Last one is the reserved bit */
1315 unsigned long vm86_mask = EFLG_VM | EFLG_VIF | EFLG_VIP;
38ba30ba 1316
dde7e6d1 1317 /* TODO: Add stack limit check */
38ba30ba 1318
dde7e6d1 1319 rc = emulate_pop(ctxt, ops, &temp_eip, c->op_bytes);
38ba30ba 1320
dde7e6d1
AK		 1321 if (rc != X86EMUL_CONTINUE)
1322 return rc;
38ba30ba 1323
dde7e6d1
AK		 1324 if (temp_eip & ~0xffff) {
1325 emulate_gp(ctxt, 0);
1326 return X86EMUL_PROPAGATE_FAULT;
1327 }
38ba30ba 1328
dde7e6d1 1329 rc = emulate_pop(ctxt, ops, &cs, c->op_bytes);
38ba30ba 1330
dde7e6d1
AK		 1331 if (rc != X86EMUL_CONTINUE)
1332 return rc;
38ba30ba 1333
dde7e6d1 1334 rc = emulate_pop(ctxt, ops, &temp_eflags, c->op_bytes);
38ba30ba 1335
dde7e6d1
AK		 1336 if (rc != X86EMUL_CONTINUE)
1337 return rc;
38ba30ba 1338
dde7e6d1 1339 rc = load_segment_descriptor(ctxt, ops, (u16)cs, VCPU_SREG_CS);
38ba30ba 1340
dde7e6d1
AK		 1341 if (rc != X86EMUL_CONTINUE)
1342 return rc;
38ba30ba 1343
dde7e6d1 1344 c->eip = temp_eip;
38ba30ba 1345
38ba30ba 1346
dde7e6d1
AK		 1347 if (c->op_bytes == 4)
1348 ctxt->eflags = ((temp_eflags & mask) | (ctxt->eflags & vm86_mask));
1349 else if (c->op_bytes == 2) {
1350 ctxt->eflags &= ~0xffff;
1351 ctxt->eflags |= temp_eflags;
38ba30ba 1352 }
dde7e6d1
AK		 1353
1354 ctxt->eflags &= ~EFLG_RESERVED_ZEROS_MASK; /* Clear reserved zeros */
1355 ctxt->eflags |= EFLG_RESERVED_ONE_MASK;
1356
1357 return rc;
38ba30ba
GN		 1358}
1359
dde7e6d1
AK		 1360static inline int emulate_iret(struct x86_emulate_ctxt *ctxt,
1361 struct x86_emulate_ops* ops)
c37eda13 1362{
dde7e6d1
AK		 1363 switch(ctxt->mode) {
1364 case X86EMUL_MODE_REAL:
1365 return emulate_iret_real(ctxt, ops);
1366 case X86EMUL_MODE_VM86:
1367 case X86EMUL_MODE_PROT16:
1368 case X86EMUL_MODE_PROT32:
1369 case X86EMUL_MODE_PROT64:
c37eda13 1370 default:
dde7e6d1
AK		 1371 /* iret from protected mode unimplemented yet */
1372 return X86EMUL_UNHANDLEABLE;
c37eda13 1373 }
c37eda13
WY		 1374}
1375
dde7e6d1 1376static inline int emulate_grp1a(struct x86_emulate_ctxt *ctxt,
79168fd1 1377 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1378{
1379 struct decode_cache *c = &ctxt->decode;
1380
dde7e6d1 1381 return emulate_pop(ctxt, ops, &c->dst.val, c->dst.bytes);
8cdbd2c9
LV		 1382}
1383
dde7e6d1 1384static inline void emulate_grp2(struct x86_emulate_ctxt *ctxt)
8cdbd2c9 1385{
05f086f8 1386 struct decode_cache *c = &ctxt->decode;
8cdbd2c9
LV		 1387 switch (c->modrm_reg) {
1388 case 0: /* rol */
05f086f8 1389 emulate_2op_SrcB("rol", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1390 break;
1391 case 1: /* ror */
05f086f8 1392 emulate_2op_SrcB("ror", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1393 break;
1394 case 2: /* rcl */
05f086f8 1395 emulate_2op_SrcB("rcl", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1396 break;
1397 case 3: /* rcr */
05f086f8 1398 emulate_2op_SrcB("rcr", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1399 break;
1400 case 4: /* sal/shl */
1401 case 6: /* sal/shl */
05f086f8 1402 emulate_2op_SrcB("sal", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1403 break;
1404 case 5: /* shr */
05f086f8 1405 emulate_2op_SrcB("shr", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1406 break;
1407 case 7: /* sar */
05f086f8 1408 emulate_2op_SrcB("sar", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1409 break;
1410 }
1411}
1412
1413static inline int emulate_grp3(struct x86_emulate_ctxt *ctxt,
05f086f8 1414 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1415{
1416 struct decode_cache *c = &ctxt->decode;
3f9f53b0
MG		 1417 unsigned long *rax = &c->regs[VCPU_REGS_RAX];
1418 unsigned long *rdx = &c->regs[VCPU_REGS_RDX];
8cdbd2c9
LV		 1419
1420 switch (c->modrm_reg) {
1421 case 0 ... 1: /* test */
05f086f8 1422 emulate_2op_SrcV("test", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1423 break;
1424 case 2: /* not */
1425 c->dst.val = ~c->dst.val;
1426 break;
1427 case 3: /* neg */
05f086f8 1428 emulate_1op("neg", c->dst, ctxt->eflags);
8cdbd2c9 1429 break;
3f9f53b0
MG		 1430 case 4: /* mul */
1431 emulate_1op_rax_rdx("mul", c->src, *rax, *rdx, ctxt->eflags);
1432 break;
1433 case 5: /* imul */
1434 emulate_1op_rax_rdx("imul", c->src, *rax, *rdx, ctxt->eflags);
1435 break;
1436 case 6: /* div */
1437 emulate_1op_rax_rdx("div", c->src, *rax, *rdx, ctxt->eflags);
1438 break;
1439 case 7: /* idiv */
1440 emulate_1op_rax_rdx("idiv", c->src, *rax, *rdx, ctxt->eflags);
1441 break;
8cdbd2c9 1442 default:
8c5eee30 1443 return X86EMUL_UNHANDLEABLE;
8cdbd2c9 1444 }
8c5eee30 1445 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 1446}
1447
1448static inline int emulate_grp45(struct x86_emulate_ctxt *ctxt,
a01af5ec 1449 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1450{
1451 struct decode_cache *c = &ctxt->decode;
8cdbd2c9
LV		 1452
1453 switch (c->modrm_reg) {
1454 case 0: /* inc */
05f086f8 1455 emulate_1op("inc", c->dst, ctxt->eflags);
8cdbd2c9
LV		 1456 break;
1457 case 1: /* dec */
05f086f8 1458 emulate_1op("dec", c->dst, ctxt->eflags);
8cdbd2c9 1459 break;
d19292e4
MG		 1460 case 2: /* call near abs */ {
1461 long int old_eip;
1462 old_eip = c->eip;
1463 c->eip = c->src.val;
1464 c->src.val = old_eip;
79168fd1 1465 emulate_push(ctxt, ops);
d19292e4
MG		 1466 break;
1467 }
8cdbd2c9 1468 case 4: /* jmp abs */
fd60754e 1469 c->eip = c->src.val;
8cdbd2c9
LV		 1470 break;
1471 case 6: /* push */
79168fd1 1472 emulate_push(ctxt, ops);
8cdbd2c9 1473 break;
8cdbd2c9 1474 }
1b30eaa8 1475 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 1476}
1477
1478static inline int emulate_grp9(struct x86_emulate_ctxt *ctxt,
69f55cb1 1479 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1480{
1481 struct decode_cache *c = &ctxt->decode;
16518d5a 1482 u64 old = c->dst.orig_val64;
8cdbd2c9
LV		 1483
1484 if (((u32) (old >> 0) != (u32) c->regs[VCPU_REGS_RAX]) ||
1485 ((u32) (old >> 32) != (u32) c->regs[VCPU_REGS_RDX])) {
8cdbd2c9
LV		 1486 c->regs[VCPU_REGS_RAX] = (u32) (old >> 0);
1487 c->regs[VCPU_REGS_RDX] = (u32) (old >> 32);
05f086f8 1488 ctxt->eflags &= ~EFLG_ZF;
8cdbd2c9 1489 } else {
16518d5a
AK		 1490 c->dst.val64 = ((u64)c->regs[VCPU_REGS_RCX] << 32) |
1491 (u32) c->regs[VCPU_REGS_RBX];
8cdbd2c9 1492
05f086f8 1493 ctxt->eflags |= EFLG_ZF;
8cdbd2c9 1494 }
1b30eaa8 1495 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 1496}
1497
a77ab5ea
AK		 1498static int emulate_ret_far(struct x86_emulate_ctxt *ctxt,
1499 struct x86_emulate_ops *ops)
1500{
1501 struct decode_cache *c = &ctxt->decode;
1502 int rc;
1503 unsigned long cs;
1504
1505 rc = emulate_pop(ctxt, ops, &c->eip, c->op_bytes);
1b30eaa8 1506 if (rc != X86EMUL_CONTINUE)
a77ab5ea
AK		 1507 return rc;
1508 if (c->op_bytes == 4)
1509 c->eip = (u32)c->eip;
1510 rc = emulate_pop(ctxt, ops, &cs, c->op_bytes);
1b30eaa8 1511 if (rc != X86EMUL_CONTINUE)
a77ab5ea 1512 return rc;
2e873022 1513 rc = load_segment_descriptor(ctxt, ops, (u16)cs, VCPU_SREG_CS);
a77ab5ea
AK		 1514 return rc;
1515}
1516
e66bb2cc
AP		 1517static inline void
1518setup_syscalls_segments(struct x86_emulate_ctxt *ctxt,
79168fd1
GN		 1519 struct x86_emulate_ops *ops, struct desc_struct *cs,
1520 struct desc_struct *ss)
e66bb2cc 1521{
79168fd1
GN		 1522 memset(cs, 0, sizeof(struct desc_struct));
1523 ops->get_cached_descriptor(cs, VCPU_SREG_CS, ctxt->vcpu);
1524 memset(ss, 0, sizeof(struct desc_struct));
e66bb2cc
AP		 1525
1526 cs->l = 0; /* will be adjusted later */
79168fd1 1527 set_desc_base(cs, 0); /* flat segment */
e66bb2cc 1528 cs->g = 1; /* 4kb granularity */
79168fd1 1529 set_desc_limit(cs, 0xfffff); /* 4GB limit */
e66bb2cc
AP		 1530 cs->type = 0x0b; /* Read, Execute, Accessed */
1531 cs->s = 1;
1532 cs->dpl = 0; /* will be adjusted later */
79168fd1
GN		 1533 cs->p = 1;
1534 cs->d = 1;
e66bb2cc 1535
79168fd1
GN		 1536 set_desc_base(ss, 0); /* flat segment */
1537 set_desc_limit(ss, 0xfffff); /* 4GB limit */
e66bb2cc
AP		 1538 ss->g = 1; /* 4kb granularity */
1539 ss->s = 1;
1540 ss->type = 0x03; /* Read/Write, Accessed */
79168fd1 1541 ss->d = 1; /* 32bit stack segment */
e66bb2cc 1542 ss->dpl = 0;
79168fd1 1543 ss->p = 1;
e66bb2cc
AP		 1544}
1545
1546static int
3fb1b5db 1547emulate_syscall(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
e66bb2cc
AP		 1548{
1549 struct decode_cache *c = &ctxt->decode;
79168fd1 1550 struct desc_struct cs, ss;
e66bb2cc 1551 u64 msr_data;
79168fd1 1552 u16 cs_sel, ss_sel;
e66bb2cc
AP		 1553
1554 /* syscall is not available in real mode */
2e901c4c
GN		 1555 if (ctxt->mode == X86EMUL_MODE_REAL ||
1556 ctxt->mode == X86EMUL_MODE_VM86) {
54b8486f 1557 emulate_ud(ctxt);
2e901c4c
GN		 1558 return X86EMUL_PROPAGATE_FAULT;
1559 }
e66bb2cc 1560
79168fd1 1561 setup_syscalls_segments(ctxt, ops, &cs, &ss);
e66bb2cc 1562
3fb1b5db 1563 ops->get_msr(ctxt->vcpu, MSR_STAR, &msr_data);
e66bb2cc 1564 msr_data >>= 32;
79168fd1
GN		 1565 cs_sel = (u16)(msr_data & 0xfffc);
1566 ss_sel = (u16)(msr_data + 8);
e66bb2cc
AP		 1567
1568 if (is_long_mode(ctxt->vcpu)) {
79168fd1 1569 cs.d = 0;
e66bb2cc
AP		 1570 cs.l = 1;
1571 }
79168fd1
GN		 1572 ops->set_cached_descriptor(&cs, VCPU_SREG_CS, ctxt->vcpu);
1573 ops->set_segment_selector(cs_sel, VCPU_SREG_CS, ctxt->vcpu);
1574 ops->set_cached_descriptor(&ss, VCPU_SREG_SS, ctxt->vcpu);
1575 ops->set_segment_selector(ss_sel, VCPU_SREG_SS, ctxt->vcpu);
e66bb2cc
AP		 1576
1577 c->regs[VCPU_REGS_RCX] = c->eip;
1578 if (is_long_mode(ctxt->vcpu)) {
1579#ifdef CONFIG_X86_64
1580 c->regs[VCPU_REGS_R11] = ctxt->eflags & ~EFLG_RF;
1581
3fb1b5db
GN		 1582 ops->get_msr(ctxt->vcpu,
1583 ctxt->mode == X86EMUL_MODE_PROT64 ?
1584 MSR_LSTAR : MSR_CSTAR, &msr_data);
e66bb2cc
AP		 1585 c->eip = msr_data;
1586
3fb1b5db 1587 ops->get_msr(ctxt->vcpu, MSR_SYSCALL_MASK, &msr_data);
e66bb2cc
AP		 1588 ctxt->eflags &= ~(msr_data | EFLG_RF);
1589#endif
1590 } else {
1591 /* legacy mode */
3fb1b5db 1592 ops->get_msr(ctxt->vcpu, MSR_STAR, &msr_data);
e66bb2cc
AP		 1593 c->eip = (u32)msr_data;
1594
1595 ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF);
1596 }
1597
e54cfa97 1598 return X86EMUL_CONTINUE;
e66bb2cc
AP		 1599}
1600
8c604352 1601static int
3fb1b5db 1602emulate_sysenter(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
8c604352
AP		 1603{
1604 struct decode_cache *c = &ctxt->decode;
79168fd1 1605 struct desc_struct cs, ss;
8c604352 1606 u64 msr_data;
79168fd1 1607 u16 cs_sel, ss_sel;
8c604352 1608
a0044755
GN		 1609 /* inject #GP if in real mode */
1610 if (ctxt->mode == X86EMUL_MODE_REAL) {
54b8486f 1611 emulate_gp(ctxt, 0);
2e901c4c 1612 return X86EMUL_PROPAGATE_FAULT;
8c604352
AP		 1613 }
1614
1615 /* XXX sysenter/sysexit have not been tested in 64bit mode.
1616 * Therefore, we inject an #UD.
1617 */
2e901c4c 1618 if (ctxt->mode == X86EMUL_MODE_PROT64) {
54b8486f 1619 emulate_ud(ctxt);
2e901c4c
GN		 1620 return X86EMUL_PROPAGATE_FAULT;
1621 }
8c604352 1622
79168fd1 1623 setup_syscalls_segments(ctxt, ops, &cs, &ss);
8c604352 1624
3fb1b5db 1625 ops->get_msr(ctxt->vcpu, MSR_IA32_SYSENTER_CS, &msr_data);
8c604352
AP		 1626 switch (ctxt->mode) {
1627 case X86EMUL_MODE_PROT32:
1628 if ((msr_data & 0xfffc) == 0x0) {
54b8486f 1629 emulate_gp(ctxt, 0);
e54cfa97 1630 return X86EMUL_PROPAGATE_FAULT;
8c604352
AP		 1631 }
1632 break;
1633 case X86EMUL_MODE_PROT64:
1634 if (msr_data == 0x0) {
54b8486f 1635 emulate_gp(ctxt, 0);
e54cfa97 1636 return X86EMUL_PROPAGATE_FAULT;
8c604352
AP		 1637 }
1638 break;
1639 }
1640
1641 ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF);
79168fd1
GN		 1642 cs_sel = (u16)msr_data;
1643 cs_sel &= ~SELECTOR_RPL_MASK;
1644 ss_sel = cs_sel + 8;
1645 ss_sel &= ~SELECTOR_RPL_MASK;
8c604352
AP		 1646 if (ctxt->mode == X86EMUL_MODE_PROT64
1647 || is_long_mode(ctxt->vcpu)) {
79168fd1 1648 cs.d = 0;
8c604352
AP		 1649 cs.l = 1;
1650 }
1651
79168fd1
GN		 1652 ops->set_cached_descriptor(&cs, VCPU_SREG_CS, ctxt->vcpu);
1653 ops->set_segment_selector(cs_sel, VCPU_SREG_CS, ctxt->vcpu);
1654 ops->set_cached_descriptor(&ss, VCPU_SREG_SS, ctxt->vcpu);
1655 ops->set_segment_selector(ss_sel, VCPU_SREG_SS, ctxt->vcpu);
8c604352 1656
3fb1b5db 1657 ops->get_msr(ctxt->vcpu, MSR_IA32_SYSENTER_EIP, &msr_data);
8c604352
AP		 1658 c->eip = msr_data;
1659
3fb1b5db 1660 ops->get_msr(ctxt->vcpu, MSR_IA32_SYSENTER_ESP, &msr_data);
8c604352
AP		 1661 c->regs[VCPU_REGS_RSP] = msr_data;
1662
e54cfa97 1663 return X86EMUL_CONTINUE;
8c604352
AP		 1664}
1665
4668f050 1666static int
3fb1b5db 1667emulate_sysexit(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
4668f050
AP		 1668{
1669 struct decode_cache *c = &ctxt->decode;
79168fd1 1670 struct desc_struct cs, ss;
4668f050
AP		 1671 u64 msr_data;
1672 int usermode;
79168fd1 1673 u16 cs_sel, ss_sel;
4668f050 1674
a0044755
GN		 1675 /* inject #GP if in real mode or Virtual 8086 mode */
1676 if (ctxt->mode == X86EMUL_MODE_REAL ||
1677 ctxt->mode == X86EMUL_MODE_VM86) {
54b8486f 1678 emulate_gp(ctxt, 0);
2e901c4c 1679 return X86EMUL_PROPAGATE_FAULT;
4668f050
AP		 1680 }
1681
79168fd1 1682 setup_syscalls_segments(ctxt, ops, &cs, &ss);
4668f050
AP		 1683
1684 if ((c->rex_prefix & 0x8) != 0x0)
1685 usermode = X86EMUL_MODE_PROT64;
1686 else
1687 usermode = X86EMUL_MODE_PROT32;
1688
1689 cs.dpl = 3;
1690 ss.dpl = 3;
3fb1b5db 1691 ops->get_msr(ctxt->vcpu, MSR_IA32_SYSENTER_CS, &msr_data);
4668f050
AP		 1692 switch (usermode) {
1693 case X86EMUL_MODE_PROT32:
79168fd1 1694 cs_sel = (u16)(msr_data + 16);
4668f050 1695 if ((msr_data & 0xfffc) == 0x0) {
54b8486f 1696 emulate_gp(ctxt, 0);
e54cfa97 1697 return X86EMUL_PROPAGATE_FAULT;
4668f050 1698 }
79168fd1 1699 ss_sel = (u16)(msr_data + 24);
4668f050
AP		 1700 break;
1701 case X86EMUL_MODE_PROT64:
79168fd1 1702 cs_sel = (u16)(msr_data + 32);
4668f050 1703 if (msr_data == 0x0) {
54b8486f 1704 emulate_gp(ctxt, 0);
e54cfa97 1705 return X86EMUL_PROPAGATE_FAULT;
4668f050 1706 }
79168fd1
GN		 1707 ss_sel = cs_sel + 8;
1708 cs.d = 0;
4668f050
AP		 1709 cs.l = 1;
1710 break;
1711 }
79168fd1
GN		 1712 cs_sel |= SELECTOR_RPL_MASK;
1713 ss_sel |= SELECTOR_RPL_MASK;
4668f050 1714
79168fd1
GN		 1715 ops->set_cached_descriptor(&cs, VCPU_SREG_CS, ctxt->vcpu);
1716 ops->set_segment_selector(cs_sel, VCPU_SREG_CS, ctxt->vcpu);
1717 ops->set_cached_descriptor(&ss, VCPU_SREG_SS, ctxt->vcpu);
1718 ops->set_segment_selector(ss_sel, VCPU_SREG_SS, ctxt->vcpu);
4668f050 1719
bdb475a3
GN		 1720 c->eip = c->regs[VCPU_REGS_RDX];
1721 c->regs[VCPU_REGS_RSP] = c->regs[VCPU_REGS_RCX];
4668f050 1722
e54cfa97 1723 return X86EMUL_CONTINUE;
4668f050
AP		 1724}
1725
9c537244
GN		 1726static bool emulator_bad_iopl(struct x86_emulate_ctxt *ctxt,
1727 struct x86_emulate_ops *ops)
f850e2e6
GN		 1728{
1729 int iopl;
1730 if (ctxt->mode == X86EMUL_MODE_REAL)
1731 return false;
1732 if (ctxt->mode == X86EMUL_MODE_VM86)
1733 return true;
1734 iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
9c537244 1735 return ops->cpl(ctxt->vcpu) > iopl;
f850e2e6
GN		 1736}
1737
1738static bool emulator_io_port_access_allowed(struct x86_emulate_ctxt *ctxt,
1739 struct x86_emulate_ops *ops,
1740 u16 port, u16 len)
1741{
79168fd1 1742 struct desc_struct tr_seg;
f850e2e6
GN		 1743 int r;
1744 u16 io_bitmap_ptr;
1745 u8 perm, bit_idx = port & 0x7;
1746 unsigned mask = (1 << len) - 1;
1747
79168fd1
GN		 1748 ops->get_cached_descriptor(&tr_seg, VCPU_SREG_TR, ctxt->vcpu);
1749 if (!tr_seg.p)
f850e2e6 1750 return false;
79168fd1 1751 if (desc_limit_scaled(&tr_seg) < 103)
f850e2e6 1752 return false;
79168fd1
GN		 1753 r = ops->read_std(get_desc_base(&tr_seg) + 102, &io_bitmap_ptr, 2,
1754 ctxt->vcpu, NULL);
f850e2e6
GN		 1755 if (r != X86EMUL_CONTINUE)
1756 return false;
79168fd1 1757 if (io_bitmap_ptr + port/8 > desc_limit_scaled(&tr_seg))
f850e2e6 1758 return false;
79168fd1
GN		 1759 r = ops->read_std(get_desc_base(&tr_seg) + io_bitmap_ptr + port/8,
1760 &perm, 1, ctxt->vcpu, NULL);
f850e2e6
GN		 1761 if (r != X86EMUL_CONTINUE)
1762 return false;
1763 if ((perm >> bit_idx) & mask)
1764 return false;
1765 return true;
1766}
1767
1768static bool emulator_io_permited(struct x86_emulate_ctxt *ctxt,
1769 struct x86_emulate_ops *ops,
1770 u16 port, u16 len)
1771{
4fc40f07
GN		 1772 if (ctxt->perm_ok)
1773 return true;
1774
9c537244 1775 if (emulator_bad_iopl(ctxt, ops))
f850e2e6
GN		 1776 if (!emulator_io_port_access_allowed(ctxt, ops, port, len))
1777 return false;
4fc40f07
GN		 1778
1779 ctxt->perm_ok = true;
1780
f850e2e6
GN		 1781 return true;
1782}
1783
38ba30ba
GN		 1784static void save_state_to_tss16(struct x86_emulate_ctxt *ctxt,
1785 struct x86_emulate_ops *ops,
1786 struct tss_segment_16 *tss)
1787{
1788 struct decode_cache *c = &ctxt->decode;
1789
1790 tss->ip = c->eip;
1791 tss->flag = ctxt->eflags;
1792 tss->ax = c->regs[VCPU_REGS_RAX];
1793 tss->cx = c->regs[VCPU_REGS_RCX];
1794 tss->dx = c->regs[VCPU_REGS_RDX];
1795 tss->bx = c->regs[VCPU_REGS_RBX];
1796 tss->sp = c->regs[VCPU_REGS_RSP];
1797 tss->bp = c->regs[VCPU_REGS_RBP];
1798 tss->si = c->regs[VCPU_REGS_RSI];
1799 tss->di = c->regs[VCPU_REGS_RDI];
1800
1801 tss->es = ops->get_segment_selector(VCPU_SREG_ES, ctxt->vcpu);
1802 tss->cs = ops->get_segment_selector(VCPU_SREG_CS, ctxt->vcpu);
1803 tss->ss = ops->get_segment_selector(VCPU_SREG_SS, ctxt->vcpu);
1804 tss->ds = ops->get_segment_selector(VCPU_SREG_DS, ctxt->vcpu);
1805 tss->ldt = ops->get_segment_selector(VCPU_SREG_LDTR, ctxt->vcpu);
1806}
1807
1808static int load_state_from_tss16(struct x86_emulate_ctxt *ctxt,
1809 struct x86_emulate_ops *ops,
1810 struct tss_segment_16 *tss)
1811{
1812 struct decode_cache *c = &ctxt->decode;
1813 int ret;
1814
1815 c->eip = tss->ip;
1816 ctxt->eflags = tss->flag | 2;
1817 c->regs[VCPU_REGS_RAX] = tss->ax;
1818 c->regs[VCPU_REGS_RCX] = tss->cx;
1819 c->regs[VCPU_REGS_RDX] = tss->dx;
1820 c->regs[VCPU_REGS_RBX] = tss->bx;
1821 c->regs[VCPU_REGS_RSP] = tss->sp;
1822 c->regs[VCPU_REGS_RBP] = tss->bp;
1823 c->regs[VCPU_REGS_RSI] = tss->si;
1824 c->regs[VCPU_REGS_RDI] = tss->di;
1825
1826 /*
1827 * SDM says that segment selectors are loaded before segment
1828 * descriptors
1829 */
1830 ops->set_segment_selector(tss->ldt, VCPU_SREG_LDTR, ctxt->vcpu);
1831 ops->set_segment_selector(tss->es, VCPU_SREG_ES, ctxt->vcpu);
1832 ops->set_segment_selector(tss->cs, VCPU_SREG_CS, ctxt->vcpu);
1833 ops->set_segment_selector(tss->ss, VCPU_SREG_SS, ctxt->vcpu);
1834 ops->set_segment_selector(tss->ds, VCPU_SREG_DS, ctxt->vcpu);
1835
1836 /*
1837 * Now load segment descriptors. If fault happenes at this stage
1838 * it is handled in a context of new task
1839 */
1840 ret = load_segment_descriptor(ctxt, ops, tss->ldt, VCPU_SREG_LDTR);
1841 if (ret != X86EMUL_CONTINUE)
1842 return ret;
1843 ret = load_segment_descriptor(ctxt, ops, tss->es, VCPU_SREG_ES);
1844 if (ret != X86EMUL_CONTINUE)
1845 return ret;
1846 ret = load_segment_descriptor(ctxt, ops, tss->cs, VCPU_SREG_CS);
1847 if (ret != X86EMUL_CONTINUE)
1848 return ret;
1849 ret = load_segment_descriptor(ctxt, ops, tss->ss, VCPU_SREG_SS);
1850 if (ret != X86EMUL_CONTINUE)
1851 return ret;
1852 ret = load_segment_descriptor(ctxt, ops, tss->ds, VCPU_SREG_DS);
1853 if (ret != X86EMUL_CONTINUE)
1854 return ret;
1855
1856 return X86EMUL_CONTINUE;
1857}
1858
1859static int task_switch_16(struct x86_emulate_ctxt *ctxt,
1860 struct x86_emulate_ops *ops,
1861 u16 tss_selector, u16 old_tss_sel,
1862 ulong old_tss_base, struct desc_struct *new_desc)
1863{
1864 struct tss_segment_16 tss_seg;
1865 int ret;
1866 u32 err, new_tss_base = get_desc_base(new_desc);
1867
1868 ret = ops->read_std(old_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
1869 &err);
1870 if (ret == X86EMUL_PROPAGATE_FAULT) {
1871 /* FIXME: need to provide precise fault address */
54b8486f 1872 emulate_pf(ctxt, old_tss_base, err);
38ba30ba
GN		 1873 return ret;
1874 }
1875
1876 save_state_to_tss16(ctxt, ops, &tss_seg);
1877
1878 ret = ops->write_std(old_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
1879 &err);
1880 if (ret == X86EMUL_PROPAGATE_FAULT) {
1881 /* FIXME: need to provide precise fault address */
54b8486f 1882 emulate_pf(ctxt, old_tss_base, err);
38ba30ba
GN		 1883 return ret;
1884 }
1885
1886 ret = ops->read_std(new_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
1887 &err);
1888 if (ret == X86EMUL_PROPAGATE_FAULT) {
1889 /* FIXME: need to provide precise fault address */
54b8486f 1890 emulate_pf(ctxt, new_tss_base, err);
38ba30ba
GN		 1891 return ret;
1892 }
1893
1894 if (old_tss_sel != 0xffff) {
1895 tss_seg.prev_task_link = old_tss_sel;
1896
1897 ret = ops->write_std(new_tss_base,
1898 &tss_seg.prev_task_link,
1899 sizeof tss_seg.prev_task_link,
1900 ctxt->vcpu, &err);
1901 if (ret == X86EMUL_PROPAGATE_FAULT) {
1902 /* FIXME: need to provide precise fault address */
54b8486f 1903 emulate_pf(ctxt, new_tss_base, err);
38ba30ba
GN		 1904 return ret;
1905 }
1906 }
1907
1908 return load_state_from_tss16(ctxt, ops, &tss_seg);
1909}
1910
1911static void save_state_to_tss32(struct x86_emulate_ctxt *ctxt,
1912 struct x86_emulate_ops *ops,
1913 struct tss_segment_32 *tss)
1914{
1915 struct decode_cache *c = &ctxt->decode;
1916
1917 tss->cr3 = ops->get_cr(3, ctxt->vcpu);
1918 tss->eip = c->eip;
1919 tss->eflags = ctxt->eflags;
1920 tss->eax = c->regs[VCPU_REGS_RAX];
1921 tss->ecx = c->regs[VCPU_REGS_RCX];
1922 tss->edx = c->regs[VCPU_REGS_RDX];
1923 tss->ebx = c->regs[VCPU_REGS_RBX];
1924 tss->esp = c->regs[VCPU_REGS_RSP];
1925 tss->ebp = c->regs[VCPU_REGS_RBP];
1926 tss->esi = c->regs[VCPU_REGS_RSI];
1927 tss->edi = c->regs[VCPU_REGS_RDI];
1928
1929 tss->es = ops->get_segment_selector(VCPU_SREG_ES, ctxt->vcpu);
1930 tss->cs = ops->get_segment_selector(VCPU_SREG_CS, ctxt->vcpu);
1931 tss->ss = ops->get_segment_selector(VCPU_SREG_SS, ctxt->vcpu);
1932 tss->ds = ops->get_segment_selector(VCPU_SREG_DS, ctxt->vcpu);
1933 tss->fs = ops->get_segment_selector(VCPU_SREG_FS, ctxt->vcpu);
1934 tss->gs = ops->get_segment_selector(VCPU_SREG_GS, ctxt->vcpu);
1935 tss->ldt_selector = ops->get_segment_selector(VCPU_SREG_LDTR, ctxt->vcpu);
1936}
1937
1938static int load_state_from_tss32(struct x86_emulate_ctxt *ctxt,
1939 struct x86_emulate_ops *ops,
1940 struct tss_segment_32 *tss)
1941{
1942 struct decode_cache *c = &ctxt->decode;
1943 int ret;
1944
0f12244f 1945 if (ops->set_cr(3, tss->cr3, ctxt->vcpu)) {
54b8486f 1946 emulate_gp(ctxt, 0);
0f12244f
GN		 1947 return X86EMUL_PROPAGATE_FAULT;
1948 }
38ba30ba
GN		 1949 c->eip = tss->eip;
1950 ctxt->eflags = tss->eflags | 2;
1951 c->regs[VCPU_REGS_RAX] = tss->eax;
1952 c->regs[VCPU_REGS_RCX] = tss->ecx;
1953 c->regs[VCPU_REGS_RDX] = tss->edx;
1954 c->regs[VCPU_REGS_RBX] = tss->ebx;
1955 c->regs[VCPU_REGS_RSP] = tss->esp;
1956 c->regs[VCPU_REGS_RBP] = tss->ebp;
1957 c->regs[VCPU_REGS_RSI] = tss->esi;
1958 c->regs[VCPU_REGS_RDI] = tss->edi;
1959
1960 /*
1961 * SDM says that segment selectors are loaded before segment
1962 * descriptors
1963 */
1964 ops->set_segment_selector(tss->ldt_selector, VCPU_SREG_LDTR, ctxt->vcpu);
1965 ops->set_segment_selector(tss->es, VCPU_SREG_ES, ctxt->vcpu);
1966 ops->set_segment_selector(tss->cs, VCPU_SREG_CS, ctxt->vcpu);
1967 ops->set_segment_selector(tss->ss, VCPU_SREG_SS, ctxt->vcpu);
1968 ops->set_segment_selector(tss->ds, VCPU_SREG_DS, ctxt->vcpu);
1969 ops->set_segment_selector(tss->fs, VCPU_SREG_FS, ctxt->vcpu);
1970 ops->set_segment_selector(tss->gs, VCPU_SREG_GS, ctxt->vcpu);
1971
1972 /*
1973 * Now load segment descriptors. If fault happenes at this stage
1974 * it is handled in a context of new task
1975 */
1976 ret = load_segment_descriptor(ctxt, ops, tss->ldt_selector, VCPU_SREG_LDTR);
1977 if (ret != X86EMUL_CONTINUE)
1978 return ret;
1979 ret = load_segment_descriptor(ctxt, ops, tss->es, VCPU_SREG_ES);
1980 if (ret != X86EMUL_CONTINUE)
1981 return ret;
1982 ret = load_segment_descriptor(ctxt, ops, tss->cs, VCPU_SREG_CS);
1983 if (ret != X86EMUL_CONTINUE)
1984 return ret;
1985 ret = load_segment_descriptor(ctxt, ops, tss->ss, VCPU_SREG_SS);
1986 if (ret != X86EMUL_CONTINUE)
1987 return ret;
1988 ret = load_segment_descriptor(ctxt, ops, tss->ds, VCPU_SREG_DS);
1989 if (ret != X86EMUL_CONTINUE)
1990 return ret;
1991 ret = load_segment_descriptor(ctxt, ops, tss->fs, VCPU_SREG_FS);
1992 if (ret != X86EMUL_CONTINUE)
1993 return ret;
1994 ret = load_segment_descriptor(ctxt, ops, tss->gs, VCPU_SREG_GS);
1995 if (ret != X86EMUL_CONTINUE)
1996 return ret;
1997
1998 return X86EMUL_CONTINUE;
1999}
2000
2001static int task_switch_32(struct x86_emulate_ctxt *ctxt,
2002 struct x86_emulate_ops *ops,
2003 u16 tss_selector, u16 old_tss_sel,
2004 ulong old_tss_base, struct desc_struct *new_desc)
2005{
2006 struct tss_segment_32 tss_seg;
2007 int ret;
2008 u32 err, new_tss_base = get_desc_base(new_desc);
2009
2010 ret = ops->read_std(old_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
2011 &err);
2012 if (ret == X86EMUL_PROPAGATE_FAULT) {
2013 /* FIXME: need to provide precise fault address */
54b8486f 2014 emulate_pf(ctxt, old_tss_base, err);
38ba30ba
GN		 2015 return ret;
2016 }
2017
2018 save_state_to_tss32(ctxt, ops, &tss_seg);
2019
2020 ret = ops->write_std(old_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
2021 &err);
2022 if (ret == X86EMUL_PROPAGATE_FAULT) {
2023 /* FIXME: need to provide precise fault address */
54b8486f 2024 emulate_pf(ctxt, old_tss_base, err);
38ba30ba
GN		 2025 return ret;
2026 }
2027
2028 ret = ops->read_std(new_tss_base, &tss_seg, sizeof tss_seg, ctxt->vcpu,
2029 &err);
2030 if (ret == X86EMUL_PROPAGATE_FAULT) {
2031 /* FIXME: need to provide precise fault address */
54b8486f 2032 emulate_pf(ctxt, new_tss_base, err);
38ba30ba
GN		 2033 return ret;
2034 }
2035
2036 if (old_tss_sel != 0xffff) {
2037 tss_seg.prev_task_link = old_tss_sel;
2038
2039 ret = ops->write_std(new_tss_base,
2040 &tss_seg.prev_task_link,
2041 sizeof tss_seg.prev_task_link,
2042 ctxt->vcpu, &err);
2043 if (ret == X86EMUL_PROPAGATE_FAULT) {
2044 /* FIXME: need to provide precise fault address */
54b8486f 2045 emulate_pf(ctxt, new_tss_base, err);
38ba30ba
GN		 2046 return ret;
2047 }
2048 }
2049
2050 return load_state_from_tss32(ctxt, ops, &tss_seg);
2051}
2052
2053static int emulator_do_task_switch(struct x86_emulate_ctxt *ctxt,
e269fb21
JK		 2054 struct x86_emulate_ops *ops,
2055 u16 tss_selector, int reason,
2056 bool has_error_code, u32 error_code)
38ba30ba
GN		 2057{
2058 struct desc_struct curr_tss_desc, next_tss_desc;
2059 int ret;
2060 u16 old_tss_sel = ops->get_segment_selector(VCPU_SREG_TR, ctxt->vcpu);
2061 ulong old_tss_base =
5951c442 2062 ops->get_cached_segment_base(VCPU_SREG_TR, ctxt->vcpu);
ceffb459 2063 u32 desc_limit;
38ba30ba
GN		 2064
2065 /* FIXME: old_tss_base == ~0 ? */
2066
2067 ret = read_segment_descriptor(ctxt, ops, tss_selector, &next_tss_desc);
2068 if (ret != X86EMUL_CONTINUE)
2069 return ret;
2070 ret = read_segment_descriptor(ctxt, ops, old_tss_sel, &curr_tss_desc);
2071 if (ret != X86EMUL_CONTINUE)
2072 return ret;
2073
2074 /* FIXME: check that next_tss_desc is tss */
2075
2076 if (reason != TASK_SWITCH_IRET) {
2077 if ((tss_selector & 3) > next_tss_desc.dpl ||
2078 ops->cpl(ctxt->vcpu) > next_tss_desc.dpl) {
54b8486f 2079 emulate_gp(ctxt, 0);
38ba30ba
GN		 2080 return X86EMUL_PROPAGATE_FAULT;
2081 }
2082 }
2083
ceffb459
GN		 2084 desc_limit = desc_limit_scaled(&next_tss_desc);
2085 if (!next_tss_desc.p ||
2086 ((desc_limit < 0x67 && (next_tss_desc.type & 8)) ||
2087 desc_limit < 0x2b)) {
54b8486f 2088 emulate_ts(ctxt, tss_selector & 0xfffc);
38ba30ba
GN		 2089 return X86EMUL_PROPAGATE_FAULT;
2090 }
2091
2092 if (reason == TASK_SWITCH_IRET || reason == TASK_SWITCH_JMP) {
2093 curr_tss_desc.type &= ~(1 << 1); /* clear busy flag */
2094 write_segment_descriptor(ctxt, ops, old_tss_sel,
2095 &curr_tss_desc);
2096 }
2097
2098 if (reason == TASK_SWITCH_IRET)
2099 ctxt->eflags = ctxt->eflags & ~X86_EFLAGS_NT;
2100
2101 /* set back link to prev task only if NT bit is set in eflags
2102 note that old_tss_sel is not used afetr this point */
2103 if (reason != TASK_SWITCH_CALL && reason != TASK_SWITCH_GATE)
2104 old_tss_sel = 0xffff;
2105
2106 if (next_tss_desc.type & 8)
2107 ret = task_switch_32(ctxt, ops, tss_selector, old_tss_sel,
2108 old_tss_base, &next_tss_desc);
2109 else
2110 ret = task_switch_16(ctxt, ops, tss_selector, old_tss_sel,
2111 old_tss_base, &next_tss_desc);
0760d448
JK		 2112 if (ret != X86EMUL_CONTINUE)
2113 return ret;
38ba30ba
GN		 2114
2115 if (reason == TASK_SWITCH_CALL || reason == TASK_SWITCH_GATE)
2116 ctxt->eflags = ctxt->eflags | X86_EFLAGS_NT;
2117
2118 if (reason != TASK_SWITCH_IRET) {
2119 next_tss_desc.type |= (1 << 1); /* set busy flag */
2120 write_segment_descriptor(ctxt, ops, tss_selector,
2121 &next_tss_desc);
2122 }
2123
2124 ops->set_cr(0, ops->get_cr(0, ctxt->vcpu) | X86_CR0_TS, ctxt->vcpu);
2125 ops->set_cached_descriptor(&next_tss_desc, VCPU_SREG_TR, ctxt->vcpu);
2126 ops->set_segment_selector(tss_selector, VCPU_SREG_TR, ctxt->vcpu);
2127
e269fb21
JK		 2128 if (has_error_code) {
2129 struct decode_cache *c = &ctxt->decode;
2130
2131 c->op_bytes = c->ad_bytes = (next_tss_desc.type & 8) ? 4 : 2;
2132 c->lock_prefix = 0;
2133 c->src.val = (unsigned long) error_code;
79168fd1 2134 emulate_push(ctxt, ops);
e269fb21
JK		 2135 }
2136
38ba30ba
GN		 2137 return ret;
2138}
2139
2140int emulator_task_switch(struct x86_emulate_ctxt *ctxt,
e269fb21
JK		 2141 u16 tss_selector, int reason,
2142 bool has_error_code, u32 error_code)
38ba30ba 2143{
9aabc88f 2144 struct x86_emulate_ops *ops = ctxt->ops;
38ba30ba
GN		 2145 struct decode_cache *c = &ctxt->decode;
2146 int rc;
2147
38ba30ba 2148 c->eip = ctxt->eip;
e269fb21 2149 c->dst.type = OP_NONE;
38ba30ba 2150
e269fb21
JK		 2151 rc = emulator_do_task_switch(ctxt, ops, tss_selector, reason,
2152 has_error_code, error_code);
38ba30ba
GN		 2153
2154 if (rc == X86EMUL_CONTINUE) {
e269fb21 2155 rc = writeback(ctxt, ops);
95c55886
GN		 2156 if (rc == X86EMUL_CONTINUE)
2157 ctxt->eip = c->eip;
38ba30ba
GN		 2158 }
2159
19d04437 2160 return (rc == X86EMUL_UNHANDLEABLE) ? -1 : 0;
38ba30ba
GN		 2161}
2162
a682e354 2163static void string_addr_inc(struct x86_emulate_ctxt *ctxt, unsigned long base,
d9271123 2164 int reg, struct operand *op)
a682e354
GN		 2165{
2166 struct decode_cache *c = &ctxt->decode;
2167 int df = (ctxt->eflags & EFLG_DF) ? -1 : 1;
2168
d9271123 2169 register_address_increment(c, &c->regs[reg], df * op->bytes);
1a6440ae 2170 op->addr.mem = register_address(c, base, c->regs[reg]);
a682e354
GN		 2171}
2172
63540382
AK		 2173static int em_push(struct x86_emulate_ctxt *ctxt)
2174{
2175 emulate_push(ctxt, ctxt->ops);
2176 return X86EMUL_CONTINUE;
2177}
2178
7af04fc0
AK		 2179static int em_das(struct x86_emulate_ctxt *ctxt)
2180{
2181 struct decode_cache *c = &ctxt->decode;
2182 u8 al, old_al;
2183 bool af, cf, old_cf;
2184
2185 cf = ctxt->eflags & X86_EFLAGS_CF;
2186 al = c->dst.val;
2187
2188 old_al = al;
2189 old_cf = cf;
2190 cf = false;
2191 af = ctxt->eflags & X86_EFLAGS_AF;
2192 if ((al & 0x0f) > 9 || af) {
2193 al -= 6;
2194 cf = old_cf | (al >= 250);
2195 af = true;
2196 } else {
2197 af = false;
2198 }
2199 if (old_al > 0x99 || old_cf) {
2200 al -= 0x60;
2201 cf = true;
2202 }
2203
2204 c->dst.val = al;
2205 /* Set PF, ZF, SF */
2206 c->src.type = OP_IMM;
2207 c->src.val = 0;
2208 c->src.bytes = 1;
2209 emulate_2op_SrcV("or", c->src, c->dst, ctxt->eflags);
2210 ctxt->eflags &= ~(X86_EFLAGS_AF | X86_EFLAGS_CF);
2211 if (cf)
2212 ctxt->eflags |= X86_EFLAGS_CF;
2213 if (af)
2214 ctxt->eflags |= X86_EFLAGS_AF;
2215 return X86EMUL_CONTINUE;
2216}
2217
0ef753b8
AK		 2218static int em_call_far(struct x86_emulate_ctxt *ctxt)
2219{
2220 struct decode_cache *c = &ctxt->decode;
2221 u16 sel, old_cs;
2222 ulong old_eip;
2223 int rc;
2224
2225 old_cs = ctxt->ops->get_segment_selector(VCPU_SREG_CS, ctxt->vcpu);
2226 old_eip = c->eip;
2227
2228 memcpy(&sel, c->src.valptr + c->op_bytes, 2);
2229 if (load_segment_descriptor(ctxt, ctxt->ops, sel, VCPU_SREG_CS))
2230 return X86EMUL_CONTINUE;
2231
2232 c->eip = 0;
2233 memcpy(&c->eip, c->src.valptr, c->op_bytes);
2234
2235 c->src.val = old_cs;
2236 emulate_push(ctxt, ctxt->ops);
2237 rc = writeback(ctxt, ctxt->ops);
2238 if (rc != X86EMUL_CONTINUE)
2239 return rc;
2240
2241 c->src.val = old_eip;
2242 emulate_push(ctxt, ctxt->ops);
2243 rc = writeback(ctxt, ctxt->ops);
2244 if (rc != X86EMUL_CONTINUE)
2245 return rc;
2246
2247 c->dst.type = OP_NONE;
2248
2249 return X86EMUL_CONTINUE;
2250}
2251
73fba5f4
AK		 2252#define D(_y) { .flags = (_y) }
2253#define N D(0)
2254#define G(_f, _g) { .flags = ((_f) | Group), .u.group = (_g) }
2255#define GD(_f, _g) { .flags = ((_f) | Group | GroupDual), .u.gdual = (_g) }
2256#define I(_f, _e) { .flags = (_f), .u.execute = (_e) }
2257
2258static struct opcode group1[] = {
2259 X7(D(Lock)), N
2260};
2261
2262static struct opcode group1A[] = {
2263 D(DstMem | SrcNone | ModRM | Mov | Stack), N, N, N, N, N, N, N,
2264};
2265
2266static struct opcode group3[] = {
2267 D(DstMem | SrcImm | ModRM), D(DstMem | SrcImm | ModRM),
2268 D(DstMem | SrcNone | ModRM | Lock), D(DstMem | SrcNone | ModRM | Lock),
3f9f53b0 2269 X4(D(SrcMem | ModRM)),
73fba5f4
AK		 2270};
2271
2272static struct opcode group4[] = {
2273 D(ByteOp | DstMem | SrcNone | ModRM | Lock), D(ByteOp | DstMem | SrcNone | ModRM | Lock),
2274 N, N, N, N, N, N,
2275};
2276
2277static struct opcode group5[] = {
2278 D(DstMem | SrcNone | ModRM | Lock), D(DstMem | SrcNone | ModRM | Lock),
0ef753b8
AK		 2279 D(SrcMem | ModRM | Stack),
2280 I(SrcMemFAddr | ModRM | ImplicitOps | Stack, em_call_far),
73fba5f4
AK		 2281 D(SrcMem | ModRM | Stack), D(SrcMemFAddr | ModRM | ImplicitOps),
2282 D(SrcMem | ModRM | Stack), N,
2283};
2284
2285static struct group_dual group7 = { {
2286 N, N, D(ModRM | SrcMem | Priv), D(ModRM | SrcMem | Priv),
2287 D(SrcNone | ModRM | DstMem | Mov), N,
5a506b12
AK		 2288 D(SrcMem16 | ModRM | Mov | Priv),
2289 D(SrcMem | ModRM | ByteOp | Priv | NoAccess),
73fba5f4
AK		 2290}, {
2291 D(SrcNone | ModRM | Priv), N, N, D(SrcNone | ModRM | Priv),
2292 D(SrcNone | ModRM | DstMem | Mov), N,
2293 D(SrcMem16 | ModRM | Mov | Priv), N,
2294} };
2295
2296static struct opcode group8[] = {
2297 N, N, N, N,
2298 D(DstMem | SrcImmByte | ModRM), D(DstMem | SrcImmByte | ModRM | Lock),
2299 D(DstMem | SrcImmByte | ModRM | Lock), D(DstMem | SrcImmByte | ModRM | Lock),
2300};
2301
2302static struct group_dual group9 = { {
2303 N, D(DstMem64 | ModRM | Lock), N, N, N, N, N, N,
2304}, {
2305 N, N, N, N, N, N, N, N,
2306} };
2307
2308static struct opcode opcode_table[256] = {
2309 /* 0x00 - 0x07 */
2310 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2311 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2312 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2313 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
2314 /* 0x08 - 0x0F */
2315 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2316 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2317 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2318 D(ImplicitOps | Stack | No64), N,
2319 /* 0x10 - 0x17 */
2320 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2321 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2322 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2323 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
2324 /* 0x18 - 0x1F */
2325 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2326 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2327 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2328 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
2329 /* 0x20 - 0x27 */
2330 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2331 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2332 D(ByteOp | DstAcc | SrcImmByte), D(DstAcc | SrcImm), N, N,
2333 /* 0x28 - 0x2F */
2334 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2335 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
7af04fc0
AK		 2336 D(ByteOp | DstAcc | SrcImmByte), D(DstAcc | SrcImm),
2337 N, I(ByteOp | DstAcc | No64, em_das),
73fba5f4
AK		 2338 /* 0x30 - 0x37 */
2339 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2340 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2341 D(ByteOp | DstAcc | SrcImmByte), D(DstAcc | SrcImm), N, N,
2342 /* 0x38 - 0x3F */
2343 D(ByteOp | DstMem | SrcReg | ModRM), D(DstMem | SrcReg | ModRM),
2344 D(ByteOp | DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2345 D(ByteOp | DstAcc | SrcImm), D(DstAcc | SrcImm),
2346 N, N,
2347 /* 0x40 - 0x4F */
2348 X16(D(DstReg)),
2349 /* 0x50 - 0x57 */
63540382 2350 X8(I(SrcReg | Stack, em_push)),
73fba5f4
AK		 2351 /* 0x58 - 0x5F */
2352 X8(D(DstReg | Stack)),
2353 /* 0x60 - 0x67 */
2354 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
2355 N, D(DstReg | SrcMem32 | ModRM | Mov) /* movsxd (x86/64) */ ,
2356 N, N, N, N,
2357 /* 0x68 - 0x6F */
63540382
AK		 2358 I(SrcImm | Mov | Stack, em_push), N,
2359 I(SrcImmByte | Mov | Stack, em_push), N,
73fba5f4
AK		 2360 D(DstDI | ByteOp | Mov | String), D(DstDI | Mov | String), /* insb, insw/insd */
2361 D(SrcSI | ByteOp | ImplicitOps | String), D(SrcSI | ImplicitOps | String), /* outsb, outsw/outsd */
2362 /* 0x70 - 0x7F */
2363 X16(D(SrcImmByte)),
2364 /* 0x80 - 0x87 */
2365 G(ByteOp | DstMem | SrcImm | ModRM | Group, group1),
2366 G(DstMem | SrcImm | ModRM | Group, group1),
2367 G(ByteOp | DstMem | SrcImm | ModRM | No64 | Group, group1),
2368 G(DstMem | SrcImmByte | ModRM | Group, group1),
2369 D(ByteOp | DstMem | SrcReg | ModRM), D(DstMem | SrcReg | ModRM),
2370 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2371 /* 0x88 - 0x8F */
2372 D(ByteOp | DstMem | SrcReg | ModRM | Mov), D(DstMem | SrcReg | ModRM | Mov),
2373 D(ByteOp | DstReg | SrcMem | ModRM | Mov), D(DstReg | SrcMem | ModRM | Mov),
342fc630 2374 D(DstMem | SrcNone | ModRM | Mov), D(ModRM | SrcMem | NoAccess | DstReg),
73fba5f4
AK		 2375 D(ImplicitOps | SrcMem16 | ModRM), G(0, group1A),
2376 /* 0x90 - 0x97 */
3d9e77df 2377 X8(D(SrcAcc | DstReg)),
73fba5f4 2378 /* 0x98 - 0x9F */
e8b6fa70 2379 D(DstAcc | SrcNone), N, D(SrcImmFAddr | No64), N,
73fba5f4
AK		 2380 D(ImplicitOps | Stack), D(ImplicitOps | Stack), N, N,
2381 /* 0xA0 - 0xA7 */
2382 D(ByteOp | DstAcc | SrcMem | Mov | MemAbs), D(DstAcc | SrcMem | Mov | MemAbs),
2383 D(ByteOp | DstMem | SrcAcc | Mov | MemAbs), D(DstMem | SrcAcc | Mov | MemAbs),
2384 D(ByteOp | SrcSI | DstDI | Mov | String), D(SrcSI | DstDI | Mov | String),
2385 D(ByteOp | SrcSI | DstDI | String), D(SrcSI | DstDI | String),
2386 /* 0xA8 - 0xAF */
06cb7046
WY		 2387 D(DstAcc | SrcImmByte | ByteOp), D(DstAcc | SrcImm),
2388 D(ByteOp | SrcAcc | DstDI | Mov | String), D(SrcAcc | DstDI | Mov | String),
73fba5f4 2389 D(ByteOp | SrcSI | DstAcc | Mov | String), D(SrcSI | DstAcc | Mov | String),
f6b33fc5 2390 D(ByteOp | SrcAcc | DstDI | String), D(SrcAcc | DstDI | String),
73fba5f4
AK		 2391 /* 0xB0 - 0xB7 */
2392 X8(D(ByteOp | DstReg | SrcImm | Mov)),
2393 /* 0xB8 - 0xBF */
2394 X8(D(DstReg | SrcImm | Mov)),
2395 /* 0xC0 - 0xC7 */
2396 D(ByteOp | DstMem | SrcImm | ModRM), D(DstMem | SrcImmByte | ModRM),
2397 N, D(ImplicitOps | Stack), N, N,
2398 D(ByteOp | DstMem | SrcImm | ModRM | Mov), D(DstMem | SrcImm | ModRM | Mov),
2399 /* 0xC8 - 0xCF */
2400 N, N, N, D(ImplicitOps | Stack),
2401 D(ImplicitOps), D(SrcImmByte), D(ImplicitOps | No64), D(ImplicitOps),
2402 /* 0xD0 - 0xD7 */
c034da8b 2403 D(ByteOp | DstMem | SrcOne | ModRM), D(DstMem | SrcOne | ModRM),
73fba5f4
AK		 2404 D(ByteOp | DstMem | SrcImplicit | ModRM), D(DstMem | SrcImplicit | ModRM),
2405 N, N, N, N,
2406 /* 0xD8 - 0xDF */
2407 N, N, N, N, N, N, N, N,
2408 /* 0xE0 - 0xE7 */
f2f31845 2409 X3(D(SrcImmByte)), N,
73fba5f4 2410 D(ByteOp | SrcImmUByte | DstAcc), D(SrcImmUByte | DstAcc),
41167be5 2411 D(ByteOp | SrcAcc | DstImmUByte), D(SrcAcc | DstImmUByte),
73fba5f4
AK		 2412 /* 0xE8 - 0xEF */
2413 D(SrcImm | Stack), D(SrcImm | ImplicitOps),
2414 D(SrcImmFAddr | No64), D(SrcImmByte | ImplicitOps),
2415 D(SrcNone | ByteOp | DstAcc), D(SrcNone | DstAcc),
41167be5 2416 D(ByteOp | SrcAcc | ImplicitOps), D(SrcAcc | ImplicitOps),
73fba5f4
AK		 2417 /* 0xF0 - 0xF7 */
2418 N, N, N, N,
2419 D(ImplicitOps | Priv), D(ImplicitOps), G(ByteOp, group3), G(0, group3),
2420 /* 0xF8 - 0xFF */
8744aa9a 2421 D(ImplicitOps), D(ImplicitOps), D(ImplicitOps), D(ImplicitOps),
73fba5f4
AK		 2422 D(ImplicitOps), D(ImplicitOps), G(0, group4), G(0, group5),
2423};
2424
2425static struct opcode twobyte_table[256] = {
2426 /* 0x00 - 0x0F */
2427 N, GD(0, &group7), N, N,
2428 N, D(ImplicitOps), D(ImplicitOps | Priv), N,
2429 D(ImplicitOps | Priv), D(ImplicitOps | Priv), N, N,
2430 N, D(ImplicitOps | ModRM), N, N,
2431 /* 0x10 - 0x1F */
2432 N, N, N, N, N, N, N, N, D(ImplicitOps | ModRM), N, N, N, N, N, N, N,
2433 /* 0x20 - 0x2F */
b27f3856
AK		 2434 D(ModRM | DstMem | Priv | Op3264), D(ModRM | DstMem | Priv | Op3264),
2435 D(ModRM | SrcMem | Priv | Op3264), D(ModRM | SrcMem | Priv | Op3264),
73fba5f4
AK		 2436 N, N, N, N,
2437 N, N, N, N, N, N, N, N,
2438 /* 0x30 - 0x3F */
2439 D(ImplicitOps | Priv), N, D(ImplicitOps | Priv), N,
2440 D(ImplicitOps), D(ImplicitOps | Priv), N, N,
2441 N, N, N, N, N, N, N, N,
2442 /* 0x40 - 0x4F */
2443 X16(D(DstReg | SrcMem | ModRM | Mov)),
2444 /* 0x50 - 0x5F */
2445 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2446 /* 0x60 - 0x6F */
2447 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2448 /* 0x70 - 0x7F */
2449 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2450 /* 0x80 - 0x8F */
2451 X16(D(SrcImm)),
2452 /* 0x90 - 0x9F */
ee45b58e 2453 X16(D(ByteOp | DstMem | SrcNone | ModRM| Mov)),
73fba5f4
AK		 2454 /* 0xA0 - 0xA7 */
2455 D(ImplicitOps | Stack), D(ImplicitOps | Stack),
2456 N, D(DstMem | SrcReg | ModRM | BitOp),
2457 D(DstMem | SrcReg | Src2ImmByte | ModRM),
2458 D(DstMem | SrcReg | Src2CL | ModRM), N, N,
2459 /* 0xA8 - 0xAF */
2460 D(ImplicitOps | Stack), D(ImplicitOps | Stack),
2461 N, D(DstMem | SrcReg | ModRM | BitOp | Lock),
2462 D(DstMem | SrcReg | Src2ImmByte | ModRM),
2463 D(DstMem | SrcReg | Src2CL | ModRM),
2464 D(ModRM), N,
2465 /* 0xB0 - 0xB7 */
2466 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2467 N, D(DstMem | SrcReg | ModRM | BitOp | Lock),
2468 N, N, D(ByteOp | DstReg | SrcMem | ModRM | Mov),
2469 D(DstReg | SrcMem16 | ModRM | Mov),
2470 /* 0xB8 - 0xBF */
2471 N, N,
ba7ff2b7 2472 G(BitOp, group8), D(DstMem | SrcReg | ModRM | BitOp | Lock),
d9574a25
WY		 2473 D(DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
2474 D(ByteOp | DstReg | SrcMem | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov),
73fba5f4 2475 /* 0xC0 - 0xCF */
92f738a5
WY		 2476 D(ByteOp | DstMem | SrcReg | ModRM | Lock), D(DstMem | SrcReg | ModRM | Lock),
2477 N, D(DstMem | SrcReg | ModRM | Mov),
73fba5f4
AK		 2478 N, N, N, GD(0, &group9),
2479 N, N, N, N, N, N, N, N,
2480 /* 0xD0 - 0xDF */
2481 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2482 /* 0xE0 - 0xEF */
2483 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
2484 /* 0xF0 - 0xFF */
2485 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N
2486};
2487
2488#undef D
2489#undef N
2490#undef G
2491#undef GD
2492#undef I
2493
dde7e6d1
AK		 2494int
2495x86_decode_insn(struct x86_emulate_ctxt *ctxt)
2496{
2497 struct x86_emulate_ops *ops = ctxt->ops;
2498 struct decode_cache *c = &ctxt->decode;
2499 int rc = X86EMUL_CONTINUE;
2500 int mode = ctxt->mode;
2501 int def_op_bytes, def_ad_bytes, dual, goffset;
2502 struct opcode opcode, *g_mod012, *g_mod3;
2dbd0dd7 2503 struct operand memop = { .type = OP_NONE };
dde7e6d1
AK		 2504
2505 /* we cannot decode insn before we complete previous rep insn */
2506 WARN_ON(ctxt->restart);
2507
2508 c->eip = ctxt->eip;
2509 c->fetch.start = c->fetch.end = c->eip;
2510 ctxt->cs_base = seg_base(ctxt, ops, VCPU_SREG_CS);
2511
2512 switch (mode) {
2513 case X86EMUL_MODE_REAL:
2514 case X86EMUL_MODE_VM86:
2515 case X86EMUL_MODE_PROT16:
2516 def_op_bytes = def_ad_bytes = 2;
2517 break;
2518 case X86EMUL_MODE_PROT32:
2519 def_op_bytes = def_ad_bytes = 4;
2520 break;
2521#ifdef CONFIG_X86_64
2522 case X86EMUL_MODE_PROT64:
2523 def_op_bytes = 4;
2524 def_ad_bytes = 8;
2525 break;
2526#endif
2527 default:
2528 return -1;
2529 }
2530
2531 c->op_bytes = def_op_bytes;
2532 c->ad_bytes = def_ad_bytes;
2533
2534 /* Legacy prefixes. */
2535 for (;;) {
2536 switch (c->b = insn_fetch(u8, 1, c->eip)) {
2537 case 0x66: /* operand-size override */
2538 /* switch between 2/4 bytes */
2539 c->op_bytes = def_op_bytes ^ 6;
2540 break;
2541 case 0x67: /* address-size override */
2542 if (mode == X86EMUL_MODE_PROT64)
2543 /* switch between 4/8 bytes */
2544 c->ad_bytes = def_ad_bytes ^ 12;
2545 else
2546 /* switch between 2/4 bytes */
2547 c->ad_bytes = def_ad_bytes ^ 6;
2548 break;
2549 case 0x26: /* ES override */
2550 case 0x2e: /* CS override */
2551 case 0x36: /* SS override */
2552 case 0x3e: /* DS override */
2553 set_seg_override(c, (c->b >> 3) & 3);
2554 break;
2555 case 0x64: /* FS override */
2556 case 0x65: /* GS override */
2557 set_seg_override(c, c->b & 7);
2558 break;
2559 case 0x40 ... 0x4f: /* REX */
2560 if (mode != X86EMUL_MODE_PROT64)
2561 goto done_prefixes;
2562 c->rex_prefix = c->b;
2563 continue;
2564 case 0xf0: /* LOCK */
2565 c->lock_prefix = 1;
2566 break;
2567 case 0xf2: /* REPNE/REPNZ */
2568 c->rep_prefix = REPNE_PREFIX;
2569 break;
2570 case 0xf3: /* REP/REPE/REPZ */
2571 c->rep_prefix = REPE_PREFIX;
2572 break;
2573 default:
2574 goto done_prefixes;
2575 }
2576
2577 /* Any legacy prefix after a REX prefix nullifies its effect. */
2578
2579 c->rex_prefix = 0;
2580 }
2581
2582done_prefixes:
2583
2584 /* REX prefix. */
1e87e3ef
AK		 2585 if (c->rex_prefix & 8)
2586 c->op_bytes = 8; /* REX.W */
dde7e6d1
AK		 2587
2588 /* Opcode byte(s). */
2589 opcode = opcode_table[c->b];
d3ad6243
WY		 2590 /* Two-byte opcode? */
2591 if (c->b == 0x0f) {
2592 c->twobyte = 1;
2593 c->b = insn_fetch(u8, 1, c->eip);
2594 opcode = twobyte_table[c->b];
dde7e6d1
AK		 2595 }
2596 c->d = opcode.flags;
2597
2598 if (c->d & Group) {
2599 dual = c->d & GroupDual;
2600 c->modrm = insn_fetch(u8, 1, c->eip);
2601 --c->eip;
2602
2603 if (c->d & GroupDual) {
2604 g_mod012 = opcode.u.gdual->mod012;
2605 g_mod3 = opcode.u.gdual->mod3;
2606 } else
2607 g_mod012 = g_mod3 = opcode.u.group;
2608
2609 c->d &= ~(Group | GroupDual);
2610
2611 goffset = (c->modrm >> 3) & 7;
2612
2613 if ((c->modrm >> 6) == 3)
2614 opcode = g_mod3[goffset];
2615 else
2616 opcode = g_mod012[goffset];
2617 c->d |= opcode.flags;
2618 }
2619
2620 c->execute = opcode.u.execute;
2621
2622 /* Unrecognised? */
2623 if (c->d == 0 || (c->d & Undefined)) {
2624 DPRINTF("Cannot emulate %02x\n", c->b);
2625 return -1;
2626 }
2627
2628 if (mode == X86EMUL_MODE_PROT64 && (c->d & Stack))
2629 c->op_bytes = 8;
2630
7f9b4b75
AK		 2631 if (c->d & Op3264) {
2632 if (mode == X86EMUL_MODE_PROT64)
2633 c->op_bytes = 8;
2634 else
2635 c->op_bytes = 4;
2636 }
2637
dde7e6d1 2638 /* ModRM and SIB bytes. */
09ee57cd 2639 if (c->d & ModRM) {
2dbd0dd7 2640 rc = decode_modrm(ctxt, ops, &memop);
09ee57cd
AK		 2641 if (!c->has_seg_override)
2642 set_seg_override(c, c->modrm_seg);
2643 } else if (c->d & MemAbs)
2dbd0dd7 2644 rc = decode_abs(ctxt, ops, &memop);
dde7e6d1
AK		 2645 if (rc != X86EMUL_CONTINUE)
2646 goto done;
2647
2648 if (!c->has_seg_override)
2649 set_seg_override(c, VCPU_SREG_DS);
2650
2dbd0dd7
AK		 2651 if (memop.type == OP_MEM && !(!c->twobyte && c->b == 0x8d))
2652 memop.addr.mem += seg_override_base(ctxt, ops, c);
dde7e6d1 2653
2dbd0dd7
AK		 2654 if (memop.type == OP_MEM && c->ad_bytes != 8)
2655 memop.addr.mem = (u32)memop.addr.mem;
dde7e6d1 2656
2dbd0dd7
AK		 2657 if (memop.type == OP_MEM && c->rip_relative)
2658 memop.addr.mem += c->eip;
dde7e6d1
AK		 2659
2660 /*
2661 * Decode and fetch the source operand: register, memory
2662 * or immediate.
2663 */
2664 switch (c->d & SrcMask) {
2665 case SrcNone:
2666 break;
2667 case SrcReg:
2668 decode_register_operand(&c->src, c, 0);
2669 break;
2670 case SrcMem16:
2dbd0dd7 2671 memop.bytes = 2;
dde7e6d1
AK		 2672 goto srcmem_common;
2673 case SrcMem32:
2dbd0dd7 2674 memop.bytes = 4;
dde7e6d1
AK		 2675 goto srcmem_common;
2676 case SrcMem:
2dbd0dd7 2677 memop.bytes = (c->d & ByteOp) ? 1 :
dde7e6d1 2678 c->op_bytes;
dde7e6d1 2679 srcmem_common:
2dbd0dd7 2680 c->src = memop;
dde7e6d1 2681 break;
b250e605
AK		 2682 case SrcImmU16:
2683 c->src.bytes = 2;
2684 goto srcimm;
dde7e6d1
AK		 2685 case SrcImm:
2686 case SrcImmU:
dde7e6d1
AK		 2687 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
2688 if (c->src.bytes == 8)
2689 c->src.bytes = 4;
b250e605
AK		 2690 srcimm:
2691 c->src.type = OP_IMM;
2692 c->src.addr.mem = c->eip;
dde7e6d1
AK		 2693 /* NB. Immediates are sign-extended as necessary. */
2694 switch (c->src.bytes) {
2695 case 1:
2696 c->src.val = insn_fetch(s8, 1, c->eip);
2697 break;
2698 case 2:
2699 c->src.val = insn_fetch(s16, 2, c->eip);
2700 break;
2701 case 4:
2702 c->src.val = insn_fetch(s32, 4, c->eip);
2703 break;
2704 }
b250e605
AK		 2705 if ((c->d & SrcMask) == SrcImmU
2706 || (c->d & SrcMask) == SrcImmU16) {
dde7e6d1
AK		 2707 switch (c->src.bytes) {
2708 case 1:
2709 c->src.val &= 0xff;
2710 break;
2711 case 2:
2712 c->src.val &= 0xffff;
2713 break;
2714 case 4:
2715 c->src.val &= 0xffffffff;
2716 break;
2717 }
2718 }
2719 break;
2720 case SrcImmByte:
2721 case SrcImmUByte:
2722 c->src.type = OP_IMM;
1a6440ae 2723 c->src.addr.mem = c->eip;
dde7e6d1
AK		 2724 c->src.bytes = 1;
2725 if ((c->d & SrcMask) == SrcImmByte)
2726 c->src.val = insn_fetch(s8, 1, c->eip);
2727 else
2728 c->src.val = insn_fetch(u8, 1, c->eip);
2729 break;
2730 case SrcAcc:
2731 c->src.type = OP_REG;
2732 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 2733 c->src.addr.reg = &c->regs[VCPU_REGS_RAX];
91ff3cb4 2734 fetch_register_operand(&c->src);
dde7e6d1
AK		 2735 break;
2736 case SrcOne:
2737 c->src.bytes = 1;
2738 c->src.val = 1;
2739 break;
2740 case SrcSI:
2741 c->src.type = OP_MEM;
2742 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 2743 c->src.addr.mem =
dde7e6d1
AK		 2744 register_address(c, seg_override_base(ctxt, ops, c),
2745 c->regs[VCPU_REGS_RSI]);
2746 c->src.val = 0;
2747 break;
2748 case SrcImmFAddr:
2749 c->src.type = OP_IMM;
1a6440ae 2750 c->src.addr.mem = c->eip;
dde7e6d1
AK		 2751 c->src.bytes = c->op_bytes + 2;
2752 insn_fetch_arr(c->src.valptr, c->src.bytes, c->eip);
2753 break;
2754 case SrcMemFAddr:
2dbd0dd7
AK		 2755 memop.bytes = c->op_bytes + 2;
2756 goto srcmem_common;
dde7e6d1
AK		 2757 break;
2758 }
2759
2760 /*
2761 * Decode and fetch the second source operand: register, memory
2762 * or immediate.
2763 */
2764 switch (c->d & Src2Mask) {
2765 case Src2None:
2766 break;
2767 case Src2CL:
2768 c->src2.bytes = 1;
2769 c->src2.val = c->regs[VCPU_REGS_RCX] & 0x8;
2770 break;
2771 case Src2ImmByte:
2772 c->src2.type = OP_IMM;
1a6440ae 2773 c->src2.addr.mem = c->eip;
dde7e6d1
AK		 2774 c->src2.bytes = 1;
2775 c->src2.val = insn_fetch(u8, 1, c->eip);
2776 break;
2777 case Src2One:
2778 c->src2.bytes = 1;
2779 c->src2.val = 1;
2780 break;
2781 }
2782
2783 /* Decode and fetch the destination operand: register or memory. */
2784 switch (c->d & DstMask) {
dde7e6d1
AK		 2785 case DstReg:
2786 decode_register_operand(&c->dst, c,
2787 c->twobyte && (c->b == 0xb6 || c->b == 0xb7));
2788 break;
943858e2
WY		 2789 case DstImmUByte:
2790 c->dst.type = OP_IMM;
2791 c->dst.addr.mem = c->eip;
2792 c->dst.bytes = 1;
2793 c->dst.val = insn_fetch(u8, 1, c->eip);
2794 break;
dde7e6d1
AK		 2795 case DstMem:
2796 case DstMem64:
2dbd0dd7 2797 c->dst = memop;
dde7e6d1
AK		 2798 if ((c->d & DstMask) == DstMem64)
2799 c->dst.bytes = 8;
2800 else
2801 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
35c843c4
WY		 2802 if (c->d & BitOp)
2803 fetch_bit_operand(c);
2dbd0dd7 2804 c->dst.orig_val = c->dst.val;
dde7e6d1
AK		 2805 break;
2806 case DstAcc:
2807 c->dst.type = OP_REG;
2808 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 2809 c->dst.addr.reg = &c->regs[VCPU_REGS_RAX];
91ff3cb4 2810 fetch_register_operand(&c->dst);
dde7e6d1
AK		 2811 c->dst.orig_val = c->dst.val;
2812 break;
2813 case DstDI:
2814 c->dst.type = OP_MEM;
2815 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 2816 c->dst.addr.mem =
dde7e6d1
AK		 2817 register_address(c, es_base(ctxt, ops),
2818 c->regs[VCPU_REGS_RDI]);
2819 c->dst.val = 0;
2820 break;
36089fed
WY		 2821 case ImplicitOps:
2822 /* Special instructions do their own operand decoding. */
2823 default:
2824 c->dst.type = OP_NONE; /* Disable writeback. */
2825 return 0;
dde7e6d1
AK		 2826 }
2827
2828done:
2829 return (rc == X86EMUL_UNHANDLEABLE) ? -1 : 0;
2830}
2831
8b4caf66 2832int
9aabc88f 2833x86_emulate_insn(struct x86_emulate_ctxt *ctxt)
8b4caf66 2834{
9aabc88f 2835 struct x86_emulate_ops *ops = ctxt->ops;
8b4caf66 2836 u64 msr_data;
8b4caf66 2837 struct decode_cache *c = &ctxt->decode;
1b30eaa8 2838 int rc = X86EMUL_CONTINUE;
5cd21917 2839 int saved_dst_type = c->dst.type;
6e154e56 2840 int irq; /* Used for int 3, int, and into */
8b4caf66 2841
9de41573 2842 ctxt->decode.mem_read.pos = 0;
310b5d30 2843
1161624f 2844 if (ctxt->mode == X86EMUL_MODE_PROT64 && (c->d & No64)) {
54b8486f 2845 emulate_ud(ctxt);
1161624f
GN		 2846 goto done;
2847 }
2848
d380a5e4 2849 /* LOCK prefix is allowed only with some instructions */
a41ffb75 2850 if (c->lock_prefix && (!(c->d & Lock) || c->dst.type != OP_MEM)) {
54b8486f 2851 emulate_ud(ctxt);
d380a5e4
GN		 2852 goto done;
2853 }
2854
e92805ac 2855 /* Privileged instruction can be executed only in CPL=0 */
9c537244 2856 if ((c->d & Priv) && ops->cpl(ctxt->vcpu)) {
54b8486f 2857 emulate_gp(ctxt, 0);
e92805ac
GN		 2858 goto done;
2859 }
2860
b9fa9d6b 2861 if (c->rep_prefix && (c->d & String)) {
5cd21917 2862 ctxt->restart = true;
b9fa9d6b 2863 /* All REP prefixes have the same first termination condition */
c73e197b 2864 if (address_mask(c, c->regs[VCPU_REGS_RCX]) == 0) {
5cd21917 2865 ctxt->restart = false;
95c55886 2866 ctxt->eip = c->eip;
b9fa9d6b
AK		 2867 goto done;
2868 }
b9fa9d6b
AK		 2869 }
2870
c483c02a 2871 if ((c->src.type == OP_MEM) && !(c->d & NoAccess)) {
1a6440ae 2872 rc = read_emulated(ctxt, ops, c->src.addr.mem,
414e6277 2873 c->src.valptr, c->src.bytes);
b60d513c 2874 if (rc != X86EMUL_CONTINUE)
8b4caf66 2875 goto done;
16518d5a 2876 c->src.orig_val64 = c->src.val64;
8b4caf66
LV		 2877 }
2878
e35b7b9c 2879 if (c->src2.type == OP_MEM) {
1a6440ae 2880 rc = read_emulated(ctxt, ops, c->src2.addr.mem,
9de41573 2881 &c->src2.val, c->src2.bytes);
e35b7b9c
GN		 2882 if (rc != X86EMUL_CONTINUE)
2883 goto done;
2884 }
2885
8b4caf66
LV		 2886 if ((c->d & DstMask) == ImplicitOps)
2887 goto special_insn;
2888
2889
69f55cb1
GN		 2890 if ((c->dst.type == OP_MEM) && !(c->d & Mov)) {
2891 /* optimisation - avoid slow emulated read if Mov */
1a6440ae 2892 rc = read_emulated(ctxt, ops, c->dst.addr.mem,
9de41573 2893 &c->dst.val, c->dst.bytes);
69f55cb1
GN		 2894 if (rc != X86EMUL_CONTINUE)
2895 goto done;
038e51de 2896 }
e4e03ded 2897 c->dst.orig_val = c->dst.val;
038e51de 2898
018a98db
AK		 2899special_insn:
2900
ef65c889
AK		 2901 if (c->execute) {
2902 rc = c->execute(ctxt);
2903 if (rc != X86EMUL_CONTINUE)
2904 goto done;
2905 goto writeback;
2906 }
2907
e4e03ded 2908 if (c->twobyte)
6aa8b732
AK		 2909 goto twobyte_insn;
2910
e4e03ded 2911 switch (c->b) {
6aa8b732
AK		 2912 case 0x00 ... 0x05:
2913 add: /* add */
05f086f8 2914 emulate_2op_SrcV("add", c->src, c->dst, ctxt->eflags);
6aa8b732 2915 break;
0934ac9d 2916 case 0x06: /* push es */
79168fd1 2917 emulate_push_sreg(ctxt, ops, VCPU_SREG_ES);
0934ac9d
MG		 2918 break;
2919 case 0x07: /* pop es */
0934ac9d 2920 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_ES);
1b30eaa8 2921 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 2922 goto done;
2923 break;
6aa8b732
AK		 2924 case 0x08 ... 0x0d:
2925 or: /* or */
05f086f8 2926 emulate_2op_SrcV("or", c->src, c->dst, ctxt->eflags);
6aa8b732 2927 break;
0934ac9d 2928 case 0x0e: /* push cs */
79168fd1 2929 emulate_push_sreg(ctxt, ops, VCPU_SREG_CS);
0934ac9d 2930 break;
6aa8b732
AK		 2931 case 0x10 ... 0x15:
2932 adc: /* adc */
05f086f8 2933 emulate_2op_SrcV("adc", c->src, c->dst, ctxt->eflags);
6aa8b732 2934 break;
0934ac9d 2935 case 0x16: /* push ss */
79168fd1 2936 emulate_push_sreg(ctxt, ops, VCPU_SREG_SS);
0934ac9d
MG		 2937 break;
2938 case 0x17: /* pop ss */
0934ac9d 2939 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_SS);
1b30eaa8 2940 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 2941 goto done;
2942 break;
6aa8b732
AK		 2943 case 0x18 ... 0x1d:
2944 sbb: /* sbb */
05f086f8 2945 emulate_2op_SrcV("sbb", c->src, c->dst, ctxt->eflags);
6aa8b732 2946 break;
0934ac9d 2947 case 0x1e: /* push ds */
79168fd1 2948 emulate_push_sreg(ctxt, ops, VCPU_SREG_DS);
0934ac9d
MG		 2949 break;
2950 case 0x1f: /* pop ds */
0934ac9d 2951 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_DS);
1b30eaa8 2952 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 2953 goto done;
2954 break;
aa3a816b 2955 case 0x20 ... 0x25:
6aa8b732 2956 and: /* and */
05f086f8 2957 emulate_2op_SrcV("and", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 2958 break;
2959 case 0x28 ... 0x2d:
2960 sub: /* sub */
05f086f8 2961 emulate_2op_SrcV("sub", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 2962 break;
2963 case 0x30 ... 0x35:
2964 xor: /* xor */
05f086f8 2965 emulate_2op_SrcV("xor", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 2966 break;
2967 case 0x38 ... 0x3d:
2968 cmp: /* cmp */
05f086f8 2969 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
6aa8b732 2970 break;
33615aa9
AK		 2971 case 0x40 ... 0x47: /* inc r16/r32 */
2972 emulate_1op("inc", c->dst, ctxt->eflags);
2973 break;
2974 case 0x48 ... 0x4f: /* dec r16/r32 */
2975 emulate_1op("dec", c->dst, ctxt->eflags);
2976 break;
33615aa9
AK		 2977 case 0x58 ... 0x5f: /* pop reg */
2978 pop_instruction:
350f69dc 2979 rc = emulate_pop(ctxt, ops, &c->dst.val, c->op_bytes);
1b30eaa8 2980 if (rc != X86EMUL_CONTINUE)
33615aa9 2981 goto done;
33615aa9 2982 break;
abcf14b5 2983 case 0x60: /* pusha */
c37eda13
WY		 2984 rc = emulate_pusha(ctxt, ops);
2985 if (rc != X86EMUL_CONTINUE)
2986 goto done;
abcf14b5
MG		 2987 break;
2988 case 0x61: /* popa */
2989 rc = emulate_popa(ctxt, ops);
1b30eaa8 2990 if (rc != X86EMUL_CONTINUE)
abcf14b5
MG		 2991 goto done;
2992 break;
6aa8b732 2993 case 0x63: /* movsxd */
8b4caf66 2994 if (ctxt->mode != X86EMUL_MODE_PROT64)
6aa8b732 2995 goto cannot_emulate;
e4e03ded 2996 c->dst.val = (s32) c->src.val;
6aa8b732 2997 break;
018a98db
AK		 2998 case 0x6c: /* insb */
2999 case 0x6d: /* insw/insd */
a13a63fa
WY		 3000 c->src.val = c->regs[VCPU_REGS_RDX];
3001 goto do_io_in;
018a98db
AK		 3002 case 0x6e: /* outsb */
3003 case 0x6f: /* outsw/outsd */
a13a63fa
WY		 3004 c->dst.val = c->regs[VCPU_REGS_RDX];
3005 goto do_io_out;
7972995b 3006 break;
b2833e3c 3007 case 0x70 ... 0x7f: /* jcc (short) */
018a98db 3008 if (test_cc(c->b, ctxt->eflags))
b2833e3c 3009 jmp_rel(c, c->src.val);
018a98db 3010 break;
6aa8b732 3011 case 0x80 ... 0x83: /* Grp1 */
e4e03ded 3012 switch (c->modrm_reg) {
6aa8b732
AK		 3013 case 0:
3014 goto add;
3015 case 1:
3016 goto or;
3017 case 2:
3018 goto adc;
3019 case 3:
3020 goto sbb;
3021 case 4:
3022 goto and;
3023 case 5:
3024 goto sub;
3025 case 6:
3026 goto xor;
3027 case 7:
3028 goto cmp;
3029 }
3030 break;
3031 case 0x84 ... 0x85:
dfb507c4 3032 test:
05f086f8 3033 emulate_2op_SrcV("test", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 3034 break;
3035 case 0x86 ... 0x87: /* xchg */
b13354f8 3036 xchg:
6aa8b732 3037 /* Write back the register source. */
31be40b3
WY		 3038 c->src.val = c->dst.val;
3039 write_register_operand(&c->src);
6aa8b732
AK		 3040 /*
3041 * Write back the memory destination with implicit LOCK
3042 * prefix.
3043 */
31be40b3 3044 c->dst.val = c->src.orig_val;
e4e03ded 3045 c->lock_prefix = 1;
6aa8b732 3046 break;
6aa8b732 3047 case 0x88 ... 0x8b: /* mov */
7de75248 3048 goto mov;
79168fd1
GN		 3049 case 0x8c: /* mov r/m, sreg */
3050 if (c->modrm_reg > VCPU_SREG_GS) {
54b8486f 3051 emulate_ud(ctxt);
5e3ae6c5 3052 goto done;
38d5bc6d 3053 }
79168fd1 3054 c->dst.val = ops->get_segment_selector(c->modrm_reg, ctxt->vcpu);
38d5bc6d 3055 break;
7e0b54b1 3056 case 0x8d: /* lea r16/r32, m */
342fc630 3057 c->dst.val = c->src.addr.mem;
7e0b54b1 3058 break;
4257198a
GT		 3059 case 0x8e: { /* mov seg, r/m16 */
3060 uint16_t sel;
4257198a
GT		 3061
3062 sel = c->src.val;
8b9f4414 3063
c697518a
GN		 3064 if (c->modrm_reg == VCPU_SREG_CS ||
3065 c->modrm_reg > VCPU_SREG_GS) {
54b8486f 3066 emulate_ud(ctxt);
8b9f4414
GN		 3067 goto done;
3068 }
3069
310b5d30 3070 if (c->modrm_reg == VCPU_SREG_SS)
95cb2295 3071 ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS;
310b5d30 3072
2e873022 3073 rc = load_segment_descriptor(ctxt, ops, sel, c->modrm_reg);
4257198a
GT		 3074
3075 c->dst.type = OP_NONE; /* Disable writeback. */
3076 break;
3077 }
6aa8b732 3078 case 0x8f: /* pop (sole member of Grp1a) */
8cdbd2c9 3079 rc = emulate_grp1a(ctxt, ops);
1b30eaa8 3080 if (rc != X86EMUL_CONTINUE)
6aa8b732 3081 goto done;
6aa8b732 3082 break;
3d9e77df
AK		 3083 case 0x90 ... 0x97: /* nop / xchg reg, rax */
3084 if (c->dst.addr.reg == &c->regs[VCPU_REGS_RAX])
34698d8c 3085 break;
b13354f8 3086 goto xchg;
e8b6fa70
WY		 3087 case 0x98: /* cbw/cwde/cdqe */
3088 switch (c->op_bytes) {
3089 case 2: c->dst.val = (s8)c->dst.val; break;
3090 case 4: c->dst.val = (s16)c->dst.val; break;
3091 case 8: c->dst.val = (s32)c->dst.val; break;
3092 }
3093 break;
fd2a7608 3094 case 0x9c: /* pushf */
05f086f8 3095 c->src.val = (unsigned long) ctxt->eflags;
79168fd1 3096 emulate_push(ctxt, ops);
8cdbd2c9 3097 break;
535eabcf 3098 case 0x9d: /* popf */
2b48cc75 3099 c->dst.type = OP_REG;
1a6440ae 3100 c->dst.addr.reg = &ctxt->eflags;
2b48cc75 3101 c->dst.bytes = c->op_bytes;
d4c6a154
GN		 3102 rc = emulate_popf(ctxt, ops, &c->dst.val, c->op_bytes);
3103 if (rc != X86EMUL_CONTINUE)
3104 goto done;
3105 break;
5d55f299 3106 case 0xa0 ... 0xa3: /* mov */
6aa8b732 3107 case 0xa4 ... 0xa5: /* movs */
a682e354 3108 goto mov;
6aa8b732 3109 case 0xa6 ... 0xa7: /* cmps */
d7e5117a 3110 c->dst.type = OP_NONE; /* Disable writeback. */
1a6440ae 3111 DPRINTF("cmps: mem1=0x%p mem2=0x%p\n", c->src.addr.mem, c->dst.addr.mem);
a682e354 3112 goto cmp;
dfb507c4
MG		 3113 case 0xa8 ... 0xa9: /* test ax, imm */
3114 goto test;
6aa8b732 3115 case 0xaa ... 0xab: /* stos */
6aa8b732 3116 case 0xac ... 0xad: /* lods */
a682e354 3117 goto mov;
6aa8b732 3118 case 0xae ... 0xaf: /* scas */
f6b33fc5 3119 goto cmp;
a5e2e82b 3120 case 0xb0 ... 0xbf: /* mov r, imm */
615ac125 3121 goto mov;
018a98db
AK		 3122 case 0xc0 ... 0xc1:
3123 emulate_grp2(ctxt);
3124 break;
111de5d6 3125 case 0xc3: /* ret */
cf5de4f8 3126 c->dst.type = OP_REG;
1a6440ae 3127 c->dst.addr.reg = &c->eip;
cf5de4f8 3128 c->dst.bytes = c->op_bytes;
111de5d6 3129 goto pop_instruction;
018a98db
AK		 3130 case 0xc6 ... 0xc7: /* mov (sole member of Grp11) */
3131 mov:
3132 c->dst.val = c->src.val;
3133 break;
a77ab5ea
AK		 3134 case 0xcb: /* ret far */
3135 rc = emulate_ret_far(ctxt, ops);
62bd430e
MG		 3136 if (rc != X86EMUL_CONTINUE)
3137 goto done;
3138 break;
6e154e56
MG		 3139 case 0xcc: /* int3 */
3140 irq = 3;
3141 goto do_interrupt;
3142 case 0xcd: /* int n */
3143 irq = c->src.val;
3144 do_interrupt:
3145 rc = emulate_int(ctxt, ops, irq);
3146 if (rc != X86EMUL_CONTINUE)
3147 goto done;
3148 break;
3149 case 0xce: /* into */
3150 if (ctxt->eflags & EFLG_OF) {
3151 irq = 4;
3152 goto do_interrupt;
3153 }
3154 break;
62bd430e
MG		 3155 case 0xcf: /* iret */
3156 rc = emulate_iret(ctxt, ops);
3157
1b30eaa8 3158 if (rc != X86EMUL_CONTINUE)
a77ab5ea
AK		 3159 goto done;
3160 break;
018a98db 3161 case 0xd0 ... 0xd1: /* Grp2 */
018a98db
AK		 3162 emulate_grp2(ctxt);
3163 break;
3164 case 0xd2 ... 0xd3: /* Grp2 */
3165 c->src.val = c->regs[VCPU_REGS_RCX];
3166 emulate_grp2(ctxt);
3167 break;
f2f31845
WY		 3168 case 0xe0 ... 0xe2: /* loop/loopz/loopnz */
3169 register_address_increment(c, &c->regs[VCPU_REGS_RCX], -1);
3170 if (address_mask(c, c->regs[VCPU_REGS_RCX]) != 0 &&
3171 (c->b == 0xe2 || test_cc(c->b ^ 0x5, ctxt->eflags)))
3172 jmp_rel(c, c->src.val);
3173 break;
a6a3034c
MG		 3174 case 0xe4: /* inb */
3175 case 0xe5: /* in */
cf8f70bf 3176 goto do_io_in;
a6a3034c
MG		 3177 case 0xe6: /* outb */
3178 case 0xe7: /* out */
cf8f70bf 3179 goto do_io_out;
1a52e051 3180 case 0xe8: /* call (near) */ {
d53c4777 3181 long int rel = c->src.val;
e4e03ded 3182 c->src.val = (unsigned long) c->eip;
7a957275 3183 jmp_rel(c, rel);
79168fd1 3184 emulate_push(ctxt, ops);
8cdbd2c9 3185 break;
1a52e051
NK		 3186 }
3187 case 0xe9: /* jmp rel */
954cd36f 3188 goto jmp;
414e6277
GN		 3189 case 0xea: { /* jmp far */
3190 unsigned short sel;
ea79849d 3191 jump_far:
414e6277
GN		 3192 memcpy(&sel, c->src.valptr + c->op_bytes, 2);
3193
3194 if (load_segment_descriptor(ctxt, ops, sel, VCPU_SREG_CS))
c697518a 3195 goto done;
954cd36f 3196
414e6277
GN		 3197 c->eip = 0;
3198 memcpy(&c->eip, c->src.valptr, c->op_bytes);
954cd36f 3199 break;
414e6277 3200 }
954cd36f
GT		 3201 case 0xeb:
3202 jmp: /* jmp rel short */
7a957275 3203 jmp_rel(c, c->src.val);
a01af5ec 3204 c->dst.type = OP_NONE; /* Disable writeback. */
1a52e051 3205 break;
a6a3034c
MG		 3206 case 0xec: /* in al,dx */
3207 case 0xed: /* in (e/r)ax,dx */
cf8f70bf
GN		 3208 c->src.val = c->regs[VCPU_REGS_RDX];
3209 do_io_in:
3210 c->dst.bytes = min(c->dst.bytes, 4u);
3211 if (!emulator_io_permited(ctxt, ops, c->src.val, c->dst.bytes)) {
54b8486f 3212 emulate_gp(ctxt, 0);
cf8f70bf
GN		 3213 goto done;
3214 }
7b262e90
GN		 3215 if (!pio_in_emulated(ctxt, ops, c->dst.bytes, c->src.val,
3216 &c->dst.val))
cf8f70bf
GN		 3217 goto done; /* IO is needed */
3218 break;
ce7a0ad3
WY		 3219 case 0xee: /* out dx,al */
3220 case 0xef: /* out dx,(e/r)ax */
41167be5 3221 c->dst.val = c->regs[VCPU_REGS_RDX];
cf8f70bf 3222 do_io_out:
41167be5
WY		 3223 c->src.bytes = min(c->src.bytes, 4u);
3224 if (!emulator_io_permited(ctxt, ops, c->dst.val,
3225 c->src.bytes)) {
54b8486f 3226 emulate_gp(ctxt, 0);
f850e2e6
GN		 3227 goto done;
3228 }
41167be5
WY		 3229 ops->pio_out_emulated(c->src.bytes, c->dst.val,
3230 &c->src.val, 1, ctxt->vcpu);
cf8f70bf 3231 c->dst.type = OP_NONE; /* Disable writeback. */
e93f36bc 3232 break;
111de5d6 3233 case 0xf4: /* hlt */
ad312c7c 3234 ctxt->vcpu->arch.halt_request = 1;
19fdfa0d 3235 break;
111de5d6
AK		 3236 case 0xf5: /* cmc */
3237 /* complement carry flag from eflags reg */
3238 ctxt->eflags ^= EFLG_CF;
111de5d6 3239 break;
018a98db 3240 case 0xf6 ... 0xf7: /* Grp3 */
8c5eee30 3241 if (emulate_grp3(ctxt, ops) != X86EMUL_CONTINUE)
aca06a83 3242 goto cannot_emulate;
018a98db 3243 break;
111de5d6
AK		 3244 case 0xf8: /* clc */
3245 ctxt->eflags &= ~EFLG_CF;
111de5d6 3246 break;
8744aa9a
MG		 3247 case 0xf9: /* stc */
3248 ctxt->eflags |= EFLG_CF;
3249 break;
111de5d6 3250 case 0xfa: /* cli */
07cbc6c1 3251 if (emulator_bad_iopl(ctxt, ops)) {
54b8486f 3252 emulate_gp(ctxt, 0);
07cbc6c1 3253 goto done;
36089fed 3254 } else
f850e2e6 3255 ctxt->eflags &= ~X86_EFLAGS_IF;
111de5d6
AK		 3256 break;
3257 case 0xfb: /* sti */
07cbc6c1 3258 if (emulator_bad_iopl(ctxt, ops)) {
54b8486f 3259 emulate_gp(ctxt, 0);
07cbc6c1
WY		 3260 goto done;
3261 } else {
95cb2295 3262 ctxt->interruptibility = KVM_X86_SHADOW_INT_STI;
f850e2e6 3263 ctxt->eflags |= X86_EFLAGS_IF;
f850e2e6 3264 }
111de5d6 3265 break;
fb4616f4
MG		 3266 case 0xfc: /* cld */
3267 ctxt->eflags &= ~EFLG_DF;
fb4616f4
MG		 3268 break;
3269 case 0xfd: /* std */
3270 ctxt->eflags |= EFLG_DF;
fb4616f4 3271 break;
ea79849d
GN		 3272 case 0xfe: /* Grp4 */
3273 grp45:
018a98db 3274 rc = emulate_grp45(ctxt, ops);
1b30eaa8 3275 if (rc != X86EMUL_CONTINUE)
018a98db
AK		 3276 goto done;
3277 break;
ea79849d
GN		 3278 case 0xff: /* Grp5 */
3279 if (c->modrm_reg == 5)
3280 goto jump_far;
3281 goto grp45;
91269b8f
AK		 3282 default:
3283 goto cannot_emulate;
6aa8b732 3284 }
018a98db
AK		 3285
3286writeback:
3287 rc = writeback(ctxt, ops);
1b30eaa8 3288 if (rc != X86EMUL_CONTINUE)
018a98db
AK		 3289 goto done;
3290
5cd21917
GN		 3291 /*
3292 * restore dst type in case the decoding will be reused
3293 * (happens for string instruction )
3294 */
3295 c->dst.type = saved_dst_type;
3296
a682e354 3297 if ((c->d & SrcMask) == SrcSI)
79168fd1
GN		 3298 string_addr_inc(ctxt, seg_override_base(ctxt, ops, c),
3299 VCPU_REGS_RSI, &c->src);
a682e354
GN		 3300
3301 if ((c->d & DstMask) == DstDI)
79168fd1
GN		 3302 string_addr_inc(ctxt, es_base(ctxt, ops), VCPU_REGS_RDI,
3303 &c->dst);
d9271123 3304
5cd21917 3305 if (c->rep_prefix && (c->d & String)) {
7b262e90 3306 struct read_cache *rc = &ctxt->decode.io_read;
d9271123 3307 register_address_increment(c, &c->regs[VCPU_REGS_RCX], -1);
0fa6ccbd
AK		 3308 /* The second termination condition only applies for REPE
3309 * and REPNE. Test if the repeat string operation prefix is
3310 * REPE/REPZ or REPNE/REPNZ and if it's the case it tests the
3311 * corresponding termination condition according to:
3312 * - if REPE/REPZ and ZF = 0 then done
3313 * - if REPNE/REPNZ and ZF = 1 then done
3314 */
3315 if (((c->b == 0xa6) || (c->b == 0xa7) ||
3316 (c->b == 0xae) || (c->b == 0xaf))
3317 && (((c->rep_prefix == REPE_PREFIX) &&
3318 ((ctxt->eflags & EFLG_ZF) == 0))
3319 || ((c->rep_prefix == REPNE_PREFIX) &&
3320 ((ctxt->eflags & EFLG_ZF) == EFLG_ZF))))
3321 ctxt->restart = false;
7b262e90
GN		 3322 /*
3323 * Re-enter guest when pio read ahead buffer is empty or,
3324 * if it is not used, after each 1024 iteration.
3325 */
0fa6ccbd
AK		 3326 else if ((rc->end == 0 && !(c->regs[VCPU_REGS_RCX] & 0x3ff)) ||
3327 (rc->end != 0 && rc->end == rc->pos)) {
5cd21917 3328 ctxt->restart = false;
0fa6ccbd
AK		 3329 c->eip = ctxt->eip;
3330 }
5cd21917 3331 }
9de41573
GN		 3332 /*
3333 * reset read cache here in case string instruction is restared
3334 * without decoding
3335 */
3336 ctxt->decode.mem_read.end = 0;
0fa6ccbd
AK		 3337 if (!ctxt->restart)
3338 ctxt->eip = c->eip;
018a98db
AK		 3339
3340done:
cb404fe0 3341 return (rc == X86EMUL_UNHANDLEABLE) ? -1 : 0;
6aa8b732
AK		 3342
3343twobyte_insn:
e4e03ded 3344 switch (c->b) {
6aa8b732 3345 case 0x01: /* lgdt, lidt, lmsw */
e4e03ded 3346 switch (c->modrm_reg) {
6aa8b732
AK		 3347 u16 size;
3348 unsigned long address;
3349
aca7f966 3350 case 0: /* vmcall */
e4e03ded 3351 if (c->modrm_mod != 3 || c->modrm_rm != 1)
aca7f966
AL		 3352 goto cannot_emulate;
3353
7aa81cc0 3354 rc = kvm_fix_hypercall(ctxt->vcpu);
1b30eaa8 3355 if (rc != X86EMUL_CONTINUE)
7aa81cc0
AL		 3356 goto done;
3357
33e3885d 3358 /* Let the processor re-execute the fixed hypercall */
063db061 3359 c->eip = ctxt->eip;
16286d08
AK		 3360 /* Disable writeback. */
3361 c->dst.type = OP_NONE;
aca7f966 3362 break;
6aa8b732 3363 case 2: /* lgdt */
1a6440ae 3364 rc = read_descriptor(ctxt, ops, c->src.addr.mem,
e4e03ded 3365 &size, &address, c->op_bytes);
1b30eaa8 3366 if (rc != X86EMUL_CONTINUE)
6aa8b732
AK		 3367 goto done;
3368 realmode_lgdt(ctxt->vcpu, size, address);
16286d08
AK		 3369 /* Disable writeback. */
3370 c->dst.type = OP_NONE;
6aa8b732 3371 break;
aca7f966 3372 case 3: /* lidt/vmmcall */
2b3d2a20
AK		 3373 if (c->modrm_mod == 3) {
3374 switch (c->modrm_rm) {
3375 case 1:
3376 rc = kvm_fix_hypercall(ctxt->vcpu);
1b30eaa8 3377 if (rc != X86EMUL_CONTINUE)
2b3d2a20
AK		 3378 goto done;
3379 break;
3380 default:
3381 goto cannot_emulate;
3382 }
aca7f966 3383 } else {
1a6440ae 3384 rc = read_descriptor(ctxt, ops, c->src.addr.mem,
aca7f966 3385 &size, &address,
e4e03ded 3386 c->op_bytes);
1b30eaa8 3387 if (rc != X86EMUL_CONTINUE)
aca7f966
AL		 3388 goto done;
3389 realmode_lidt(ctxt->vcpu, size, address);
3390 }
16286d08
AK		 3391 /* Disable writeback. */
3392 c->dst.type = OP_NONE;
6aa8b732
AK		 3393 break;
3394 case 4: /* smsw */
16286d08 3395 c->dst.bytes = 2;
52a46617 3396 c->dst.val = ops->get_cr(0, ctxt->vcpu);
6aa8b732
AK		 3397 break;
3398 case 6: /* lmsw */
9928ff60 3399 ops->set_cr(0, (ops->get_cr(0, ctxt->vcpu) & ~0x0eul) |
93a152be 3400 (c->src.val & 0x0f), ctxt->vcpu);
dc7457ea 3401 c->dst.type = OP_NONE;
6aa8b732 3402 break;
6e1e5ffe 3403 case 5: /* not defined */
54b8486f 3404 emulate_ud(ctxt);
6e1e5ffe 3405 goto done;
6aa8b732 3406 case 7: /* invlpg*/
1f6f0580 3407 emulate_invlpg(ctxt->vcpu, c->src.addr.mem);
16286d08
AK		 3408 /* Disable writeback. */
3409 c->dst.type = OP_NONE;
6aa8b732
AK		 3410 break;
3411 default:
3412 goto cannot_emulate;
3413 }
3414 break;
e99f0507 3415 case 0x05: /* syscall */
3fb1b5db 3416 rc = emulate_syscall(ctxt, ops);
e54cfa97
TY		 3417 if (rc != X86EMUL_CONTINUE)
3418 goto done;
e66bb2cc
AP		 3419 else
3420 goto writeback;
e99f0507 3421 break;
018a98db
AK		 3422 case 0x06:
3423 emulate_clts(ctxt->vcpu);
018a98db 3424 break;
018a98db 3425 case 0x09: /* wbinvd */
f5f48ee1 3426 kvm_emulate_wbinvd(ctxt->vcpu);
f5f48ee1
SY		 3427 break;
3428 case 0x08: /* invd */
018a98db
AK		 3429 case 0x0d: /* GrpP (prefetch) */
3430 case 0x18: /* Grp16 (prefetch/nop) */
018a98db
AK		 3431 break;
3432 case 0x20: /* mov cr, reg */
6aebfa6e
GN		 3433 switch (c->modrm_reg) {
3434 case 1:
3435 case 5 ... 7:
3436 case 9 ... 15:
54b8486f 3437 emulate_ud(ctxt);
6aebfa6e
GN		 3438 goto done;
3439 }
1a0c7d44 3440 c->dst.val = ops->get_cr(c->modrm_reg, ctxt->vcpu);
018a98db 3441 break;
6aa8b732 3442 case 0x21: /* mov from dr to reg */
1e470be5
GN		 3443 if ((ops->get_cr(4, ctxt->vcpu) & X86_CR4_DE) &&
3444 (c->modrm_reg == 4 || c->modrm_reg == 5)) {
54b8486f 3445 emulate_ud(ctxt);
1e470be5
GN		 3446 goto done;
3447 }
b27f3856 3448 ops->get_dr(c->modrm_reg, &c->dst.val, ctxt->vcpu);
6aa8b732 3449 break;
018a98db 3450 case 0x22: /* mov reg, cr */
1a0c7d44 3451 if (ops->set_cr(c->modrm_reg, c->src.val, ctxt->vcpu)) {
54b8486f 3452 emulate_gp(ctxt, 0);
0f12244f
GN		 3453 goto done;
3454 }
018a98db
AK		 3455 c->dst.type = OP_NONE;
3456 break;
6aa8b732 3457 case 0x23: /* mov from reg to dr */
1e470be5
GN		 3458 if ((ops->get_cr(4, ctxt->vcpu) & X86_CR4_DE) &&
3459 (c->modrm_reg == 4 || c->modrm_reg == 5)) {
54b8486f 3460 emulate_ud(ctxt);
1e470be5
GN		 3461 goto done;
3462 }
35aa5375 3463
b27f3856 3464 if (ops->set_dr(c->modrm_reg, c->src.val &
338dbc97
GN		 3465 ((ctxt->mode == X86EMUL_MODE_PROT64) ?
3466 ~0ULL : ~0U), ctxt->vcpu) < 0) {
3467 /* #UD condition is already handled by the code above */
54b8486f 3468 emulate_gp(ctxt, 0);
338dbc97
GN		 3469 goto done;
3470 }
3471
a01af5ec 3472 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 3473 break;
018a98db
AK		 3474 case 0x30:
3475 /* wrmsr */
3476 msr_data = (u32)c->regs[VCPU_REGS_RAX]
3477 | ((u64)c->regs[VCPU_REGS_RDX] << 32);
3fb1b5db 3478 if (ops->set_msr(ctxt->vcpu, c->regs[VCPU_REGS_RCX], msr_data)) {
54b8486f 3479 emulate_gp(ctxt, 0);
fd525365 3480 goto done;
018a98db
AK		 3481 }
3482 rc = X86EMUL_CONTINUE;
018a98db
AK		 3483 break;
3484 case 0x32:
3485 /* rdmsr */
3fb1b5db 3486 if (ops->get_msr(ctxt->vcpu, c->regs[VCPU_REGS_RCX], &msr_data)) {
54b8486f 3487 emulate_gp(ctxt, 0);
fd525365 3488 goto done;
018a98db
AK		 3489 } else {
3490 c->regs[VCPU_REGS_RAX] = (u32)msr_data;
3491 c->regs[VCPU_REGS_RDX] = msr_data >> 32;
3492 }
3493 rc = X86EMUL_CONTINUE;
018a98db 3494 break;
e99f0507 3495 case 0x34: /* sysenter */
3fb1b5db 3496 rc = emulate_sysenter(ctxt, ops);
e54cfa97
TY		 3497 if (rc != X86EMUL_CONTINUE)
3498 goto done;
8c604352
AP		 3499 else
3500 goto writeback;
e99f0507
AP		 3501 break;
3502 case 0x35: /* sysexit */
3fb1b5db 3503 rc = emulate_sysexit(ctxt, ops);
e54cfa97
TY		 3504 if (rc != X86EMUL_CONTINUE)
3505 goto done;
4668f050
AP		 3506 else
3507 goto writeback;
e99f0507 3508 break;
6aa8b732 3509 case 0x40 ... 0x4f: /* cmov */
e4e03ded 3510 c->dst.val = c->dst.orig_val = c->src.val;
a01af5ec
LV		 3511 if (!test_cc(c->b, ctxt->eflags))
3512 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 3513 break;
b2833e3c 3514 case 0x80 ... 0x8f: /* jnz rel, etc*/
018a98db 3515 if (test_cc(c->b, ctxt->eflags))
b2833e3c 3516 jmp_rel(c, c->src.val);
018a98db 3517 break;
ee45b58e
WY		 3518 case 0x90 ... 0x9f: /* setcc r/m8 */
3519 c->dst.val = test_cc(c->b, ctxt->eflags);
3520 break;
0934ac9d 3521 case 0xa0: /* push fs */
79168fd1 3522 emulate_push_sreg(ctxt, ops, VCPU_SREG_FS);
0934ac9d
MG		 3523 break;
3524 case 0xa1: /* pop fs */
3525 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_FS);
1b30eaa8 3526 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 3527 goto done;
3528 break;
7de75248
NK		 3529 case 0xa3:
3530 bt: /* bt */
e4f8e039 3531 c->dst.type = OP_NONE;
e4e03ded
LV		 3532 /* only subword offset */
3533 c->src.val &= (c->dst.bytes << 3) - 1;
05f086f8 3534 emulate_2op_SrcV_nobyte("bt", c->src, c->dst, ctxt->eflags);
7de75248 3535 break;
9bf8ea42
GT		 3536 case 0xa4: /* shld imm8, r, r/m */
3537 case 0xa5: /* shld cl, r, r/m */
3538 emulate_2op_cl("shld", c->src2, c->src, c->dst, ctxt->eflags);
3539 break;
0934ac9d 3540 case 0xa8: /* push gs */
79168fd1 3541 emulate_push_sreg(ctxt, ops, VCPU_SREG_GS);
0934ac9d
MG		 3542 break;
3543 case 0xa9: /* pop gs */
3544 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_GS);
1b30eaa8 3545 if (rc != X86EMUL_CONTINUE)
0934ac9d
MG		 3546 goto done;
3547 break;
7de75248
NK		 3548 case 0xab:
3549 bts: /* bts */
05f086f8 3550 emulate_2op_SrcV_nobyte("bts", c->src, c->dst, ctxt->eflags);
7de75248 3551 break;
9bf8ea42
GT		 3552 case 0xac: /* shrd imm8, r, r/m */
3553 case 0xad: /* shrd cl, r, r/m */
3554 emulate_2op_cl("shrd", c->src2, c->src, c->dst, ctxt->eflags);
3555 break;
2a7c5b8b
GC		 3556 case 0xae: /* clflush */
3557 break;
6aa8b732
AK		 3558 case 0xb0 ... 0xb1: /* cmpxchg */
3559 /*
3560 * Save real source value, then compare EAX against
3561 * destination.
3562 */
e4e03ded
LV		 3563 c->src.orig_val = c->src.val;
3564 c->src.val = c->regs[VCPU_REGS_RAX];
05f086f8
LV		 3565 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
3566 if (ctxt->eflags & EFLG_ZF) {
6aa8b732 3567 /* Success: write back to memory. */
e4e03ded 3568 c->dst.val = c->src.orig_val;
6aa8b732
AK		 3569 } else {
3570 /* Failure: write the value we saw to EAX. */
e4e03ded 3571 c->dst.type = OP_REG;
1a6440ae 3572 c->dst.addr.reg = (unsigned long *)&c->regs[VCPU_REGS_RAX];
6aa8b732
AK		 3573 }
3574 break;
6aa8b732
AK		 3575 case 0xb3:
3576 btr: /* btr */
05f086f8 3577 emulate_2op_SrcV_nobyte("btr", c->src, c->dst, ctxt->eflags);
6aa8b732 3578 break;
6aa8b732 3579 case 0xb6 ... 0xb7: /* movzx */
e4e03ded
LV		 3580 c->dst.bytes = c->op_bytes;
3581 c->dst.val = (c->d & ByteOp) ? (u8) c->src.val
3582 : (u16) c->src.val;
6aa8b732 3583 break;
6aa8b732 3584 case 0xba: /* Grp8 */
e4e03ded 3585 switch (c->modrm_reg & 3) {
6aa8b732
AK		 3586 case 0:
3587 goto bt;
3588 case 1:
3589 goto bts;
3590 case 2:
3591 goto btr;
3592 case 3:
3593 goto btc;
3594 }
3595 break;
7de75248
NK		 3596 case 0xbb:
3597 btc: /* btc */
05f086f8 3598 emulate_2op_SrcV_nobyte("btc", c->src, c->dst, ctxt->eflags);
7de75248 3599 break;
d9574a25
WY		 3600 case 0xbc: { /* bsf */
3601 u8 zf;
3602 __asm__ ("bsf %2, %0; setz %1"
3603 : "=r"(c->dst.val), "=q"(zf)
3604 : "r"(c->src.val));
3605 ctxt->eflags &= ~X86_EFLAGS_ZF;
3606 if (zf) {
3607 ctxt->eflags |= X86_EFLAGS_ZF;
3608 c->dst.type = OP_NONE; /* Disable writeback. */
3609 }
3610 break;
3611 }
3612 case 0xbd: { /* bsr */
3613 u8 zf;
3614 __asm__ ("bsr %2, %0; setz %1"
3615 : "=r"(c->dst.val), "=q"(zf)
3616 : "r"(c->src.val));
3617 ctxt->eflags &= ~X86_EFLAGS_ZF;
3618 if (zf) {
3619 ctxt->eflags |= X86_EFLAGS_ZF;
3620 c->dst.type = OP_NONE; /* Disable writeback. */
3621 }
3622 break;
3623 }
6aa8b732 3624 case 0xbe ... 0xbf: /* movsx */
e4e03ded
LV		 3625 c->dst.bytes = c->op_bytes;
3626 c->dst.val = (c->d & ByteOp) ? (s8) c->src.val :
3627 (s16) c->src.val;
6aa8b732 3628 break;
92f738a5
WY		 3629 case 0xc0 ... 0xc1: /* xadd */
3630 emulate_2op_SrcV("add", c->src, c->dst, ctxt->eflags);
3631 /* Write back the register source. */
3632 c->src.val = c->dst.orig_val;
3633 write_register_operand(&c->src);
3634 break;
a012e65a 3635 case 0xc3: /* movnti */
e4e03ded
LV		 3636 c->dst.bytes = c->op_bytes;
3637 c->dst.val = (c->op_bytes == 4) ? (u32) c->src.val :
3638 (u64) c->src.val;
a012e65a 3639 break;
6aa8b732 3640 case 0xc7: /* Grp9 (cmpxchg8b) */
69f55cb1 3641 rc = emulate_grp9(ctxt, ops);
1b30eaa8 3642 if (rc != X86EMUL_CONTINUE)
8cdbd2c9
LV		 3643 goto done;
3644 break;
91269b8f
AK		 3645 default:
3646 goto cannot_emulate;
6aa8b732
AK		 3647 }
3648 goto writeback;
3649
3650cannot_emulate:
e4e03ded 3651 DPRINTF("Cannot emulate %02x\n", c->b);
6aa8b732
AK		 3652 return -1;
3653}
Linux kernel - Deliverables
This page took 0.626204 seconds and 5 git commands to generate.