projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: x86 emulator: Use opcode::execute for PUSHA/POPA (60/61)
[deliverable/linux.git] / arch / x86 / kvm / emulate.c
CommitLineData
6aa8b732 1/******************************************************************************
56e82318 2 * emulate.c
6aa8b732
AK		 3 *
4 * Generic x86 (32-bit and 64-bit) instruction decoder and emulator.
5 *
6 * Copyright (c) 2005 Keir Fraser
7 *
8 * Linux coding style, mod r/m decoder, segment base fixes, real-mode
dcc0766b 9 * privileged instructions:
6aa8b732
AK		 10 *
11 * Copyright (C) 2006 Qumranet
9611c187 12 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
6aa8b732
AK		 13 *
14 * Avi Kivity <avi@qumranet.com>
15 * Yaniv Kamay <yaniv@qumranet.com>
16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 *
20 * From: xen-unstable 10676:af9809f51f81a3c43f276f00c81a52ef558afda4
21 */
22
edf88417 23#include <linux/kvm_host.h>
5fdbf976 24#include "kvm_cache_regs.h"
6aa8b732 25#include <linux/module.h>
56e82318 26#include <asm/kvm_emulate.h>
6aa8b732 27
3eeb3288 28#include "x86.h"
38ba30ba 29#include "tss.h"
e99f0507 30
6aa8b732
AK		 31/*
32 * Opcode effective-address decode tables.
33 * Note that we only emulate instructions that have at least one memory
34 * operand (excluding implicit stack references). We assume that stack
35 * references and instruction fetches will never occur in special memory
36 * areas that require emulation. So, for example, 'mov <imm>,<reg>' need
37 * not be handled.
38 */
39
40/* Operand sizes: 8-bit operands or specified/overridden size. */
ab85b12b 41#define ByteOp (1<<0) /* 8-bit operands. */
6aa8b732 42/* Destination operand type. */
ab85b12b
AK		 43#define ImplicitOps (1<<1) /* Implicit in opcode. No generic decode. */
44#define DstReg (2<<1) /* Register operand. */
45#define DstMem (3<<1) /* Memory operand. */
46#define DstAcc (4<<1) /* Destination Accumulator */
47#define DstDI (5<<1) /* Destination is in ES:(E)DI */
48#define DstMem64 (6<<1) /* 64bit memory operand */
943858e2 49#define DstImmUByte (7<<1) /* 8-bit unsigned immediate operand */
ab85b12b 50#define DstMask (7<<1)
6aa8b732 51/* Source operand type. */
9c9fddd0 52#define SrcNone (0<<4) /* No source operand. */
9c9fddd0
GT		 53#define SrcReg (1<<4) /* Register operand. */
54#define SrcMem (2<<4) /* Memory operand. */
55#define SrcMem16 (3<<4) /* Memory operand (16-bit). */
56#define SrcMem32 (4<<4) /* Memory operand (32-bit). */
57#define SrcImm (5<<4) /* Immediate operand. */
58#define SrcImmByte (6<<4) /* 8-bit sign-extended immediate operand. */
bfcadf83 59#define SrcOne (7<<4) /* Implied '1' */
341de7e3 60#define SrcImmUByte (8<<4) /* 8-bit unsigned immediate operand. */
c9eaf20f 61#define SrcImmU (9<<4) /* Immediate operand, unsigned */
a682e354 62#define SrcSI (0xa<<4) /* Source is in the DS:RSI */
414e6277
GN		 63#define SrcImmFAddr (0xb<<4) /* Source is immediate far address */
64#define SrcMemFAddr (0xc<<4) /* Source is far address in memory */
5d55f299 65#define SrcAcc (0xd<<4) /* Source Accumulator */
b250e605 66#define SrcImmU16 (0xe<<4) /* Immediate operand, unsigned, 16 bits */
341de7e3 67#define SrcMask (0xf<<4)
6aa8b732 68/* Generic ModRM decode. */
341de7e3 69#define ModRM (1<<8)
6aa8b732 70/* Destination is only written; never read. */
341de7e3
GN		 71#define Mov (1<<9)
72#define BitOp (1<<10)
73#define MemAbs (1<<11) /* Memory operand is absolute displacement */
9c9fddd0
GT		 74#define String (1<<12) /* String instruction (rep capable) */
75#define Stack (1<<13) /* Stack instruction (push/pop) */
e09d082c
AK		 76#define Group (1<<14) /* Bits 3:5 of modrm byte extend opcode */
77#define GroupDual (1<<15) /* Alternate decoding of mod == 3 */
0d7cdee8 78#define Prefix (1<<16) /* Instruction varies with 66/f2/f3 prefix */
1253791d 79#define Sse (1<<17) /* SSE Vector instruction */
01de8b09 80#define RMExt (1<<18) /* Opcode extension in ModRM r/m if mod == 3 */
d8769fed 81/* Misc flags */
8ea7d6ae 82#define Prot (1<<21) /* instruction generates #UD if not in prot-mode */
d867162c 83#define VendorSpecific (1<<22) /* Vendor specific instruction */
5a506b12 84#define NoAccess (1<<23) /* Don't access memory (lea/invlpg/verr etc) */
7f9b4b75 85#define Op3264 (1<<24) /* Operand is 64b in long mode, 32b otherwise */
047a4818 86#define Undefined (1<<25) /* No Such Instruction */
d380a5e4 87#define Lock (1<<26) /* lock prefix is allowed for the instruction */
e92805ac 88#define Priv (1<<27) /* instruction generates #GP if current CPL != 0 */
d8769fed 89#define No64 (1<<28)
0dc8d10f
GT		 90/* Source 2 operand type */
91#define Src2None (0<<29)
92#define Src2CL (1<<29)
93#define Src2ImmByte (2<<29)
94#define Src2One (3<<29)
7db41eb7 95#define Src2Imm (4<<29)
0dc8d10f 96#define Src2Mask (7<<29)
6aa8b732 97
d0e53325
AK		 98#define X2(x...) x, x
99#define X3(x...) X2(x), x
100#define X4(x...) X2(x), X2(x)
101#define X5(x...) X4(x), x
102#define X6(x...) X4(x), X2(x)
103#define X7(x...) X4(x), X3(x)
104#define X8(x...) X4(x), X4(x)
105#define X16(x...) X8(x), X8(x)
83babbca 106
d65b1dee
AK		 107struct opcode {
108 u32 flags;
c4f035c6 109 u8 intercept;
120df890 110 union {
ef65c889 111 int (*execute)(struct x86_emulate_ctxt *ctxt);
120df890
AK		 112 struct opcode *group;
113 struct group_dual *gdual;
0d7cdee8 114 struct gprefix *gprefix;
120df890 115 } u;
d09beabd 116 int (*check_perm)(struct x86_emulate_ctxt *ctxt);
120df890
AK		 117};
118
119struct group_dual {
120 struct opcode mod012[8];
121 struct opcode mod3[8];
d65b1dee
AK		 122};
123
0d7cdee8
AK		 124struct gprefix {
125 struct opcode pfx_no;
126 struct opcode pfx_66;
127 struct opcode pfx_f2;
128 struct opcode pfx_f3;
129};
130
6aa8b732 131/* EFLAGS bit definitions. */
d4c6a154
GN		 132#define EFLG_ID (1<<21)
133#define EFLG_VIP (1<<20)
134#define EFLG_VIF (1<<19)
135#define EFLG_AC (1<<18)
b1d86143
AP		 136#define EFLG_VM (1<<17)
137#define EFLG_RF (1<<16)
d4c6a154
GN		 138#define EFLG_IOPL (3<<12)
139#define EFLG_NT (1<<14)
6aa8b732
AK		 140#define EFLG_OF (1<<11)
141#define EFLG_DF (1<<10)
b1d86143 142#define EFLG_IF (1<<9)
d4c6a154 143#define EFLG_TF (1<<8)
6aa8b732
AK		 144#define EFLG_SF (1<<7)
145#define EFLG_ZF (1<<6)
146#define EFLG_AF (1<<4)
147#define EFLG_PF (1<<2)
148#define EFLG_CF (1<<0)
149
62bd430e
MG		 150#define EFLG_RESERVED_ZEROS_MASK 0xffc0802a
151#define EFLG_RESERVED_ONE_MASK 2
152
6aa8b732
AK		 153/*
154 * Instruction emulation:
155 * Most instructions are emulated directly via a fragment of inline assembly
156 * code. This allows us to save/restore EFLAGS and thus very easily pick up
157 * any modified flags.
158 */
159
05b3e0c2 160#if defined(CONFIG_X86_64)
6aa8b732
AK		 161#define _LO32 "k" /* force 32-bit operand */
162#define _STK "%%rsp" /* stack pointer */
163#elif defined(__i386__)
164#define _LO32 "" /* force 32-bit operand */
165#define _STK "%%esp" /* stack pointer */
166#endif
167
168/*
169 * These EFLAGS bits are restored from saved value during emulation, and
170 * any changes are written back to the saved value after emulation.
171 */
172#define EFLAGS_MASK (EFLG_OF|EFLG_SF|EFLG_ZF|EFLG_AF|EFLG_PF|EFLG_CF)
173
174/* Before executing instruction: restore necessary bits in EFLAGS. */
e934c9c1
AK		 175#define _PRE_EFLAGS(_sav, _msk, _tmp) \
176 /* EFLAGS = (_sav & _msk) | (EFLAGS & ~_msk); _sav &= ~_msk; */ \
177 "movl %"_sav",%"_LO32 _tmp"; " \
178 "push %"_tmp"; " \
179 "push %"_tmp"; " \
180 "movl %"_msk",%"_LO32 _tmp"; " \
181 "andl %"_LO32 _tmp",("_STK"); " \
182 "pushf; " \
183 "notl %"_LO32 _tmp"; " \
184 "andl %"_LO32 _tmp",("_STK"); " \
185 "andl %"_LO32 _tmp","__stringify(BITS_PER_LONG/4)"("_STK"); " \
186 "pop %"_tmp"; " \
187 "orl %"_LO32 _tmp",("_STK"); " \
188 "popf; " \
189 "pop %"_sav"; "
6aa8b732
AK		 190
191/* After executing instruction: write-back necessary bits in EFLAGS. */
192#define _POST_EFLAGS(_sav, _msk, _tmp) \
193 /* _sav |= EFLAGS & _msk; */ \
194 "pushf; " \
195 "pop %"_tmp"; " \
196 "andl %"_msk",%"_LO32 _tmp"; " \
197 "orl %"_LO32 _tmp",%"_sav"; "
198
dda96d8f
AK		 199#ifdef CONFIG_X86_64
200#define ON64(x) x
201#else
202#define ON64(x)
203#endif
204
b3b3d25a 205#define ____emulate_2op(_op, _src, _dst, _eflags, _x, _y, _suffix, _dsttype) \
6b7ad61f
AK		 206 do { \
207 __asm__ __volatile__ ( \
208 _PRE_EFLAGS("0", "4", "2") \
209 _op _suffix " %"_x"3,%1; " \
210 _POST_EFLAGS("0", "4", "2") \
fb2c2641 211 : "=m" (_eflags), "+q" (*(_dsttype*)&(_dst).val),\
6b7ad61f
AK		 212 "=&r" (_tmp) \
213 : _y ((_src).val), "i" (EFLAGS_MASK)); \
f3fd92fb 214 } while (0)
6b7ad61f
AK		 215
216
6aa8b732
AK		 217/* Raw emulation: instruction has two explicit operands. */
218#define __emulate_2op_nobyte(_op,_src,_dst,_eflags,_wx,_wy,_lx,_ly,_qx,_qy) \
6b7ad61f
AK		 219 do { \
220 unsigned long _tmp; \
221 \
222 switch ((_dst).bytes) { \
223 case 2: \
b3b3d25a 224 ____emulate_2op(_op,_src,_dst,_eflags,_wx,_wy,"w",u16);\
6b7ad61f
AK		 225 break; \
226 case 4: \
b3b3d25a 227 ____emulate_2op(_op,_src,_dst,_eflags,_lx,_ly,"l",u32);\
6b7ad61f
AK		 228 break; \
229 case 8: \
b3b3d25a 230 ON64(____emulate_2op(_op,_src,_dst,_eflags,_qx,_qy,"q",u64)); \
6b7ad61f
AK		 231 break; \
232 } \
6aa8b732
AK		 233 } while (0)
234
235#define __emulate_2op(_op,_src,_dst,_eflags,_bx,_by,_wx,_wy,_lx,_ly,_qx,_qy) \
236 do { \
6b7ad61f 237 unsigned long _tmp; \
d77c26fc 238 switch ((_dst).bytes) { \
6aa8b732 239 case 1: \
b3b3d25a 240 ____emulate_2op(_op,_src,_dst,_eflags,_bx,_by,"b",u8); \
6aa8b732
AK		 241 break; \
242 default: \
243 __emulate_2op_nobyte(_op, _src, _dst, _eflags, \
244 _wx, _wy, _lx, _ly, _qx, _qy); \
245 break; \
246 } \
247 } while (0)
248
249/* Source operand is byte-sized and may be restricted to just %cl. */
250#define emulate_2op_SrcB(_op, _src, _dst, _eflags) \
251 __emulate_2op(_op, _src, _dst, _eflags, \
252 "b", "c", "b", "c", "b", "c", "b", "c")
253
254/* Source operand is byte, word, long or quad sized. */
255#define emulate_2op_SrcV(_op, _src, _dst, _eflags) \
256 __emulate_2op(_op, _src, _dst, _eflags, \
257 "b", "q", "w", "r", _LO32, "r", "", "r")
258
259/* Source operand is word, long or quad sized. */
260#define emulate_2op_SrcV_nobyte(_op, _src, _dst, _eflags) \
261 __emulate_2op_nobyte(_op, _src, _dst, _eflags, \
262 "w", "r", _LO32, "r", "", "r")
263
d175226a 264/* Instruction has three operands and one operand is stored in ECX register */
7295261c
AK		 265#define __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, _suffix, _type) \
266 do { \
267 unsigned long _tmp; \
268 _type _clv = (_cl).val; \
269 _type _srcv = (_src).val; \
270 _type _dstv = (_dst).val; \
271 \
272 __asm__ __volatile__ ( \
273 _PRE_EFLAGS("0", "5", "2") \
274 _op _suffix " %4,%1 \n" \
275 _POST_EFLAGS("0", "5", "2") \
276 : "=m" (_eflags), "+r" (_dstv), "=&r" (_tmp) \
277 : "c" (_clv) , "r" (_srcv), "i" (EFLAGS_MASK) \
278 ); \
279 \
280 (_cl).val = (unsigned long) _clv; \
281 (_src).val = (unsigned long) _srcv; \
282 (_dst).val = (unsigned long) _dstv; \
d175226a
GT		 283 } while (0)
284
7295261c
AK		 285#define emulate_2op_cl(_op, _cl, _src, _dst, _eflags) \
286 do { \
287 switch ((_dst).bytes) { \
288 case 2: \
289 __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
290 "w", unsigned short); \
291 break; \
292 case 4: \
293 __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
294 "l", unsigned int); \
295 break; \
296 case 8: \
297 ON64(__emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
298 "q", unsigned long)); \
299 break; \
300 } \
d175226a
GT		 301 } while (0)
302
dda96d8f 303#define __emulate_1op(_op, _dst, _eflags, _suffix) \
6aa8b732
AK		 304 do { \
305 unsigned long _tmp; \
306 \
dda96d8f
AK		 307 __asm__ __volatile__ ( \
308 _PRE_EFLAGS("0", "3", "2") \
309 _op _suffix " %1; " \
310 _POST_EFLAGS("0", "3", "2") \
311 : "=m" (_eflags), "+m" ((_dst).val), \
312 "=&r" (_tmp) \
313 : "i" (EFLAGS_MASK)); \
314 } while (0)
315
316/* Instruction has only one explicit operand (no source operand). */
317#define emulate_1op(_op, _dst, _eflags) \
318 do { \
d77c26fc 319 switch ((_dst).bytes) { \
dda96d8f
AK		 320 case 1: __emulate_1op(_op, _dst, _eflags, "b"); break; \
321 case 2: __emulate_1op(_op, _dst, _eflags, "w"); break; \
322 case 4: __emulate_1op(_op, _dst, _eflags, "l"); break; \
323 case 8: ON64(__emulate_1op(_op, _dst, _eflags, "q")); break; \
6aa8b732
AK		 324 } \
325 } while (0)
326
3f9f53b0
MG		 327#define __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags, _suffix) \
328 do { \
329 unsigned long _tmp; \
330 \
331 __asm__ __volatile__ ( \
332 _PRE_EFLAGS("0", "4", "1") \
333 _op _suffix " %5; " \
334 _POST_EFLAGS("0", "4", "1") \
335 : "=m" (_eflags), "=&r" (_tmp), \
336 "+a" (_rax), "+d" (_rdx) \
337 : "i" (EFLAGS_MASK), "m" ((_src).val), \
338 "a" (_rax), "d" (_rdx)); \
339 } while (0)
340
f6b3597b
AK		 341#define __emulate_1op_rax_rdx_ex(_op, _src, _rax, _rdx, _eflags, _suffix, _ex) \
342 do { \
343 unsigned long _tmp; \
344 \
345 __asm__ __volatile__ ( \
346 _PRE_EFLAGS("0", "5", "1") \
347 "1: \n\t" \
348 _op _suffix " %6; " \
349 "2: \n\t" \
350 _POST_EFLAGS("0", "5", "1") \
351 ".pushsection .fixup,\"ax\" \n\t" \
352 "3: movb $1, %4 \n\t" \
353 "jmp 2b \n\t" \
354 ".popsection \n\t" \
355 _ASM_EXTABLE(1b, 3b) \
356 : "=m" (_eflags), "=&r" (_tmp), \
357 "+a" (_rax), "+d" (_rdx), "+qm"(_ex) \
358 : "i" (EFLAGS_MASK), "m" ((_src).val), \
359 "a" (_rax), "d" (_rdx)); \
360 } while (0)
361
3f9f53b0 362/* instruction has only one source operand, destination is implicit (e.g. mul, div, imul, idiv) */
7295261c
AK		 363#define emulate_1op_rax_rdx(_op, _src, _rax, _rdx, _eflags) \
364 do { \
365 switch((_src).bytes) { \
366 case 1: \
367 __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, \
368 _eflags, "b"); \
369 break; \
370 case 2: \
371 __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, \
372 _eflags, "w"); \
373 break; \
374 case 4: \
375 __emulate_1op_rax_rdx(_op, _src, _rax, _rdx, \
376 _eflags, "l"); \
377 break; \
378 case 8: \
379 ON64(__emulate_1op_rax_rdx(_op, _src, _rax, _rdx, \
380 _eflags, "q")); \
381 break; \
3f9f53b0
MG		 382 } \
383 } while (0)
384
f6b3597b
AK		 385#define emulate_1op_rax_rdx_ex(_op, _src, _rax, _rdx, _eflags, _ex) \
386 do { \
387 switch((_src).bytes) { \
388 case 1: \
389 __emulate_1op_rax_rdx_ex(_op, _src, _rax, _rdx, \
390 _eflags, "b", _ex); \
391 break; \
392 case 2: \
393 __emulate_1op_rax_rdx_ex(_op, _src, _rax, _rdx, \
394 _eflags, "w", _ex); \
395 break; \
396 case 4: \
397 __emulate_1op_rax_rdx_ex(_op, _src, _rax, _rdx, \
398 _eflags, "l", _ex); \
399 break; \
400 case 8: ON64( \
401 __emulate_1op_rax_rdx_ex(_op, _src, _rax, _rdx, \
402 _eflags, "q", _ex)); \
403 break; \
404 } \
405 } while (0)
406
6aa8b732
AK		 407/* Fetch next part of the instruction being emulated. */
408#define insn_fetch(_type, _size, _eip) \
409({ unsigned long _x; \
62266869 410 rc = do_insn_fetch(ctxt, ops, (_eip), &_x, (_size)); \
af5b4f7f 411 if (rc != X86EMUL_CONTINUE) \
6aa8b732
AK		 412 goto done; \
413 (_eip) += (_size); \
414 (_type)_x; \
415})
416
7295261c 417#define insn_fetch_arr(_arr, _size, _eip) \
414e6277
GN		 418({ rc = do_insn_fetch(ctxt, ops, (_eip), _arr, (_size)); \
419 if (rc != X86EMUL_CONTINUE) \
420 goto done; \
421 (_eip) += (_size); \
422})
423
8a76d7f2
JR		 424static int emulator_check_intercept(struct x86_emulate_ctxt *ctxt,
425 enum x86_intercept intercept,
426 enum x86_intercept_stage stage)
427{
428 struct x86_instruction_info info = {
429 .intercept = intercept,
430 .rep_prefix = ctxt->decode.rep_prefix,
431 .modrm_mod = ctxt->decode.modrm_mod,
432 .modrm_reg = ctxt->decode.modrm_reg,
433 .modrm_rm = ctxt->decode.modrm_rm,
434 .src_val = ctxt->decode.src.val64,
435 .src_bytes = ctxt->decode.src.bytes,
436 .dst_bytes = ctxt->decode.dst.bytes,
437 .ad_bytes = ctxt->decode.ad_bytes,
438 .next_rip = ctxt->eip,
439 };
440
2953538e 441 return ctxt->ops->intercept(ctxt, &info, stage);
8a76d7f2
JR		 442}
443
ddcb2885
HH		 444static inline unsigned long ad_mask(struct decode_cache *c)
445{
446 return (1UL << (c->ad_bytes << 3)) - 1;
447}
448
6aa8b732 449/* Access/update address held in a register, based on addressing mode. */
e4706772
HH		 450static inline unsigned long
451address_mask(struct decode_cache *c, unsigned long reg)
452{
453 if (c->ad_bytes == sizeof(unsigned long))
454 return reg;
455 else
456 return reg & ad_mask(c);
457}
458
459static inline unsigned long
90de84f5 460register_address(struct decode_cache *c, unsigned long reg)
e4706772 461{
90de84f5 462 return address_mask(c, reg);
e4706772
HH		 463}
464
7a957275
HH		 465static inline void
466register_address_increment(struct decode_cache *c, unsigned long *reg, int inc)
467{
468 if (c->ad_bytes == sizeof(unsigned long))
469 *reg += inc;
470 else
471 *reg = (*reg & ~ad_mask(c)) | ((*reg + inc) & ad_mask(c));
472}
6aa8b732 473
7a957275
HH		 474static inline void jmp_rel(struct decode_cache *c, int rel)
475{
476 register_address_increment(c, &c->eip, rel);
477}
098c937b 478
56697687
AK		 479static u32 desc_limit_scaled(struct desc_struct *desc)
480{
481 u32 limit = get_desc_limit(desc);
482
483 return desc->g ? (limit << 12) | 0xfff : limit;
484}
485
7a5b56df
AK		 486static void set_seg_override(struct decode_cache *c, int seg)
487{
488 c->has_seg_override = true;
489 c->seg_override = seg;
490}
491
79168fd1
GN		 492static unsigned long seg_base(struct x86_emulate_ctxt *ctxt,
493 struct x86_emulate_ops *ops, int seg)
7a5b56df
AK		 494{
495 if (ctxt->mode == X86EMUL_MODE_PROT64 && seg < VCPU_SREG_FS)
496 return 0;
497
4bff1e86 498 return ops->get_cached_segment_base(ctxt, seg);
7a5b56df
AK		 499}
500
90de84f5
AK		 501static unsigned seg_override(struct x86_emulate_ctxt *ctxt,
502 struct x86_emulate_ops *ops,
503 struct decode_cache *c)
7a5b56df
AK		 504{
505 if (!c->has_seg_override)
506 return 0;
507
90de84f5 508 return c->seg_override;
7a5b56df
AK		 509}
510
35d3d4a1
AK		 511static int emulate_exception(struct x86_emulate_ctxt *ctxt, int vec,
512 u32 error, bool valid)
54b8486f 513{
da9cb575
AK		 514 ctxt->exception.vector = vec;
515 ctxt->exception.error_code = error;
516 ctxt->exception.error_code_valid = valid;
35d3d4a1 517 return X86EMUL_PROPAGATE_FAULT;
54b8486f
GN		 518}
519
3b88e41a
JR		 520static int emulate_db(struct x86_emulate_ctxt *ctxt)
521{
522 return emulate_exception(ctxt, DB_VECTOR, 0, false);
523}
524
35d3d4a1 525static int emulate_gp(struct x86_emulate_ctxt *ctxt, int err)
54b8486f 526{
35d3d4a1 527 return emulate_exception(ctxt, GP_VECTOR, err, true);
54b8486f
GN		 528}
529
618ff15d
AK		 530static int emulate_ss(struct x86_emulate_ctxt *ctxt, int err)
531{
532 return emulate_exception(ctxt, SS_VECTOR, err, true);
533}
534
35d3d4a1 535static int emulate_ud(struct x86_emulate_ctxt *ctxt)
54b8486f 536{
35d3d4a1 537 return emulate_exception(ctxt, UD_VECTOR, 0, false);
54b8486f
GN		 538}
539
35d3d4a1 540static int emulate_ts(struct x86_emulate_ctxt *ctxt, int err)
54b8486f 541{
35d3d4a1 542 return emulate_exception(ctxt, TS_VECTOR, err, true);
54b8486f
GN		 543}
544
34d1f490
AK		 545static int emulate_de(struct x86_emulate_ctxt *ctxt)
546{
35d3d4a1 547 return emulate_exception(ctxt, DE_VECTOR, 0, false);
34d1f490
AK		 548}
549
1253791d
AK		 550static int emulate_nm(struct x86_emulate_ctxt *ctxt)
551{
552 return emulate_exception(ctxt, NM_VECTOR, 0, false);
553}
554
3d9b938e 555static int __linearize(struct x86_emulate_ctxt *ctxt,
52fd8b44 556 struct segmented_address addr,
3d9b938e 557 unsigned size, bool write, bool fetch,
52fd8b44
AK		 558 ulong *linear)
559{
560 struct decode_cache *c = &ctxt->decode;
618ff15d
AK		 561 struct desc_struct desc;
562 bool usable;
52fd8b44 563 ulong la;
618ff15d
AK		 564 u32 lim;
565 unsigned cpl, rpl;
52fd8b44
AK		 566
567 la = seg_base(ctxt, ctxt->ops, addr.seg) + addr.ea;
618ff15d
AK		 568 switch (ctxt->mode) {
569 case X86EMUL_MODE_REAL:
570 break;
571 case X86EMUL_MODE_PROT64:
572 if (((signed long)la << 16) >> 16 != la)
573 return emulate_gp(ctxt, 0);
574 break;
575 default:
4bff1e86
AK		 576 usable = ctxt->ops->get_cached_descriptor(ctxt, &desc, NULL,
577 addr.seg);
618ff15d
AK		 578 if (!usable)
579 goto bad;
580 /* code segment or read-only data segment */
581 if (((desc.type & 8) || !(desc.type & 2)) && write)
582 goto bad;
583 /* unreadable code segment */
3d9b938e 584 if (!fetch && (desc.type & 8) && !(desc.type & 2))
618ff15d
AK		 585 goto bad;
586 lim = desc_limit_scaled(&desc);
587 if ((desc.type & 8) || !(desc.type & 4)) {
588 /* expand-up segment */
589 if (addr.ea > lim || (u32)(addr.ea + size - 1) > lim)
590 goto bad;
591 } else {
592 /* exapand-down segment */
593 if (addr.ea <= lim || (u32)(addr.ea + size - 1) <= lim)
594 goto bad;
595 lim = desc.d ? 0xffffffff : 0xffff;
596 if (addr.ea > lim || (u32)(addr.ea + size - 1) > lim)
597 goto bad;
598 }
717746e3 599 cpl = ctxt->ops->cpl(ctxt);
4bff1e86 600 rpl = ctxt->ops->get_segment_selector(ctxt, addr.seg) & 3;
618ff15d
AK		 601 cpl = max(cpl, rpl);
602 if (!(desc.type & 8)) {
603 /* data segment */
604 if (cpl > desc.dpl)
605 goto bad;
606 } else if ((desc.type & 8) && !(desc.type & 4)) {
607 /* nonconforming code segment */
608 if (cpl != desc.dpl)
609 goto bad;
610 } else if ((desc.type & 8) && (desc.type & 4)) {
611 /* conforming code segment */
612 if (cpl < desc.dpl)
613 goto bad;
614 }
615 break;
616 }
3d9b938e 617 if (fetch ? ctxt->mode != X86EMUL_MODE_PROT64 : c->ad_bytes != 8)
52fd8b44
AK		 618 la &= (u32)-1;
619 *linear = la;
620 return X86EMUL_CONTINUE;
618ff15d
AK		 621bad:
622 if (addr.seg == VCPU_SREG_SS)
623 return emulate_ss(ctxt, addr.seg);
624 else
625 return emulate_gp(ctxt, addr.seg);
52fd8b44
AK		 626}
627
3d9b938e
NE		 628static int linearize(struct x86_emulate_ctxt *ctxt,
629 struct segmented_address addr,
630 unsigned size, bool write,
631 ulong *linear)
632{
633 return __linearize(ctxt, addr, size, write, false, linear);
634}
635
636
3ca3ac4d
AK		 637static int segmented_read_std(struct x86_emulate_ctxt *ctxt,
638 struct segmented_address addr,
639 void *data,
640 unsigned size)
641{
9fa088f4
AK		 642 int rc;
643 ulong linear;
644
83b8795a 645 rc = linearize(ctxt, addr, size, false, &linear);
9fa088f4
AK		 646 if (rc != X86EMUL_CONTINUE)
647 return rc;
0f65dd70 648 return ctxt->ops->read_std(ctxt, linear, data, size, &ctxt->exception);
3ca3ac4d
AK		 649}
650
62266869
AK		 651static int do_fetch_insn_byte(struct x86_emulate_ctxt *ctxt,
652 struct x86_emulate_ops *ops,
2fb53ad8 653 unsigned long eip, u8 *dest)
62266869
AK		 654{
655 struct fetch_cache *fc = &ctxt->decode.fetch;
656 int rc;
2fb53ad8 657 int size, cur_size;
62266869 658
2fb53ad8 659 if (eip == fc->end) {
3d9b938e
NE		 660 unsigned long linear;
661 struct segmented_address addr = { .seg=VCPU_SREG_CS, .ea=eip};
2fb53ad8
AK		 662 cur_size = fc->end - fc->start;
663 size = min(15UL - cur_size, PAGE_SIZE - offset_in_page(eip));
3d9b938e
NE		 664 rc = __linearize(ctxt, addr, size, false, true, &linear);
665 if (rc != X86EMUL_CONTINUE)
666 return rc;
0f65dd70
AK		 667 rc = ops->fetch(ctxt, linear, fc->data + cur_size,
668 size, &ctxt->exception);
3e2815e9 669 if (rc != X86EMUL_CONTINUE)
62266869 670 return rc;
2fb53ad8 671 fc->end += size;
62266869 672 }
2fb53ad8 673 *dest = fc->data[eip - fc->start];
3e2815e9 674 return X86EMUL_CONTINUE;
62266869
AK		 675}
676
677static int do_insn_fetch(struct x86_emulate_ctxt *ctxt,
678 struct x86_emulate_ops *ops,
679 unsigned long eip, void *dest, unsigned size)
680{
3e2815e9 681 int rc;
62266869 682
eb3c79e6 683 /* x86 instructions are limited to 15 bytes. */
063db061 684 if (eip + size - ctxt->eip > 15)
eb3c79e6 685 return X86EMUL_UNHANDLEABLE;
62266869
AK		 686 while (size--) {
687 rc = do_fetch_insn_byte(ctxt, ops, eip++, dest++);
3e2815e9 688 if (rc != X86EMUL_CONTINUE)
62266869
AK		 689 return rc;
690 }
3e2815e9 691 return X86EMUL_CONTINUE;
62266869
AK		 692}
693
1e3c5cb0
RR		 694/*
695 * Given the 'reg' portion of a ModRM byte, and a register block, return a
696 * pointer into the block that addresses the relevant register.
697 * @highbyte_regs specifies whether to decode AH,CH,DH,BH.
698 */
699static void *decode_register(u8 modrm_reg, unsigned long *regs,
700 int highbyte_regs)
6aa8b732
AK		 701{
702 void *p;
703
704 p = &regs[modrm_reg];
705 if (highbyte_regs && modrm_reg >= 4 && modrm_reg < 8)
706 p = (unsigned char *)&regs[modrm_reg & 3] + 1;
707 return p;
708}
709
710static int read_descriptor(struct x86_emulate_ctxt *ctxt,
711 struct x86_emulate_ops *ops,
90de84f5 712 struct segmented_address addr,
6aa8b732
AK		 713 u16 *size, unsigned long *address, int op_bytes)
714{
715 int rc;
716
717 if (op_bytes == 2)
718 op_bytes = 3;
719 *address = 0;
3ca3ac4d 720 rc = segmented_read_std(ctxt, addr, size, 2);
1b30eaa8 721 if (rc != X86EMUL_CONTINUE)
6aa8b732 722 return rc;
30b31ab6 723 addr.ea += 2;
3ca3ac4d 724 rc = segmented_read_std(ctxt, addr, address, op_bytes);
6aa8b732
AK		 725 return rc;
726}
727
bbe9abbd
NK		 728static int test_cc(unsigned int condition, unsigned int flags)
729{
730 int rc = 0;
731
732 switch ((condition & 15) >> 1) {
733 case 0: /* o */
734 rc |= (flags & EFLG_OF);
735 break;
736 case 1: /* b/c/nae */
737 rc |= (flags & EFLG_CF);
738 break;
739 case 2: /* z/e */
740 rc |= (flags & EFLG_ZF);
741 break;
742 case 3: /* be/na */
743 rc |= (flags & (EFLG_CF|EFLG_ZF));
744 break;
745 case 4: /* s */
746 rc |= (flags & EFLG_SF);
747 break;
748 case 5: /* p/pe */
749 rc |= (flags & EFLG_PF);
750 break;
751 case 7: /* le/ng */
752 rc |= (flags & EFLG_ZF);
753 /* fall through */
754 case 6: /* l/nge */
755 rc |= (!(flags & EFLG_SF) != !(flags & EFLG_OF));
756 break;
757 }
758
759 /* Odd condition identifiers (lsb == 1) have inverted sense. */
760 return (!!rc ^ (condition & 1));
761}
762
91ff3cb4
AK		 763static void fetch_register_operand(struct operand *op)
764{
765 switch (op->bytes) {
766 case 1:
767 op->val = *(u8 *)op->addr.reg;
768 break;
769 case 2:
770 op->val = *(u16 *)op->addr.reg;
771 break;
772 case 4:
773 op->val = *(u32 *)op->addr.reg;
774 break;
775 case 8:
776 op->val = *(u64 *)op->addr.reg;
777 break;
778 }
779}
780
1253791d
AK		 781static void read_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data, int reg)
782{
783 ctxt->ops->get_fpu(ctxt);
784 switch (reg) {
785 case 0: asm("movdqu %%xmm0, %0" : "=m"(*data)); break;
786 case 1: asm("movdqu %%xmm1, %0" : "=m"(*data)); break;
787 case 2: asm("movdqu %%xmm2, %0" : "=m"(*data)); break;
788 case 3: asm("movdqu %%xmm3, %0" : "=m"(*data)); break;
789 case 4: asm("movdqu %%xmm4, %0" : "=m"(*data)); break;
790 case 5: asm("movdqu %%xmm5, %0" : "=m"(*data)); break;
791 case 6: asm("movdqu %%xmm6, %0" : "=m"(*data)); break;
792 case 7: asm("movdqu %%xmm7, %0" : "=m"(*data)); break;
793#ifdef CONFIG_X86_64
794 case 8: asm("movdqu %%xmm8, %0" : "=m"(*data)); break;
795 case 9: asm("movdqu %%xmm9, %0" : "=m"(*data)); break;
796 case 10: asm("movdqu %%xmm10, %0" : "=m"(*data)); break;
797 case 11: asm("movdqu %%xmm11, %0" : "=m"(*data)); break;
798 case 12: asm("movdqu %%xmm12, %0" : "=m"(*data)); break;
799 case 13: asm("movdqu %%xmm13, %0" : "=m"(*data)); break;
800 case 14: asm("movdqu %%xmm14, %0" : "=m"(*data)); break;
801 case 15: asm("movdqu %%xmm15, %0" : "=m"(*data)); break;
802#endif
803 default: BUG();
804 }
805 ctxt->ops->put_fpu(ctxt);
806}
807
808static void write_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data,
809 int reg)
810{
811 ctxt->ops->get_fpu(ctxt);
812 switch (reg) {
813 case 0: asm("movdqu %0, %%xmm0" : : "m"(*data)); break;
814 case 1: asm("movdqu %0, %%xmm1" : : "m"(*data)); break;
815 case 2: asm("movdqu %0, %%xmm2" : : "m"(*data)); break;
816 case 3: asm("movdqu %0, %%xmm3" : : "m"(*data)); break;
817 case 4: asm("movdqu %0, %%xmm4" : : "m"(*data)); break;
818 case 5: asm("movdqu %0, %%xmm5" : : "m"(*data)); break;
819 case 6: asm("movdqu %0, %%xmm6" : : "m"(*data)); break;
820 case 7: asm("movdqu %0, %%xmm7" : : "m"(*data)); break;
821#ifdef CONFIG_X86_64
822 case 8: asm("movdqu %0, %%xmm8" : : "m"(*data)); break;
823 case 9: asm("movdqu %0, %%xmm9" : : "m"(*data)); break;
824 case 10: asm("movdqu %0, %%xmm10" : : "m"(*data)); break;
825 case 11: asm("movdqu %0, %%xmm11" : : "m"(*data)); break;
826 case 12: asm("movdqu %0, %%xmm12" : : "m"(*data)); break;
827 case 13: asm("movdqu %0, %%xmm13" : : "m"(*data)); break;
828 case 14: asm("movdqu %0, %%xmm14" : : "m"(*data)); break;
829 case 15: asm("movdqu %0, %%xmm15" : : "m"(*data)); break;
830#endif
831 default: BUG();
832 }
833 ctxt->ops->put_fpu(ctxt);
834}
835
836static void decode_register_operand(struct x86_emulate_ctxt *ctxt,
837 struct operand *op,
3c118e24 838 struct decode_cache *c,
3c118e24
AK		 839 int inhibit_bytereg)
840{
33615aa9 841 unsigned reg = c->modrm_reg;
9f1ef3f8 842 int highbyte_regs = c->rex_prefix == 0;
33615aa9
AK		 843
844 if (!(c->d & ModRM))
845 reg = (c->b & 7) | ((c->rex_prefix & 1) << 3);
1253791d
AK		 846
847 if (c->d & Sse) {
848 op->type = OP_XMM;
849 op->bytes = 16;
850 op->addr.xmm = reg;
851 read_sse_reg(ctxt, &op->vec_val, reg);
852 return;
853 }
854
3c118e24
AK		 855 op->type = OP_REG;
856 if ((c->d & ByteOp) && !inhibit_bytereg) {
1a6440ae 857 op->addr.reg = decode_register(reg, c->regs, highbyte_regs);
3c118e24
AK		 858 op->bytes = 1;
859 } else {
1a6440ae 860 op->addr.reg = decode_register(reg, c->regs, 0);
3c118e24 861 op->bytes = c->op_bytes;
3c118e24 862 }
91ff3cb4 863 fetch_register_operand(op);
3c118e24
AK		 864 op->orig_val = op->val;
865}
866
1c73ef66 867static int decode_modrm(struct x86_emulate_ctxt *ctxt,
2dbd0dd7
AK		 868 struct x86_emulate_ops *ops,
869 struct operand *op)
1c73ef66
AK		 870{
871 struct decode_cache *c = &ctxt->decode;
872 u8 sib;
f5b4edcd 873 int index_reg = 0, base_reg = 0, scale;
3e2815e9 874 int rc = X86EMUL_CONTINUE;
2dbd0dd7 875 ulong modrm_ea = 0;
1c73ef66
AK		 876
877 if (c->rex_prefix) {
878 c->modrm_reg = (c->rex_prefix & 4) << 1; /* REX.R */
879 index_reg = (c->rex_prefix & 2) << 2; /* REX.X */
880 c->modrm_rm = base_reg = (c->rex_prefix & 1) << 3; /* REG.B */
881 }
882
883 c->modrm = insn_fetch(u8, 1, c->eip);
884 c->modrm_mod |= (c->modrm & 0xc0) >> 6;
885 c->modrm_reg |= (c->modrm & 0x38) >> 3;
886 c->modrm_rm |= (c->modrm & 0x07);
09ee57cd 887 c->modrm_seg = VCPU_SREG_DS;
1c73ef66
AK		 888
889 if (c->modrm_mod == 3) {
2dbd0dd7
AK		 890 op->type = OP_REG;
891 op->bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
892 op->addr.reg = decode_register(c->modrm_rm,
107d6d2e 893 c->regs, c->d & ByteOp);
1253791d
AK		 894 if (c->d & Sse) {
895 op->type = OP_XMM;
896 op->bytes = 16;
897 op->addr.xmm = c->modrm_rm;
898 read_sse_reg(ctxt, &op->vec_val, c->modrm_rm);
899 return rc;
900 }
2dbd0dd7 901 fetch_register_operand(op);
1c73ef66
AK		 902 return rc;
903 }
904
2dbd0dd7
AK		 905 op->type = OP_MEM;
906
1c73ef66
AK		 907 if (c->ad_bytes == 2) {
908 unsigned bx = c->regs[VCPU_REGS_RBX];
909 unsigned bp = c->regs[VCPU_REGS_RBP];
910 unsigned si = c->regs[VCPU_REGS_RSI];
911 unsigned di = c->regs[VCPU_REGS_RDI];
912
913 /* 16-bit ModR/M decode. */
914 switch (c->modrm_mod) {
915 case 0:
916 if (c->modrm_rm == 6)
2dbd0dd7 917 modrm_ea += insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 918 break;
919 case 1:
2dbd0dd7 920 modrm_ea += insn_fetch(s8, 1, c->eip);
1c73ef66
AK		 921 break;
922 case 2:
2dbd0dd7 923 modrm_ea += insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 924 break;
925 }
926 switch (c->modrm_rm) {
927 case 0:
2dbd0dd7 928 modrm_ea += bx + si;
1c73ef66
AK		 929 break;
930 case 1:
2dbd0dd7 931 modrm_ea += bx + di;
1c73ef66
AK		 932 break;
933 case 2:
2dbd0dd7 934 modrm_ea += bp + si;
1c73ef66
AK		 935 break;
936 case 3:
2dbd0dd7 937 modrm_ea += bp + di;
1c73ef66
AK		 938 break;
939 case 4:
2dbd0dd7 940 modrm_ea += si;
1c73ef66
AK		 941 break;
942 case 5:
2dbd0dd7 943 modrm_ea += di;
1c73ef66
AK		 944 break;
945 case 6:
946 if (c->modrm_mod != 0)
2dbd0dd7 947 modrm_ea += bp;
1c73ef66
AK		 948 break;
949 case 7:
2dbd0dd7 950 modrm_ea += bx;
1c73ef66
AK		 951 break;
952 }
953 if (c->modrm_rm == 2 || c->modrm_rm == 3 ||
954 (c->modrm_rm == 6 && c->modrm_mod != 0))
09ee57cd 955 c->modrm_seg = VCPU_SREG_SS;
2dbd0dd7 956 modrm_ea = (u16)modrm_ea;
1c73ef66
AK		 957 } else {
958 /* 32/64-bit ModR/M decode. */
84411d85 959 if ((c->modrm_rm & 7) == 4) {
1c73ef66
AK		 960 sib = insn_fetch(u8, 1, c->eip);
961 index_reg |= (sib >> 3) & 7;
962 base_reg |= sib & 7;
963 scale = sib >> 6;
964
dc71d0f1 965 if ((base_reg & 7) == 5 && c->modrm_mod == 0)
2dbd0dd7 966 modrm_ea += insn_fetch(s32, 4, c->eip);
dc71d0f1 967 else
2dbd0dd7 968 modrm_ea += c->regs[base_reg];
dc71d0f1 969 if (index_reg != 4)
2dbd0dd7 970 modrm_ea += c->regs[index_reg] << scale;
84411d85
AK		 971 } else if ((c->modrm_rm & 7) == 5 && c->modrm_mod == 0) {
972 if (ctxt->mode == X86EMUL_MODE_PROT64)
f5b4edcd 973 c->rip_relative = 1;
84411d85 974 } else
2dbd0dd7 975 modrm_ea += c->regs[c->modrm_rm];
1c73ef66
AK		 976 switch (c->modrm_mod) {
977 case 0:
978 if (c->modrm_rm == 5)
2dbd0dd7 979 modrm_ea += insn_fetch(s32, 4, c->eip);
1c73ef66
AK		 980 break;
981 case 1:
2dbd0dd7 982 modrm_ea += insn_fetch(s8, 1, c->eip);
1c73ef66
AK		 983 break;
984 case 2:
2dbd0dd7 985 modrm_ea += insn_fetch(s32, 4, c->eip);
1c73ef66
AK		 986 break;
987 }
988 }
90de84f5 989 op->addr.mem.ea = modrm_ea;
1c73ef66
AK		 990done:
991 return rc;
992}
993
994static int decode_abs(struct x86_emulate_ctxt *ctxt,
2dbd0dd7
AK		 995 struct x86_emulate_ops *ops,
996 struct operand *op)
1c73ef66
AK		 997{
998 struct decode_cache *c = &ctxt->decode;
3e2815e9 999 int rc = X86EMUL_CONTINUE;
1c73ef66 1000
2dbd0dd7 1001 op->type = OP_MEM;
1c73ef66
AK		 1002 switch (c->ad_bytes) {
1003 case 2:
90de84f5 1004 op->addr.mem.ea = insn_fetch(u16, 2, c->eip);
1c73ef66
AK		 1005 break;
1006 case 4:
90de84f5 1007 op->addr.mem.ea = insn_fetch(u32, 4, c->eip);
1c73ef66
AK		 1008 break;
1009 case 8:
90de84f5 1010 op->addr.mem.ea = insn_fetch(u64, 8, c->eip);
1c73ef66
AK		 1011 break;
1012 }
1013done:
1014 return rc;
1015}
1016
35c843c4
WY		 1017static void fetch_bit_operand(struct decode_cache *c)
1018{
7129eeca 1019 long sv = 0, mask;
35c843c4 1020
3885f18f 1021 if (c->dst.type == OP_MEM && c->src.type == OP_REG) {
35c843c4
WY		 1022 mask = ~(c->dst.bytes * 8 - 1);
1023
1024 if (c->src.bytes == 2)
1025 sv = (s16)c->src.val & (s16)mask;
1026 else if (c->src.bytes == 4)
1027 sv = (s32)c->src.val & (s32)mask;
1028
90de84f5 1029 c->dst.addr.mem.ea += (sv >> 3);
35c843c4 1030 }
ba7ff2b7
WY		 1031
1032 /* only subword offset */
1033 c->src.val &= (c->dst.bytes << 3) - 1;
35c843c4
WY		 1034}
1035
dde7e6d1
AK		 1036static int read_emulated(struct x86_emulate_ctxt *ctxt,
1037 struct x86_emulate_ops *ops,
1038 unsigned long addr, void *dest, unsigned size)
6aa8b732 1039{
dde7e6d1
AK		 1040 int rc;
1041 struct read_cache *mc = &ctxt->decode.mem_read;
6aa8b732 1042
dde7e6d1
AK		 1043 while (size) {
1044 int n = min(size, 8u);
1045 size -= n;
1046 if (mc->pos < mc->end)
1047 goto read_cached;
5cd21917 1048
0f65dd70
AK		 1049 rc = ops->read_emulated(ctxt, addr, mc->data + mc->end, n,
1050 &ctxt->exception);
dde7e6d1
AK		 1051 if (rc != X86EMUL_CONTINUE)
1052 return rc;
1053 mc->end += n;
6aa8b732 1054
dde7e6d1
AK		 1055 read_cached:
1056 memcpy(dest, mc->data + mc->pos, n);
1057 mc->pos += n;
1058 dest += n;
1059 addr += n;
6aa8b732 1060 }
dde7e6d1
AK		 1061 return X86EMUL_CONTINUE;
1062}
6aa8b732 1063
3ca3ac4d
AK		 1064static int segmented_read(struct x86_emulate_ctxt *ctxt,
1065 struct segmented_address addr,
1066 void *data,
1067 unsigned size)
1068{
9fa088f4
AK		 1069 int rc;
1070 ulong linear;
1071
83b8795a 1072 rc = linearize(ctxt, addr, size, false, &linear);
9fa088f4
AK		 1073 if (rc != X86EMUL_CONTINUE)
1074 return rc;
1075 return read_emulated(ctxt, ctxt->ops, linear, data, size);
3ca3ac4d
AK		 1076}
1077
1078static int segmented_write(struct x86_emulate_ctxt *ctxt,
1079 struct segmented_address addr,
1080 const void *data,
1081 unsigned size)
1082{
9fa088f4
AK		 1083 int rc;
1084 ulong linear;
1085
83b8795a 1086 rc = linearize(ctxt, addr, size, true, &linear);
9fa088f4
AK		 1087 if (rc != X86EMUL_CONTINUE)
1088 return rc;
0f65dd70
AK		 1089 return ctxt->ops->write_emulated(ctxt, linear, data, size,
1090 &ctxt->exception);
3ca3ac4d
AK		 1091}
1092
1093static int segmented_cmpxchg(struct x86_emulate_ctxt *ctxt,
1094 struct segmented_address addr,
1095 const void *orig_data, const void *data,
1096 unsigned size)
1097{
9fa088f4
AK		 1098 int rc;
1099 ulong linear;
1100
83b8795a 1101 rc = linearize(ctxt, addr, size, true, &linear);
9fa088f4
AK		 1102 if (rc != X86EMUL_CONTINUE)
1103 return rc;
0f65dd70
AK		 1104 return ctxt->ops->cmpxchg_emulated(ctxt, linear, orig_data, data,
1105 size, &ctxt->exception);
3ca3ac4d
AK		 1106}
1107
dde7e6d1
AK		 1108static int pio_in_emulated(struct x86_emulate_ctxt *ctxt,
1109 struct x86_emulate_ops *ops,
1110 unsigned int size, unsigned short port,
1111 void *dest)
1112{
1113 struct read_cache *rc = &ctxt->decode.io_read;
b4c6abfe 1114
dde7e6d1
AK		 1115 if (rc->pos == rc->end) { /* refill pio read ahead */
1116 struct decode_cache *c = &ctxt->decode;
1117 unsigned int in_page, n;
1118 unsigned int count = c->rep_prefix ?
1119 address_mask(c, c->regs[VCPU_REGS_RCX]) : 1;
1120 in_page = (ctxt->eflags & EFLG_DF) ?
1121 offset_in_page(c->regs[VCPU_REGS_RDI]) :
1122 PAGE_SIZE - offset_in_page(c->regs[VCPU_REGS_RDI]);
1123 n = min(min(in_page, (unsigned int)sizeof(rc->data)) / size,
1124 count);
1125 if (n == 0)
1126 n = 1;
1127 rc->pos = rc->end = 0;
ca1d4a9e 1128 if (!ops->pio_in_emulated(ctxt, size, port, rc->data, n))
dde7e6d1
AK		 1129 return 0;
1130 rc->end = n * size;
6aa8b732
AK		 1131 }
1132
dde7e6d1
AK		 1133 memcpy(dest, rc->data + rc->pos, size);
1134 rc->pos += size;
1135 return 1;
1136}
6aa8b732 1137
dde7e6d1
AK		 1138static void get_descriptor_table_ptr(struct x86_emulate_ctxt *ctxt,
1139 struct x86_emulate_ops *ops,
1140 u16 selector, struct desc_ptr *dt)
1141{
1142 if (selector & 1 << 2) {
1143 struct desc_struct desc;
1144 memset (dt, 0, sizeof *dt);
4bff1e86
AK		 1145 if (!ops->get_cached_descriptor(ctxt, &desc, NULL,
1146 VCPU_SREG_LDTR))
dde7e6d1 1147 return;
e09d082c 1148
dde7e6d1
AK		 1149 dt->size = desc_limit_scaled(&desc); /* what if limit > 65535? */
1150 dt->address = get_desc_base(&desc);
1151 } else
4bff1e86 1152 ops->get_gdt(ctxt, dt);
dde7e6d1 1153}
120df890 1154
dde7e6d1
AK		 1155/* allowed just for 8 bytes segments */
1156static int read_segment_descriptor(struct x86_emulate_ctxt *ctxt,
1157 struct x86_emulate_ops *ops,
1158 u16 selector, struct desc_struct *desc)
1159{
1160 struct desc_ptr dt;
1161 u16 index = selector >> 3;
1162 int ret;
dde7e6d1 1163 ulong addr;
120df890 1164
dde7e6d1 1165 get_descriptor_table_ptr(ctxt, ops, selector, &dt);
120df890 1166
35d3d4a1
AK		 1167 if (dt.size < index * 8 + 7)
1168 return emulate_gp(ctxt, selector & 0xfffc);
dde7e6d1 1169 addr = dt.address + index * 8;
0f65dd70 1170 ret = ops->read_std(ctxt, addr, desc, sizeof *desc, &ctxt->exception);
e09d082c 1171
dde7e6d1
AK		 1172 return ret;
1173}
ef65c889 1174
dde7e6d1
AK		 1175/* allowed just for 8 bytes segments */
1176static int write_segment_descriptor(struct x86_emulate_ctxt *ctxt,
1177 struct x86_emulate_ops *ops,
1178 u16 selector, struct desc_struct *desc)
1179{
1180 struct desc_ptr dt;
1181 u16 index = selector >> 3;
dde7e6d1
AK		 1182 ulong addr;
1183 int ret;
6aa8b732 1184
dde7e6d1 1185 get_descriptor_table_ptr(ctxt, ops, selector, &dt);
6e3d5dfb 1186
35d3d4a1
AK		 1187 if (dt.size < index * 8 + 7)
1188 return emulate_gp(ctxt, selector & 0xfffc);
6aa8b732 1189
dde7e6d1 1190 addr = dt.address + index * 8;
0f65dd70 1191 ret = ops->write_std(ctxt, addr, desc, sizeof *desc, &ctxt->exception);
c7e75a3d 1192
dde7e6d1
AK		 1193 return ret;
1194}
c7e75a3d 1195
5601d05b 1196/* Does not support long mode */
dde7e6d1
AK		 1197static int load_segment_descriptor(struct x86_emulate_ctxt *ctxt,
1198 struct x86_emulate_ops *ops,
1199 u16 selector, int seg)
1200{
1201 struct desc_struct seg_desc;
1202 u8 dpl, rpl, cpl;
1203 unsigned err_vec = GP_VECTOR;
1204 u32 err_code = 0;
1205 bool null_selector = !(selector & ~0x3); /* 0000-0003 are null */
1206 int ret;
69f55cb1 1207
dde7e6d1 1208 memset(&seg_desc, 0, sizeof seg_desc);
69f55cb1 1209
dde7e6d1
AK		 1210 if ((seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)
1211 || ctxt->mode == X86EMUL_MODE_REAL) {
1212 /* set real mode segment descriptor */
1213 set_desc_base(&seg_desc, selector << 4);
1214 set_desc_limit(&seg_desc, 0xffff);
1215 seg_desc.type = 3;
1216 seg_desc.p = 1;
1217 seg_desc.s = 1;
1218 goto load;
1219 }
1220
1221 /* NULL selector is not valid for TR, CS and SS */
1222 if ((seg == VCPU_SREG_CS || seg == VCPU_SREG_SS || seg == VCPU_SREG_TR)
1223 && null_selector)
1224 goto exception;
1225
1226 /* TR should be in GDT only */
1227 if (seg == VCPU_SREG_TR && (selector & (1 << 2)))
1228 goto exception;
1229
1230 if (null_selector) /* for NULL selector skip all following checks */
1231 goto load;
1232
1233 ret = read_segment_descriptor(ctxt, ops, selector, &seg_desc);
1234 if (ret != X86EMUL_CONTINUE)
1235 return ret;
1236
1237 err_code = selector & 0xfffc;
1238 err_vec = GP_VECTOR;
1239
1240 /* can't load system descriptor into segment selecor */
1241 if (seg <= VCPU_SREG_GS && !seg_desc.s)
1242 goto exception;
1243
1244 if (!seg_desc.p) {
1245 err_vec = (seg == VCPU_SREG_SS) ? SS_VECTOR : NP_VECTOR;
1246 goto exception;
1247 }
1248
1249 rpl = selector & 3;
1250 dpl = seg_desc.dpl;
717746e3 1251 cpl = ops->cpl(ctxt);
dde7e6d1
AK		 1252
1253 switch (seg) {
1254 case VCPU_SREG_SS:
1255 /*
1256 * segment is not a writable data segment or segment
1257 * selector's RPL != CPL or segment selector's RPL != CPL
1258 */
1259 if (rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl)
1260 goto exception;
6aa8b732 1261 break;
dde7e6d1
AK		 1262 case VCPU_SREG_CS:
1263 if (!(seg_desc.type & 8))
1264 goto exception;
1265
1266 if (seg_desc.type & 4) {
1267 /* conforming */
1268 if (dpl > cpl)
1269 goto exception;
1270 } else {
1271 /* nonconforming */
1272 if (rpl > cpl || dpl != cpl)
1273 goto exception;
1274 }
1275 /* CS(RPL) <- CPL */
1276 selector = (selector & 0xfffc) | cpl;
6aa8b732 1277 break;
dde7e6d1
AK		 1278 case VCPU_SREG_TR:
1279 if (seg_desc.s || (seg_desc.type != 1 && seg_desc.type != 9))
1280 goto exception;
1281 break;
1282 case VCPU_SREG_LDTR:
1283 if (seg_desc.s || seg_desc.type != 2)
1284 goto exception;
1285 break;
1286 default: /* DS, ES, FS, or GS */
4e62417b 1287 /*
dde7e6d1
AK		 1288 * segment is not a data or readable code segment or
1289 * ((segment is a data or nonconforming code segment)
1290 * and (both RPL and CPL > DPL))
4e62417b 1291 */
dde7e6d1
AK		 1292 if ((seg_desc.type & 0xa) == 0x8 ||
1293 (((seg_desc.type & 0xc) != 0xc) &&
1294 (rpl > dpl && cpl > dpl)))
1295 goto exception;
6aa8b732 1296 break;
dde7e6d1
AK		 1297 }
1298
1299 if (seg_desc.s) {
1300 /* mark segment as accessed */
1301 seg_desc.type |= 1;
1302 ret = write_segment_descriptor(ctxt, ops, selector, &seg_desc);
1303 if (ret != X86EMUL_CONTINUE)
1304 return ret;
1305 }
1306load:
4bff1e86
AK		 1307 ops->set_segment_selector(ctxt, selector, seg);
1308 ops->set_cached_descriptor(ctxt, &seg_desc, 0, seg);
dde7e6d1
AK		 1309 return X86EMUL_CONTINUE;
1310exception:
1311 emulate_exception(ctxt, err_vec, err_code, true);
1312 return X86EMUL_PROPAGATE_FAULT;
1313}
1314
31be40b3
WY		 1315static void write_register_operand(struct operand *op)
1316{
1317 /* The 4-byte case *is* correct: in 64-bit mode we zero-extend. */
1318 switch (op->bytes) {
1319 case 1:
1320 *(u8 *)op->addr.reg = (u8)op->val;
1321 break;
1322 case 2:
1323 *(u16 *)op->addr.reg = (u16)op->val;
1324 break;
1325 case 4:
1326 *op->addr.reg = (u32)op->val;
1327 break; /* 64b: zero-extend */
1328 case 8:
1329 *op->addr.reg = op->val;
1330 break;
1331 }
1332}
1333
dde7e6d1
AK		 1334static inline int writeback(struct x86_emulate_ctxt *ctxt,
1335 struct x86_emulate_ops *ops)
1336{
1337 int rc;
1338 struct decode_cache *c = &ctxt->decode;
dde7e6d1
AK		 1339
1340 switch (c->dst.type) {
1341 case OP_REG:
31be40b3 1342 write_register_operand(&c->dst);
6aa8b732 1343 break;
dde7e6d1
AK		 1344 case OP_MEM:
1345 if (c->lock_prefix)
3ca3ac4d
AK		 1346 rc = segmented_cmpxchg(ctxt,
1347 c->dst.addr.mem,
1348 &c->dst.orig_val,
1349 &c->dst.val,
1350 c->dst.bytes);
341de7e3 1351 else
3ca3ac4d
AK		 1352 rc = segmented_write(ctxt,
1353 c->dst.addr.mem,
1354 &c->dst.val,
1355 c->dst.bytes);
dde7e6d1
AK		 1356 if (rc != X86EMUL_CONTINUE)
1357 return rc;
a682e354 1358 break;
1253791d
AK		 1359 case OP_XMM:
1360 write_sse_reg(ctxt, &c->dst.vec_val, c->dst.addr.xmm);
1361 break;
dde7e6d1
AK		 1362 case OP_NONE:
1363 /* no writeback */
414e6277 1364 break;
dde7e6d1 1365 default:
414e6277 1366 break;
6aa8b732 1367 }
dde7e6d1
AK		 1368 return X86EMUL_CONTINUE;
1369}
6aa8b732 1370
4487b3b4 1371static int em_push(struct x86_emulate_ctxt *ctxt)
dde7e6d1
AK		 1372{
1373 struct decode_cache *c = &ctxt->decode;
4179bb02 1374 struct segmented_address addr;
0dc8d10f 1375
dde7e6d1 1376 register_address_increment(c, &c->regs[VCPU_REGS_RSP], -c->op_bytes);
4179bb02
TY		 1377 addr.ea = register_address(c, c->regs[VCPU_REGS_RSP]);
1378 addr.seg = VCPU_SREG_SS;
1379
1380 /* Disable writeback. */
1381 c->dst.type = OP_NONE;
1382 return segmented_write(ctxt, addr, &c->src.val, c->op_bytes);
dde7e6d1 1383}
69f55cb1 1384
dde7e6d1
AK		 1385static int emulate_pop(struct x86_emulate_ctxt *ctxt,
1386 struct x86_emulate_ops *ops,
1387 void *dest, int len)
1388{
1389 struct decode_cache *c = &ctxt->decode;
1390 int rc;
90de84f5 1391 struct segmented_address addr;
8b4caf66 1392
90de84f5
AK		 1393 addr.ea = register_address(c, c->regs[VCPU_REGS_RSP]);
1394 addr.seg = VCPU_SREG_SS;
3ca3ac4d 1395 rc = segmented_read(ctxt, addr, dest, len);
dde7e6d1
AK		 1396 if (rc != X86EMUL_CONTINUE)
1397 return rc;
1398
1399 register_address_increment(c, &c->regs[VCPU_REGS_RSP], len);
1400 return rc;
8b4caf66
LV		 1401}
1402
c54fe504
TY		 1403static int em_pop(struct x86_emulate_ctxt *ctxt)
1404{
1405 struct decode_cache *c = &ctxt->decode;
1406
1407 return emulate_pop(ctxt, ctxt->ops, &c->dst.val, c->op_bytes);
1408}
1409
dde7e6d1
AK		 1410static int emulate_popf(struct x86_emulate_ctxt *ctxt,
1411 struct x86_emulate_ops *ops,
1412 void *dest, int len)
9de41573
GN		 1413{
1414 int rc;
dde7e6d1
AK		 1415 unsigned long val, change_mask;
1416 int iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
717746e3 1417 int cpl = ops->cpl(ctxt);
9de41573 1418
dde7e6d1
AK		 1419 rc = emulate_pop(ctxt, ops, &val, len);
1420 if (rc != X86EMUL_CONTINUE)
1421 return rc;
9de41573 1422
dde7e6d1
AK		 1423 change_mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_OF
1424 | EFLG_TF | EFLG_DF | EFLG_NT | EFLG_RF | EFLG_AC | EFLG_ID;
9de41573 1425
dde7e6d1
AK		 1426 switch(ctxt->mode) {
1427 case X86EMUL_MODE_PROT64:
1428 case X86EMUL_MODE_PROT32:
1429 case X86EMUL_MODE_PROT16:
1430 if (cpl == 0)
1431 change_mask |= EFLG_IOPL;
1432 if (cpl <= iopl)
1433 change_mask |= EFLG_IF;
1434 break;
1435 case X86EMUL_MODE_VM86:
35d3d4a1
AK		 1436 if (iopl < 3)
1437 return emulate_gp(ctxt, 0);
dde7e6d1
AK		 1438 change_mask |= EFLG_IF;
1439 break;
1440 default: /* real mode */
1441 change_mask |= (EFLG_IOPL | EFLG_IF);
1442 break;
9de41573 1443 }
dde7e6d1
AK		 1444
1445 *(unsigned long *)dest =
1446 (ctxt->eflags & ~change_mask) | (val & change_mask);
1447
1448 return rc;
9de41573
GN		 1449}
1450
4179bb02
TY		 1451static int emulate_push_sreg(struct x86_emulate_ctxt *ctxt,
1452 struct x86_emulate_ops *ops, int seg)
7b262e90 1453{
dde7e6d1 1454 struct decode_cache *c = &ctxt->decode;
7b262e90 1455
4bff1e86 1456 c->src.val = ops->get_segment_selector(ctxt, seg);
7b262e90 1457
4487b3b4 1458 return em_push(ctxt);
7b262e90
GN		 1459}
1460
dde7e6d1
AK		 1461static int emulate_pop_sreg(struct x86_emulate_ctxt *ctxt,
1462 struct x86_emulate_ops *ops, int seg)
38ba30ba 1463{
dde7e6d1
AK		 1464 struct decode_cache *c = &ctxt->decode;
1465 unsigned long selector;
1466 int rc;
38ba30ba 1467
dde7e6d1
AK		 1468 rc = emulate_pop(ctxt, ops, &selector, c->op_bytes);
1469 if (rc != X86EMUL_CONTINUE)
1470 return rc;
1471
1472 rc = load_segment_descriptor(ctxt, ops, (u16)selector, seg);
1473 return rc;
38ba30ba
GN		 1474}
1475
b96a7fad 1476static int em_pusha(struct x86_emulate_ctxt *ctxt)
38ba30ba 1477{
dde7e6d1
AK		 1478 struct decode_cache *c = &ctxt->decode;
1479 unsigned long old_esp = c->regs[VCPU_REGS_RSP];
1480 int rc = X86EMUL_CONTINUE;
1481 int reg = VCPU_REGS_RAX;
38ba30ba 1482
dde7e6d1
AK		 1483 while (reg <= VCPU_REGS_RDI) {
1484 (reg == VCPU_REGS_RSP) ?
1485 (c->src.val = old_esp) : (c->src.val = c->regs[reg]);
38ba30ba 1486
4487b3b4 1487 rc = em_push(ctxt);
dde7e6d1
AK		 1488 if (rc != X86EMUL_CONTINUE)
1489 return rc;
38ba30ba 1490
dde7e6d1 1491 ++reg;
38ba30ba 1492 }
38ba30ba 1493
dde7e6d1 1494 return rc;
38ba30ba
GN		 1495}
1496
b96a7fad 1497static int em_popa(struct x86_emulate_ctxt *ctxt)
38ba30ba 1498{
dde7e6d1
AK		 1499 struct decode_cache *c = &ctxt->decode;
1500 int rc = X86EMUL_CONTINUE;
1501 int reg = VCPU_REGS_RDI;
38ba30ba 1502
dde7e6d1
AK		 1503 while (reg >= VCPU_REGS_RAX) {
1504 if (reg == VCPU_REGS_RSP) {
1505 register_address_increment(c, &c->regs[VCPU_REGS_RSP],
1506 c->op_bytes);
1507 --reg;
1508 }
38ba30ba 1509
b96a7fad 1510 rc = emulate_pop(ctxt, ctxt->ops, &c->regs[reg], c->op_bytes);
dde7e6d1
AK		 1511 if (rc != X86EMUL_CONTINUE)
1512 break;
1513 --reg;
38ba30ba 1514 }
dde7e6d1 1515 return rc;
38ba30ba
GN		 1516}
1517
6e154e56
MG		 1518int emulate_int_real(struct x86_emulate_ctxt *ctxt,
1519 struct x86_emulate_ops *ops, int irq)
1520{
1521 struct decode_cache *c = &ctxt->decode;
5c56e1cf 1522 int rc;
6e154e56
MG		 1523 struct desc_ptr dt;
1524 gva_t cs_addr;
1525 gva_t eip_addr;
1526 u16 cs, eip;
6e154e56
MG		 1527
1528 /* TODO: Add limit checks */
1529 c->src.val = ctxt->eflags;
4487b3b4 1530 rc = em_push(ctxt);
5c56e1cf
AK		 1531 if (rc != X86EMUL_CONTINUE)
1532 return rc;
6e154e56
MG		 1533
1534 ctxt->eflags &= ~(EFLG_IF | EFLG_TF | EFLG_AC);
1535
4bff1e86 1536 c->src.val = ops->get_segment_selector(ctxt, VCPU_SREG_CS);
4487b3b4 1537 rc = em_push(ctxt);
5c56e1cf
AK		 1538 if (rc != X86EMUL_CONTINUE)
1539 return rc;
6e154e56
MG		 1540
1541 c->src.val = c->eip;
4487b3b4 1542 rc = em_push(ctxt);
5c56e1cf
AK		 1543 if (rc != X86EMUL_CONTINUE)
1544 return rc;
1545
4bff1e86 1546 ops->get_idt(ctxt, &dt);
6e154e56
MG		 1547
1548 eip_addr = dt.address + (irq << 2);
1549 cs_addr = dt.address + (irq << 2) + 2;
1550
0f65dd70 1551 rc = ops->read_std(ctxt, cs_addr, &cs, 2, &ctxt->exception);
6e154e56
MG		 1552 if (rc != X86EMUL_CONTINUE)
1553 return rc;
1554
0f65dd70 1555 rc = ops->read_std(ctxt, eip_addr, &eip, 2, &ctxt->exception);
6e154e56
MG		 1556 if (rc != X86EMUL_CONTINUE)
1557 return rc;
1558
1559 rc = load_segment_descriptor(ctxt, ops, cs, VCPU_SREG_CS);
1560 if (rc != X86EMUL_CONTINUE)
1561 return rc;
1562
1563 c->eip = eip;
1564
1565 return rc;
1566}
1567
1568static int emulate_int(struct x86_emulate_ctxt *ctxt,
1569 struct x86_emulate_ops *ops, int irq)
1570{
1571 switch(ctxt->mode) {
1572 case X86EMUL_MODE_REAL:
1573 return emulate_int_real(ctxt, ops, irq);
1574 case X86EMUL_MODE_VM86:
1575 case X86EMUL_MODE_PROT16:
1576 case X86EMUL_MODE_PROT32:
1577 case X86EMUL_MODE_PROT64:
1578 default:
1579 /* Protected mode interrupts unimplemented yet */
1580 return X86EMUL_UNHANDLEABLE;
1581 }
1582}
1583
dde7e6d1
AK		 1584static int emulate_iret_real(struct x86_emulate_ctxt *ctxt,
1585 struct x86_emulate_ops *ops)
38ba30ba 1586{
dde7e6d1
AK		 1587 struct decode_cache *c = &ctxt->decode;
1588 int rc = X86EMUL_CONTINUE;
1589 unsigned long temp_eip = 0;
1590 unsigned long temp_eflags = 0;
1591 unsigned long cs = 0;
1592 unsigned long mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_TF |
1593 EFLG_IF | EFLG_DF | EFLG_OF | EFLG_IOPL | EFLG_NT | EFLG_RF |
1594 EFLG_AC | EFLG_ID | (1 << 1); /* Last one is the reserved bit */
1595 unsigned long vm86_mask = EFLG_VM | EFLG_VIF | EFLG_VIP;
38ba30ba 1596
dde7e6d1 1597 /* TODO: Add stack limit check */
38ba30ba 1598
dde7e6d1 1599 rc = emulate_pop(ctxt, ops, &temp_eip, c->op_bytes);
38ba30ba 1600
dde7e6d1
AK		 1601 if (rc != X86EMUL_CONTINUE)
1602 return rc;
38ba30ba 1603
35d3d4a1
AK		 1604 if (temp_eip & ~0xffff)
1605 return emulate_gp(ctxt, 0);
38ba30ba 1606
dde7e6d1 1607 rc = emulate_pop(ctxt, ops, &cs, c->op_bytes);
38ba30ba 1608
dde7e6d1
AK		 1609 if (rc != X86EMUL_CONTINUE)
1610 return rc;
38ba30ba 1611
dde7e6d1 1612 rc = emulate_pop(ctxt, ops, &temp_eflags, c->op_bytes);
38ba30ba 1613
dde7e6d1
AK		 1614 if (rc != X86EMUL_CONTINUE)
1615 return rc;
38ba30ba 1616
dde7e6d1 1617 rc = load_segment_descriptor(ctxt, ops, (u16)cs, VCPU_SREG_CS);
38ba30ba 1618
dde7e6d1
AK		 1619 if (rc != X86EMUL_CONTINUE)
1620 return rc;
38ba30ba 1621
dde7e6d1 1622 c->eip = temp_eip;
38ba30ba 1623
38ba30ba 1624
dde7e6d1
AK		 1625 if (c->op_bytes == 4)
1626 ctxt->eflags = ((temp_eflags & mask) | (ctxt->eflags & vm86_mask));
1627 else if (c->op_bytes == 2) {
1628 ctxt->eflags &= ~0xffff;
1629 ctxt->eflags |= temp_eflags;
38ba30ba 1630 }
dde7e6d1
AK		 1631
1632 ctxt->eflags &= ~EFLG_RESERVED_ZEROS_MASK; /* Clear reserved zeros */
1633 ctxt->eflags |= EFLG_RESERVED_ONE_MASK;
1634
1635 return rc;
38ba30ba
GN		 1636}
1637
dde7e6d1
AK		 1638static inline int emulate_iret(struct x86_emulate_ctxt *ctxt,
1639 struct x86_emulate_ops* ops)
c37eda13 1640{
dde7e6d1
AK		 1641 switch(ctxt->mode) {
1642 case X86EMUL_MODE_REAL:
1643 return emulate_iret_real(ctxt, ops);
1644 case X86EMUL_MODE_VM86:
1645 case X86EMUL_MODE_PROT16:
1646 case X86EMUL_MODE_PROT32:
1647 case X86EMUL_MODE_PROT64:
c37eda13 1648 default:
dde7e6d1
AK		 1649 /* iret from protected mode unimplemented yet */
1650 return X86EMUL_UNHANDLEABLE;
c37eda13 1651 }
c37eda13
WY		 1652}
1653
dde7e6d1 1654static inline int emulate_grp1a(struct x86_emulate_ctxt *ctxt,
79168fd1 1655 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1656{
1657 struct decode_cache *c = &ctxt->decode;
1658
dde7e6d1 1659 return emulate_pop(ctxt, ops, &c->dst.val, c->dst.bytes);
8cdbd2c9
LV		 1660}
1661
dde7e6d1 1662static inline void emulate_grp2(struct x86_emulate_ctxt *ctxt)
8cdbd2c9 1663{
05f086f8 1664 struct decode_cache *c = &ctxt->decode;
8cdbd2c9
LV		 1665 switch (c->modrm_reg) {
1666 case 0: /* rol */
05f086f8 1667 emulate_2op_SrcB("rol", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1668 break;
1669 case 1: /* ror */
05f086f8 1670 emulate_2op_SrcB("ror", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1671 break;
1672 case 2: /* rcl */
05f086f8 1673 emulate_2op_SrcB("rcl", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1674 break;
1675 case 3: /* rcr */
05f086f8 1676 emulate_2op_SrcB("rcr", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1677 break;
1678 case 4: /* sal/shl */
1679 case 6: /* sal/shl */
05f086f8 1680 emulate_2op_SrcB("sal", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1681 break;
1682 case 5: /* shr */
05f086f8 1683 emulate_2op_SrcB("shr", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1684 break;
1685 case 7: /* sar */
05f086f8 1686 emulate_2op_SrcB("sar", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1687 break;
1688 }
1689}
1690
1691static inline int emulate_grp3(struct x86_emulate_ctxt *ctxt,
05f086f8 1692 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1693{
1694 struct decode_cache *c = &ctxt->decode;
3f9f53b0
MG		 1695 unsigned long *rax = &c->regs[VCPU_REGS_RAX];
1696 unsigned long *rdx = &c->regs[VCPU_REGS_RDX];
34d1f490 1697 u8 de = 0;
8cdbd2c9
LV		 1698
1699 switch (c->modrm_reg) {
1700 case 0 ... 1: /* test */
05f086f8 1701 emulate_2op_SrcV("test", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1702 break;
1703 case 2: /* not */
1704 c->dst.val = ~c->dst.val;
1705 break;
1706 case 3: /* neg */
05f086f8 1707 emulate_1op("neg", c->dst, ctxt->eflags);
8cdbd2c9 1708 break;
3f9f53b0
MG		 1709 case 4: /* mul */
1710 emulate_1op_rax_rdx("mul", c->src, *rax, *rdx, ctxt->eflags);
1711 break;
1712 case 5: /* imul */
1713 emulate_1op_rax_rdx("imul", c->src, *rax, *rdx, ctxt->eflags);
1714 break;
1715 case 6: /* div */
34d1f490
AK		 1716 emulate_1op_rax_rdx_ex("div", c->src, *rax, *rdx,
1717 ctxt->eflags, de);
3f9f53b0
MG		 1718 break;
1719 case 7: /* idiv */
34d1f490
AK		 1720 emulate_1op_rax_rdx_ex("idiv", c->src, *rax, *rdx,
1721 ctxt->eflags, de);
3f9f53b0 1722 break;
8cdbd2c9 1723 default:
8c5eee30 1724 return X86EMUL_UNHANDLEABLE;
8cdbd2c9 1725 }
34d1f490
AK		 1726 if (de)
1727 return emulate_de(ctxt);
8c5eee30 1728 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 1729}
1730
4487b3b4 1731static int emulate_grp45(struct x86_emulate_ctxt *ctxt)
8cdbd2c9
LV		 1732{
1733 struct decode_cache *c = &ctxt->decode;
4179bb02 1734 int rc = X86EMUL_CONTINUE;
8cdbd2c9
LV		 1735
1736 switch (c->modrm_reg) {
1737 case 0: /* inc */
05f086f8 1738 emulate_1op("inc", c->dst, ctxt->eflags);
8cdbd2c9
LV		 1739 break;
1740 case 1: /* dec */
05f086f8 1741 emulate_1op("dec", c->dst, ctxt->eflags);
8cdbd2c9 1742 break;
d19292e4
MG		 1743 case 2: /* call near abs */ {
1744 long int old_eip;
1745 old_eip = c->eip;
1746 c->eip = c->src.val;
1747 c->src.val = old_eip;
4487b3b4 1748 rc = em_push(ctxt);
d19292e4
MG		 1749 break;
1750 }
8cdbd2c9 1751 case 4: /* jmp abs */
fd60754e 1752 c->eip = c->src.val;
8cdbd2c9
LV		 1753 break;
1754 case 6: /* push */
4487b3b4 1755 rc = em_push(ctxt);
8cdbd2c9 1756 break;
8cdbd2c9 1757 }
4179bb02 1758 return rc;
8cdbd2c9
LV		 1759}
1760
1761static inline int emulate_grp9(struct x86_emulate_ctxt *ctxt,
69f55cb1 1762 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1763{
1764 struct decode_cache *c = &ctxt->decode;
16518d5a 1765 u64 old = c->dst.orig_val64;
8cdbd2c9
LV		 1766
1767 if (((u32) (old >> 0) != (u32) c->regs[VCPU_REGS_RAX]) ||
1768 ((u32) (old >> 32) != (u32) c->regs[VCPU_REGS_RDX])) {
8cdbd2c9
LV		 1769 c->regs[VCPU_REGS_RAX] = (u32) (old >> 0);
1770 c->regs[VCPU_REGS_RDX] = (u32) (old >> 32);
05f086f8 1771 ctxt->eflags &= ~EFLG_ZF;
8cdbd2c9 1772 } else {
16518d5a
AK		 1773 c->dst.val64 = ((u64)c->regs[VCPU_REGS_RCX] << 32) |
1774 (u32) c->regs[VCPU_REGS_RBX];
8cdbd2c9 1775
05f086f8 1776 ctxt->eflags |= EFLG_ZF;
8cdbd2c9 1777 }
1b30eaa8 1778 return X86EMUL_CONTINUE;
8cdbd2c9
LV		 1779}
1780
a77ab5ea
AK		 1781static int emulate_ret_far(struct x86_emulate_ctxt *ctxt,
1782 struct x86_emulate_ops *ops)
1783{
1784 struct decode_cache *c = &ctxt->decode;
1785 int rc;
1786 unsigned long cs;
1787
1788 rc = emulate_pop(ctxt, ops, &c->eip, c->op_bytes);
1b30eaa8 1789 if (rc != X86EMUL_CONTINUE)
a77ab5ea
AK		 1790 return rc;
1791 if (c->op_bytes == 4)
1792 c->eip = (u32)c->eip;
1793 rc = emulate_pop(ctxt, ops, &cs, c->op_bytes);
1b30eaa8 1794 if (rc != X86EMUL_CONTINUE)
a77ab5ea 1795 return rc;
2e873022 1796 rc = load_segment_descriptor(ctxt, ops, (u16)cs, VCPU_SREG_CS);
a77ab5ea
AK		 1797 return rc;
1798}
1799
09b5f4d3
WY		 1800static int emulate_load_segment(struct x86_emulate_ctxt *ctxt,
1801 struct x86_emulate_ops *ops, int seg)
1802{
1803 struct decode_cache *c = &ctxt->decode;
1804 unsigned short sel;
1805 int rc;
1806
1807 memcpy(&sel, c->src.valptr + c->op_bytes, 2);
1808
1809 rc = load_segment_descriptor(ctxt, ops, sel, seg);
1810 if (rc != X86EMUL_CONTINUE)
1811 return rc;
1812
1813 c->dst.val = c->src.val;
1814 return rc;
1815}
1816
e66bb2cc
AP		 1817static inline void
1818setup_syscalls_segments(struct x86_emulate_ctxt *ctxt,
79168fd1
GN		 1819 struct x86_emulate_ops *ops, struct desc_struct *cs,
1820 struct desc_struct *ss)
e66bb2cc 1821{
79168fd1 1822 memset(cs, 0, sizeof(struct desc_struct));
4bff1e86 1823 ops->get_cached_descriptor(ctxt, cs, NULL, VCPU_SREG_CS);
79168fd1 1824 memset(ss, 0, sizeof(struct desc_struct));
e66bb2cc
AP		 1825
1826 cs->l = 0; /* will be adjusted later */
79168fd1 1827 set_desc_base(cs, 0); /* flat segment */
e66bb2cc 1828 cs->g = 1; /* 4kb granularity */
79168fd1 1829 set_desc_limit(cs, 0xfffff); /* 4GB limit */
e66bb2cc
AP		 1830 cs->type = 0x0b; /* Read, Execute, Accessed */
1831 cs->s = 1;
1832 cs->dpl = 0; /* will be adjusted later */
79168fd1
GN		 1833 cs->p = 1;
1834 cs->d = 1;
e66bb2cc 1835
79168fd1
GN		 1836 set_desc_base(ss, 0); /* flat segment */
1837 set_desc_limit(ss, 0xfffff); /* 4GB limit */
e66bb2cc
AP		 1838 ss->g = 1; /* 4kb granularity */
1839 ss->s = 1;
1840 ss->type = 0x03; /* Read/Write, Accessed */
79168fd1 1841 ss->d = 1; /* 32bit stack segment */
e66bb2cc 1842 ss->dpl = 0;
79168fd1 1843 ss->p = 1;
e66bb2cc
AP		 1844}
1845
1846static int
3fb1b5db 1847emulate_syscall(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
e66bb2cc
AP		 1848{
1849 struct decode_cache *c = &ctxt->decode;
79168fd1 1850 struct desc_struct cs, ss;
e66bb2cc 1851 u64 msr_data;
79168fd1 1852 u16 cs_sel, ss_sel;
c2ad2bb3 1853 u64 efer = 0;
e66bb2cc
AP		 1854
1855 /* syscall is not available in real mode */
2e901c4c 1856 if (ctxt->mode == X86EMUL_MODE_REAL ||
35d3d4a1
AK		 1857 ctxt->mode == X86EMUL_MODE_VM86)
1858 return emulate_ud(ctxt);
e66bb2cc 1859
c2ad2bb3 1860 ops->get_msr(ctxt, MSR_EFER, &efer);
79168fd1 1861 setup_syscalls_segments(ctxt, ops, &cs, &ss);
e66bb2cc 1862
717746e3 1863 ops->get_msr(ctxt, MSR_STAR, &msr_data);
e66bb2cc 1864 msr_data >>= 32;
79168fd1
GN		 1865 cs_sel = (u16)(msr_data & 0xfffc);
1866 ss_sel = (u16)(msr_data + 8);
e66bb2cc 1867
c2ad2bb3 1868 if (efer & EFER_LMA) {
79168fd1 1869 cs.d = 0;
e66bb2cc
AP		 1870 cs.l = 1;
1871 }
4bff1e86
AK		 1872 ops->set_cached_descriptor(ctxt, &cs, 0, VCPU_SREG_CS);
1873 ops->set_segment_selector(ctxt, cs_sel, VCPU_SREG_CS);
1874 ops->set_cached_descriptor(ctxt, &ss, 0, VCPU_SREG_SS);
1875 ops->set_segment_selector(ctxt, ss_sel, VCPU_SREG_SS);
e66bb2cc
AP		 1876
1877 c->regs[VCPU_REGS_RCX] = c->eip;
c2ad2bb3 1878 if (efer & EFER_LMA) {
e66bb2cc
AP		 1879#ifdef CONFIG_X86_64
1880 c->regs[VCPU_REGS_R11] = ctxt->eflags & ~EFLG_RF;
1881
717746e3 1882 ops->get_msr(ctxt,
3fb1b5db
GN		 1883 ctxt->mode == X86EMUL_MODE_PROT64 ?
1884 MSR_LSTAR : MSR_CSTAR, &msr_data);
e66bb2cc
AP		 1885 c->eip = msr_data;
1886
717746e3 1887 ops->get_msr(ctxt, MSR_SYSCALL_MASK, &msr_data);
e66bb2cc
AP		 1888 ctxt->eflags &= ~(msr_data | EFLG_RF);
1889#endif
1890 } else {
1891 /* legacy mode */
717746e3 1892 ops->get_msr(ctxt, MSR_STAR, &msr_data);
e66bb2cc
AP		 1893 c->eip = (u32)msr_data;
1894
1895 ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF);
1896 }
1897
e54cfa97 1898 return X86EMUL_CONTINUE;
e66bb2cc
AP		 1899}
1900
8c604352 1901static int
3fb1b5db 1902emulate_sysenter(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
8c604352
AP		 1903{
1904 struct decode_cache *c = &ctxt->decode;
79168fd1 1905 struct desc_struct cs, ss;
8c604352 1906 u64 msr_data;
79168fd1 1907 u16 cs_sel, ss_sel;
c2ad2bb3 1908 u64 efer = 0;
8c604352 1909
c2ad2bb3 1910 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
a0044755 1911 /* inject #GP if in real mode */
35d3d4a1
AK		 1912 if (ctxt->mode == X86EMUL_MODE_REAL)
1913 return emulate_gp(ctxt, 0);
8c604352
AP		 1914
1915 /* XXX sysenter/sysexit have not been tested in 64bit mode.
1916 * Therefore, we inject an #UD.
1917 */
35d3d4a1
AK		 1918 if (ctxt->mode == X86EMUL_MODE_PROT64)
1919 return emulate_ud(ctxt);
8c604352 1920
79168fd1 1921 setup_syscalls_segments(ctxt, ops, &cs, &ss);
8c604352 1922
717746e3 1923 ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data);
8c604352
AP		 1924 switch (ctxt->mode) {
1925 case X86EMUL_MODE_PROT32:
35d3d4a1
AK		 1926 if ((msr_data & 0xfffc) == 0x0)
1927 return emulate_gp(ctxt, 0);
8c604352
AP		 1928 break;
1929 case X86EMUL_MODE_PROT64:
35d3d4a1
AK		 1930 if (msr_data == 0x0)
1931 return emulate_gp(ctxt, 0);
8c604352
AP		 1932 break;
1933 }
1934
1935 ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF);
79168fd1
GN		 1936 cs_sel = (u16)msr_data;
1937 cs_sel &= ~SELECTOR_RPL_MASK;
1938 ss_sel = cs_sel + 8;
1939 ss_sel &= ~SELECTOR_RPL_MASK;
c2ad2bb3 1940 if (ctxt->mode == X86EMUL_MODE_PROT64 || (efer & EFER_LMA)) {
79168fd1 1941 cs.d = 0;
8c604352
AP		 1942 cs.l = 1;
1943 }
1944
4bff1e86
AK		 1945 ops->set_cached_descriptor(ctxt, &cs, 0, VCPU_SREG_CS);
1946 ops->set_segment_selector(ctxt, cs_sel, VCPU_SREG_CS);
1947 ops->set_cached_descriptor(ctxt, &ss, 0, VCPU_SREG_SS);
1948 ops->set_segment_selector(ctxt, ss_sel, VCPU_SREG_SS);
8c604352 1949
717746e3 1950 ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data);
8c604352
AP		 1951 c->eip = msr_data;
1952
717746e3 1953 ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data);
8c604352
AP		 1954 c->regs[VCPU_REGS_RSP] = msr_data;
1955
e54cfa97 1956 return X86EMUL_CONTINUE;
8c604352
AP		 1957}
1958
4668f050 1959static int
3fb1b5db 1960emulate_sysexit(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
4668f050
AP		 1961{
1962 struct decode_cache *c = &ctxt->decode;
79168fd1 1963 struct desc_struct cs, ss;
4668f050
AP		 1964 u64 msr_data;
1965 int usermode;
79168fd1 1966 u16 cs_sel, ss_sel;
4668f050 1967
a0044755
GN		 1968 /* inject #GP if in real mode or Virtual 8086 mode */
1969 if (ctxt->mode == X86EMUL_MODE_REAL ||
35d3d4a1
AK		 1970 ctxt->mode == X86EMUL_MODE_VM86)
1971 return emulate_gp(ctxt, 0);
4668f050 1972
79168fd1 1973 setup_syscalls_segments(ctxt, ops, &cs, &ss);
4668f050
AP		 1974
1975 if ((c->rex_prefix & 0x8) != 0x0)
1976 usermode = X86EMUL_MODE_PROT64;
1977 else
1978 usermode = X86EMUL_MODE_PROT32;
1979
1980 cs.dpl = 3;
1981 ss.dpl = 3;
717746e3 1982 ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data);
4668f050
AP		 1983 switch (usermode) {
1984 case X86EMUL_MODE_PROT32:
79168fd1 1985 cs_sel = (u16)(msr_data + 16);
35d3d4a1
AK		 1986 if ((msr_data & 0xfffc) == 0x0)
1987 return emulate_gp(ctxt, 0);
79168fd1 1988 ss_sel = (u16)(msr_data + 24);
4668f050
AP		 1989 break;
1990 case X86EMUL_MODE_PROT64:
79168fd1 1991 cs_sel = (u16)(msr_data + 32);
35d3d4a1
AK		 1992 if (msr_data == 0x0)
1993 return emulate_gp(ctxt, 0);
79168fd1
GN		 1994 ss_sel = cs_sel + 8;
1995 cs.d = 0;
4668f050
AP		 1996 cs.l = 1;
1997 break;
1998 }
79168fd1
GN		 1999 cs_sel |= SELECTOR_RPL_MASK;
2000 ss_sel |= SELECTOR_RPL_MASK;
4668f050 2001
4bff1e86
AK		 2002 ops->set_cached_descriptor(ctxt, &cs, 0, VCPU_SREG_CS);
2003 ops->set_segment_selector(ctxt, cs_sel, VCPU_SREG_CS);
2004 ops->set_cached_descriptor(ctxt, &ss, 0, VCPU_SREG_SS);
2005 ops->set_segment_selector(ctxt, ss_sel, VCPU_SREG_SS);
4668f050 2006
bdb475a3
GN		 2007 c->eip = c->regs[VCPU_REGS_RDX];
2008 c->regs[VCPU_REGS_RSP] = c->regs[VCPU_REGS_RCX];
4668f050 2009
e54cfa97 2010 return X86EMUL_CONTINUE;
4668f050
AP		 2011}
2012
9c537244
GN		 2013static bool emulator_bad_iopl(struct x86_emulate_ctxt *ctxt,
2014 struct x86_emulate_ops *ops)
f850e2e6
GN		 2015{
2016 int iopl;
2017 if (ctxt->mode == X86EMUL_MODE_REAL)
2018 return false;
2019 if (ctxt->mode == X86EMUL_MODE_VM86)
2020 return true;
2021 iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
717746e3 2022 return ops->cpl(ctxt) > iopl;
f850e2e6
GN		 2023}
2024
2025static bool emulator_io_port_access_allowed(struct x86_emulate_ctxt *ctxt,
2026 struct x86_emulate_ops *ops,
2027 u16 port, u16 len)
2028{
79168fd1 2029 struct desc_struct tr_seg;
5601d05b 2030 u32 base3;
f850e2e6 2031 int r;
399a40c9 2032 u16 io_bitmap_ptr, perm, bit_idx = port & 0x7;
f850e2e6 2033 unsigned mask = (1 << len) - 1;
5601d05b 2034 unsigned long base;
f850e2e6 2035
4bff1e86 2036 ops->get_cached_descriptor(ctxt, &tr_seg, &base3, VCPU_SREG_TR);
79168fd1 2037 if (!tr_seg.p)
f850e2e6 2038 return false;
79168fd1 2039 if (desc_limit_scaled(&tr_seg) < 103)
f850e2e6 2040 return false;
5601d05b
GN		 2041 base = get_desc_base(&tr_seg);
2042#ifdef CONFIG_X86_64
2043 base |= ((u64)base3) << 32;
2044#endif
0f65dd70 2045 r = ops->read_std(ctxt, base + 102, &io_bitmap_ptr, 2, NULL);
f850e2e6
GN		 2046 if (r != X86EMUL_CONTINUE)
2047 return false;
79168fd1 2048 if (io_bitmap_ptr + port/8 > desc_limit_scaled(&tr_seg))
f850e2e6 2049 return false;
0f65dd70 2050 r = ops->read_std(ctxt, base + io_bitmap_ptr + port/8, &perm, 2, NULL);
f850e2e6
GN		 2051 if (r != X86EMUL_CONTINUE)
2052 return false;
2053 if ((perm >> bit_idx) & mask)
2054 return false;
2055 return true;
2056}
2057
2058static bool emulator_io_permited(struct x86_emulate_ctxt *ctxt,
2059 struct x86_emulate_ops *ops,
2060 u16 port, u16 len)
2061{
4fc40f07
GN		 2062 if (ctxt->perm_ok)
2063 return true;
2064
9c537244 2065 if (emulator_bad_iopl(ctxt, ops))
f850e2e6
GN		 2066 if (!emulator_io_port_access_allowed(ctxt, ops, port, len))
2067 return false;
4fc40f07
GN		 2068
2069 ctxt->perm_ok = true;
2070
f850e2e6
GN		 2071 return true;
2072}
2073
38ba30ba
GN		 2074static void save_state_to_tss16(struct x86_emulate_ctxt *ctxt,
2075 struct x86_emulate_ops *ops,
2076 struct tss_segment_16 *tss)
2077{
2078 struct decode_cache *c = &ctxt->decode;
2079
2080 tss->ip = c->eip;
2081 tss->flag = ctxt->eflags;
2082 tss->ax = c->regs[VCPU_REGS_RAX];
2083 tss->cx = c->regs[VCPU_REGS_RCX];
2084 tss->dx = c->regs[VCPU_REGS_RDX];
2085 tss->bx = c->regs[VCPU_REGS_RBX];
2086 tss->sp = c->regs[VCPU_REGS_RSP];
2087 tss->bp = c->regs[VCPU_REGS_RBP];
2088 tss->si = c->regs[VCPU_REGS_RSI];
2089 tss->di = c->regs[VCPU_REGS_RDI];
2090
4bff1e86
AK		 2091 tss->es = ops->get_segment_selector(ctxt, VCPU_SREG_ES);
2092 tss->cs = ops->get_segment_selector(ctxt, VCPU_SREG_CS);
2093 tss->ss = ops->get_segment_selector(ctxt, VCPU_SREG_SS);
2094 tss->ds = ops->get_segment_selector(ctxt, VCPU_SREG_DS);
2095 tss->ldt = ops->get_segment_selector(ctxt, VCPU_SREG_LDTR);
38ba30ba
GN		 2096}
2097
2098static int load_state_from_tss16(struct x86_emulate_ctxt *ctxt,
2099 struct x86_emulate_ops *ops,
2100 struct tss_segment_16 *tss)
2101{
2102 struct decode_cache *c = &ctxt->decode;
2103 int ret;
2104
2105 c->eip = tss->ip;
2106 ctxt->eflags = tss->flag | 2;
2107 c->regs[VCPU_REGS_RAX] = tss->ax;
2108 c->regs[VCPU_REGS_RCX] = tss->cx;
2109 c->regs[VCPU_REGS_RDX] = tss->dx;
2110 c->regs[VCPU_REGS_RBX] = tss->bx;
2111 c->regs[VCPU_REGS_RSP] = tss->sp;
2112 c->regs[VCPU_REGS_RBP] = tss->bp;
2113 c->regs[VCPU_REGS_RSI] = tss->si;
2114 c->regs[VCPU_REGS_RDI] = tss->di;
2115
2116 /*
2117 * SDM says that segment selectors are loaded before segment
2118 * descriptors
2119 */
4bff1e86
AK		 2120 ops->set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR);
2121 ops->set_segment_selector(ctxt, tss->es, VCPU_SREG_ES);
2122 ops->set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS);
2123 ops->set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS);
2124 ops->set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS);
38ba30ba
GN		 2125
2126 /*
2127 * Now load segment descriptors. If fault happenes at this stage
2128 * it is handled in a context of new task
2129 */
2130 ret = load_segment_descriptor(ctxt, ops, tss->ldt, VCPU_SREG_LDTR);
2131 if (ret != X86EMUL_CONTINUE)
2132 return ret;
2133 ret = load_segment_descriptor(ctxt, ops, tss->es, VCPU_SREG_ES);
2134 if (ret != X86EMUL_CONTINUE)
2135 return ret;
2136 ret = load_segment_descriptor(ctxt, ops, tss->cs, VCPU_SREG_CS);
2137 if (ret != X86EMUL_CONTINUE)
2138 return ret;
2139 ret = load_segment_descriptor(ctxt, ops, tss->ss, VCPU_SREG_SS);
2140 if (ret != X86EMUL_CONTINUE)
2141 return ret;
2142 ret = load_segment_descriptor(ctxt, ops, tss->ds, VCPU_SREG_DS);
2143 if (ret != X86EMUL_CONTINUE)
2144 return ret;
2145
2146 return X86EMUL_CONTINUE;
2147}
2148
2149static int task_switch_16(struct x86_emulate_ctxt *ctxt,
2150 struct x86_emulate_ops *ops,
2151 u16 tss_selector, u16 old_tss_sel,
2152 ulong old_tss_base, struct desc_struct *new_desc)
2153{
2154 struct tss_segment_16 tss_seg;
2155 int ret;
bcc55cba 2156 u32 new_tss_base = get_desc_base(new_desc);
38ba30ba 2157
0f65dd70 2158 ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2159 &ctxt->exception);
db297e3d 2160 if (ret != X86EMUL_CONTINUE)
38ba30ba 2161 /* FIXME: need to provide precise fault address */
38ba30ba 2162 return ret;
38ba30ba
GN		 2163
2164 save_state_to_tss16(ctxt, ops, &tss_seg);
2165
0f65dd70 2166 ret = ops->write_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2167 &ctxt->exception);
db297e3d 2168 if (ret != X86EMUL_CONTINUE)
38ba30ba 2169 /* FIXME: need to provide precise fault address */
38ba30ba 2170 return ret;
38ba30ba 2171
0f65dd70 2172 ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2173 &ctxt->exception);
db297e3d 2174 if (ret != X86EMUL_CONTINUE)
38ba30ba 2175 /* FIXME: need to provide precise fault address */
38ba30ba 2176 return ret;
38ba30ba
GN		 2177
2178 if (old_tss_sel != 0xffff) {
2179 tss_seg.prev_task_link = old_tss_sel;
2180
0f65dd70 2181 ret = ops->write_std(ctxt, new_tss_base,
38ba30ba
GN		 2182 &tss_seg.prev_task_link,
2183 sizeof tss_seg.prev_task_link,
0f65dd70 2184 &ctxt->exception);
db297e3d 2185 if (ret != X86EMUL_CONTINUE)
38ba30ba 2186 /* FIXME: need to provide precise fault address */
38ba30ba 2187 return ret;
38ba30ba
GN		 2188 }
2189
2190 return load_state_from_tss16(ctxt, ops, &tss_seg);
2191}
2192
2193static void save_state_to_tss32(struct x86_emulate_ctxt *ctxt,
2194 struct x86_emulate_ops *ops,
2195 struct tss_segment_32 *tss)
2196{
2197 struct decode_cache *c = &ctxt->decode;
2198
717746e3 2199 tss->cr3 = ops->get_cr(ctxt, 3);
38ba30ba
GN		 2200 tss->eip = c->eip;
2201 tss->eflags = ctxt->eflags;
2202 tss->eax = c->regs[VCPU_REGS_RAX];
2203 tss->ecx = c->regs[VCPU_REGS_RCX];
2204 tss->edx = c->regs[VCPU_REGS_RDX];
2205 tss->ebx = c->regs[VCPU_REGS_RBX];
2206 tss->esp = c->regs[VCPU_REGS_RSP];
2207 tss->ebp = c->regs[VCPU_REGS_RBP];
2208 tss->esi = c->regs[VCPU_REGS_RSI];
2209 tss->edi = c->regs[VCPU_REGS_RDI];
2210
4bff1e86
AK		 2211 tss->es = ops->get_segment_selector(ctxt, VCPU_SREG_ES);
2212 tss->cs = ops->get_segment_selector(ctxt, VCPU_SREG_CS);
2213 tss->ss = ops->get_segment_selector(ctxt, VCPU_SREG_SS);
2214 tss->ds = ops->get_segment_selector(ctxt, VCPU_SREG_DS);
2215 tss->fs = ops->get_segment_selector(ctxt, VCPU_SREG_FS);
2216 tss->gs = ops->get_segment_selector(ctxt, VCPU_SREG_GS);
2217 tss->ldt_selector = ops->get_segment_selector(ctxt, VCPU_SREG_LDTR);
38ba30ba
GN		 2218}
2219
2220static int load_state_from_tss32(struct x86_emulate_ctxt *ctxt,
2221 struct x86_emulate_ops *ops,
2222 struct tss_segment_32 *tss)
2223{
2224 struct decode_cache *c = &ctxt->decode;
2225 int ret;
2226
717746e3 2227 if (ops->set_cr(ctxt, 3, tss->cr3))
35d3d4a1 2228 return emulate_gp(ctxt, 0);
38ba30ba
GN		 2229 c->eip = tss->eip;
2230 ctxt->eflags = tss->eflags | 2;
2231 c->regs[VCPU_REGS_RAX] = tss->eax;
2232 c->regs[VCPU_REGS_RCX] = tss->ecx;
2233 c->regs[VCPU_REGS_RDX] = tss->edx;
2234 c->regs[VCPU_REGS_RBX] = tss->ebx;
2235 c->regs[VCPU_REGS_RSP] = tss->esp;
2236 c->regs[VCPU_REGS_RBP] = tss->ebp;
2237 c->regs[VCPU_REGS_RSI] = tss->esi;
2238 c->regs[VCPU_REGS_RDI] = tss->edi;
2239
2240 /*
2241 * SDM says that segment selectors are loaded before segment
2242 * descriptors
2243 */
4bff1e86
AK		 2244 ops->set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR);
2245 ops->set_segment_selector(ctxt, tss->es, VCPU_SREG_ES);
2246 ops->set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS);
2247 ops->set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS);
2248 ops->set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS);
2249 ops->set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS);
2250 ops->set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS);
38ba30ba
GN		 2251
2252 /*
2253 * Now load segment descriptors. If fault happenes at this stage
2254 * it is handled in a context of new task
2255 */
2256 ret = load_segment_descriptor(ctxt, ops, tss->ldt_selector, VCPU_SREG_LDTR);
2257 if (ret != X86EMUL_CONTINUE)
2258 return ret;
2259 ret = load_segment_descriptor(ctxt, ops, tss->es, VCPU_SREG_ES);
2260 if (ret != X86EMUL_CONTINUE)
2261 return ret;
2262 ret = load_segment_descriptor(ctxt, ops, tss->cs, VCPU_SREG_CS);
2263 if (ret != X86EMUL_CONTINUE)
2264 return ret;
2265 ret = load_segment_descriptor(ctxt, ops, tss->ss, VCPU_SREG_SS);
2266 if (ret != X86EMUL_CONTINUE)
2267 return ret;
2268 ret = load_segment_descriptor(ctxt, ops, tss->ds, VCPU_SREG_DS);
2269 if (ret != X86EMUL_CONTINUE)
2270 return ret;
2271 ret = load_segment_descriptor(ctxt, ops, tss->fs, VCPU_SREG_FS);
2272 if (ret != X86EMUL_CONTINUE)
2273 return ret;
2274 ret = load_segment_descriptor(ctxt, ops, tss->gs, VCPU_SREG_GS);
2275 if (ret != X86EMUL_CONTINUE)
2276 return ret;
2277
2278 return X86EMUL_CONTINUE;
2279}
2280
2281static int task_switch_32(struct x86_emulate_ctxt *ctxt,
2282 struct x86_emulate_ops *ops,
2283 u16 tss_selector, u16 old_tss_sel,
2284 ulong old_tss_base, struct desc_struct *new_desc)
2285{
2286 struct tss_segment_32 tss_seg;
2287 int ret;
bcc55cba 2288 u32 new_tss_base = get_desc_base(new_desc);
38ba30ba 2289
0f65dd70 2290 ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2291 &ctxt->exception);
db297e3d 2292 if (ret != X86EMUL_CONTINUE)
38ba30ba 2293 /* FIXME: need to provide precise fault address */
38ba30ba 2294 return ret;
38ba30ba
GN		 2295
2296 save_state_to_tss32(ctxt, ops, &tss_seg);
2297
0f65dd70 2298 ret = ops->write_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2299 &ctxt->exception);
db297e3d 2300 if (ret != X86EMUL_CONTINUE)
38ba30ba 2301 /* FIXME: need to provide precise fault address */
38ba30ba 2302 return ret;
38ba30ba 2303
0f65dd70 2304 ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg,
bcc55cba 2305 &ctxt->exception);
db297e3d 2306 if (ret != X86EMUL_CONTINUE)
38ba30ba 2307 /* FIXME: need to provide precise fault address */
38ba30ba 2308 return ret;
38ba30ba
GN		 2309
2310 if (old_tss_sel != 0xffff) {
2311 tss_seg.prev_task_link = old_tss_sel;
2312
0f65dd70 2313 ret = ops->write_std(ctxt, new_tss_base,
38ba30ba
GN		 2314 &tss_seg.prev_task_link,
2315 sizeof tss_seg.prev_task_link,
0f65dd70 2316 &ctxt->exception);
db297e3d 2317 if (ret != X86EMUL_CONTINUE)
38ba30ba 2318 /* FIXME: need to provide precise fault address */
38ba30ba 2319 return ret;
38ba30ba
GN		 2320 }
2321
2322 return load_state_from_tss32(ctxt, ops, &tss_seg);
2323}
2324
2325static int emulator_do_task_switch(struct x86_emulate_ctxt *ctxt,
e269fb21
JK		 2326 struct x86_emulate_ops *ops,
2327 u16 tss_selector, int reason,
2328 bool has_error_code, u32 error_code)
38ba30ba
GN		 2329{
2330 struct desc_struct curr_tss_desc, next_tss_desc;
2331 int ret;
4bff1e86 2332 u16 old_tss_sel = ops->get_segment_selector(ctxt, VCPU_SREG_TR);
38ba30ba 2333 ulong old_tss_base =
4bff1e86 2334 ops->get_cached_segment_base(ctxt, VCPU_SREG_TR);
ceffb459 2335 u32 desc_limit;
38ba30ba
GN		 2336
2337 /* FIXME: old_tss_base == ~0 ? */
2338
2339 ret = read_segment_descriptor(ctxt, ops, tss_selector, &next_tss_desc);
2340 if (ret != X86EMUL_CONTINUE)
2341 return ret;
2342 ret = read_segment_descriptor(ctxt, ops, old_tss_sel, &curr_tss_desc);
2343 if (ret != X86EMUL_CONTINUE)
2344 return ret;
2345
2346 /* FIXME: check that next_tss_desc is tss */
2347
2348 if (reason != TASK_SWITCH_IRET) {
2349 if ((tss_selector & 3) > next_tss_desc.dpl ||
717746e3 2350 ops->cpl(ctxt) > next_tss_desc.dpl)
35d3d4a1 2351 return emulate_gp(ctxt, 0);
38ba30ba
GN		 2352 }
2353
ceffb459
GN		 2354 desc_limit = desc_limit_scaled(&next_tss_desc);
2355 if (!next_tss_desc.p ||
2356 ((desc_limit < 0x67 && (next_tss_desc.type & 8)) ||
2357 desc_limit < 0x2b)) {
54b8486f 2358 emulate_ts(ctxt, tss_selector & 0xfffc);
38ba30ba
GN		 2359 return X86EMUL_PROPAGATE_FAULT;
2360 }
2361
2362 if (reason == TASK_SWITCH_IRET || reason == TASK_SWITCH_JMP) {
2363 curr_tss_desc.type &= ~(1 << 1); /* clear busy flag */
2364 write_segment_descriptor(ctxt, ops, old_tss_sel,
2365 &curr_tss_desc);
2366 }
2367
2368 if (reason == TASK_SWITCH_IRET)
2369 ctxt->eflags = ctxt->eflags & ~X86_EFLAGS_NT;
2370
2371 /* set back link to prev task only if NT bit is set in eflags
2372 note that old_tss_sel is not used afetr this point */
2373 if (reason != TASK_SWITCH_CALL && reason != TASK_SWITCH_GATE)
2374 old_tss_sel = 0xffff;
2375
2376 if (next_tss_desc.type & 8)
2377 ret = task_switch_32(ctxt, ops, tss_selector, old_tss_sel,
2378 old_tss_base, &next_tss_desc);
2379 else
2380 ret = task_switch_16(ctxt, ops, tss_selector, old_tss_sel,
2381 old_tss_base, &next_tss_desc);
0760d448
JK		 2382 if (ret != X86EMUL_CONTINUE)
2383 return ret;
38ba30ba
GN		 2384
2385 if (reason == TASK_SWITCH_CALL || reason == TASK_SWITCH_GATE)
2386 ctxt->eflags = ctxt->eflags | X86_EFLAGS_NT;
2387
2388 if (reason != TASK_SWITCH_IRET) {
2389 next_tss_desc.type |= (1 << 1); /* set busy flag */
2390 write_segment_descriptor(ctxt, ops, tss_selector,
2391 &next_tss_desc);
2392 }
2393
717746e3 2394 ops->set_cr(ctxt, 0, ops->get_cr(ctxt, 0) | X86_CR0_TS);
4bff1e86
AK		 2395 ops->set_cached_descriptor(ctxt, &next_tss_desc, 0, VCPU_SREG_TR);
2396 ops->set_segment_selector(ctxt, tss_selector, VCPU_SREG_TR);
38ba30ba 2397
e269fb21
JK		 2398 if (has_error_code) {
2399 struct decode_cache *c = &ctxt->decode;
2400
2401 c->op_bytes = c->ad_bytes = (next_tss_desc.type & 8) ? 4 : 2;
2402 c->lock_prefix = 0;
2403 c->src.val = (unsigned long) error_code;
4487b3b4 2404 ret = em_push(ctxt);
e269fb21
JK		 2405 }
2406
38ba30ba
GN		 2407 return ret;
2408}
2409
2410int emulator_task_switch(struct x86_emulate_ctxt *ctxt,
e269fb21
JK		 2411 u16 tss_selector, int reason,
2412 bool has_error_code, u32 error_code)
38ba30ba 2413{
9aabc88f 2414 struct x86_emulate_ops *ops = ctxt->ops;
38ba30ba
GN		 2415 struct decode_cache *c = &ctxt->decode;
2416 int rc;
2417
38ba30ba 2418 c->eip = ctxt->eip;
e269fb21 2419 c->dst.type = OP_NONE;
38ba30ba 2420
e269fb21
JK		 2421 rc = emulator_do_task_switch(ctxt, ops, tss_selector, reason,
2422 has_error_code, error_code);
38ba30ba 2423
4179bb02
TY		 2424 if (rc == X86EMUL_CONTINUE)
2425 ctxt->eip = c->eip;
38ba30ba 2426
a0c0ab2f 2427 return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK;
38ba30ba
GN		 2428}
2429
90de84f5 2430static void string_addr_inc(struct x86_emulate_ctxt *ctxt, unsigned seg,
d9271123 2431 int reg, struct operand *op)
a682e354
GN		 2432{
2433 struct decode_cache *c = &ctxt->decode;
2434 int df = (ctxt->eflags & EFLG_DF) ? -1 : 1;
2435
d9271123 2436 register_address_increment(c, &c->regs[reg], df * op->bytes);
90de84f5
AK		 2437 op->addr.mem.ea = register_address(c, c->regs[reg]);
2438 op->addr.mem.seg = seg;
a682e354
GN		 2439}
2440
7af04fc0
AK		 2441static int em_das(struct x86_emulate_ctxt *ctxt)
2442{
2443 struct decode_cache *c = &ctxt->decode;
2444 u8 al, old_al;
2445 bool af, cf, old_cf;
2446
2447 cf = ctxt->eflags & X86_EFLAGS_CF;
2448 al = c->dst.val;
2449
2450 old_al = al;
2451 old_cf = cf;
2452 cf = false;
2453 af = ctxt->eflags & X86_EFLAGS_AF;
2454 if ((al & 0x0f) > 9 || af) {
2455 al -= 6;
2456 cf = old_cf | (al >= 250);
2457 af = true;
2458 } else {
2459 af = false;
2460 }
2461 if (old_al > 0x99 || old_cf) {
2462 al -= 0x60;
2463 cf = true;
2464 }
2465
2466 c->dst.val = al;
2467 /* Set PF, ZF, SF */
2468 c->src.type = OP_IMM;
2469 c->src.val = 0;
2470 c->src.bytes = 1;
2471 emulate_2op_SrcV("or", c->src, c->dst, ctxt->eflags);
2472 ctxt->eflags &= ~(X86_EFLAGS_AF | X86_EFLAGS_CF);
2473 if (cf)
2474 ctxt->eflags |= X86_EFLAGS_CF;
2475 if (af)
2476 ctxt->eflags |= X86_EFLAGS_AF;
2477 return X86EMUL_CONTINUE;
2478}
2479
0ef753b8
AK		 2480static int em_call_far(struct x86_emulate_ctxt *ctxt)
2481{
2482 struct decode_cache *c = &ctxt->decode;
2483 u16 sel, old_cs;
2484 ulong old_eip;
2485 int rc;
2486
4bff1e86 2487 old_cs = ctxt->ops->get_segment_selector(ctxt, VCPU_SREG_CS);
0ef753b8
AK		 2488 old_eip = c->eip;
2489
2490 memcpy(&sel, c->src.valptr + c->op_bytes, 2);
2491 if (load_segment_descriptor(ctxt, ctxt->ops, sel, VCPU_SREG_CS))
2492 return X86EMUL_CONTINUE;
2493
2494 c->eip = 0;
2495 memcpy(&c->eip, c->src.valptr, c->op_bytes);
2496
2497 c->src.val = old_cs;
4487b3b4 2498 rc = em_push(ctxt);
0ef753b8
AK		 2499 if (rc != X86EMUL_CONTINUE)
2500 return rc;
2501
2502 c->src.val = old_eip;
4487b3b4 2503 return em_push(ctxt);
0ef753b8
AK		 2504}
2505
40ece7c7
AK		 2506static int em_ret_near_imm(struct x86_emulate_ctxt *ctxt)
2507{
2508 struct decode_cache *c = &ctxt->decode;
2509 int rc;
2510
2511 c->dst.type = OP_REG;
2512 c->dst.addr.reg = &c->eip;
2513 c->dst.bytes = c->op_bytes;
2514 rc = emulate_pop(ctxt, ctxt->ops, &c->dst.val, c->op_bytes);
2515 if (rc != X86EMUL_CONTINUE)
2516 return rc;
2517 register_address_increment(c, &c->regs[VCPU_REGS_RSP], c->src.val);
2518 return X86EMUL_CONTINUE;
2519}
2520
d67fc27a
TY		 2521static int em_add(struct x86_emulate_ctxt *ctxt)
2522{
2523 struct decode_cache *c = &ctxt->decode;
2524
2525 emulate_2op_SrcV("add", c->src, c->dst, ctxt->eflags);
2526 return X86EMUL_CONTINUE;
2527}
2528
2529static int em_or(struct x86_emulate_ctxt *ctxt)
2530{
2531 struct decode_cache *c = &ctxt->decode;
2532
2533 emulate_2op_SrcV("or", c->src, c->dst, ctxt->eflags);
2534 return X86EMUL_CONTINUE;
2535}
2536
2537static int em_adc(struct x86_emulate_ctxt *ctxt)
2538{
2539 struct decode_cache *c = &ctxt->decode;
2540
2541 emulate_2op_SrcV("adc", c->src, c->dst, ctxt->eflags);
2542 return X86EMUL_CONTINUE;
2543}
2544
2545static int em_sbb(struct x86_emulate_ctxt *ctxt)
2546{
2547 struct decode_cache *c = &ctxt->decode;
2548
2549 emulate_2op_SrcV("sbb", c->src, c->dst, ctxt->eflags);
2550 return X86EMUL_CONTINUE;
2551}
2552
2553static int em_and(struct x86_emulate_ctxt *ctxt)
2554{
2555 struct decode_cache *c = &ctxt->decode;
2556
2557 emulate_2op_SrcV("and", c->src, c->dst, ctxt->eflags);
2558 return X86EMUL_CONTINUE;
2559}
2560
2561static int em_sub(struct x86_emulate_ctxt *ctxt)
2562{
2563 struct decode_cache *c = &ctxt->decode;
2564
2565 emulate_2op_SrcV("sub", c->src, c->dst, ctxt->eflags);
2566 return X86EMUL_CONTINUE;
2567}
2568
2569static int em_xor(struct x86_emulate_ctxt *ctxt)
2570{
2571 struct decode_cache *c = &ctxt->decode;
2572
2573 emulate_2op_SrcV("xor", c->src, c->dst, ctxt->eflags);
2574 return X86EMUL_CONTINUE;
2575}
2576
2577static int em_cmp(struct x86_emulate_ctxt *ctxt)
2578{
2579 struct decode_cache *c = &ctxt->decode;
2580
2581 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
2582 /* Disable writeback. */
2583 c->dst.type = OP_NONE;
2584 return X86EMUL_CONTINUE;
2585}
2586
5c82aa29 2587static int em_imul(struct x86_emulate_ctxt *ctxt)
f3a1b9f4
AK		 2588{
2589 struct decode_cache *c = &ctxt->decode;
2590
f3a1b9f4
AK		 2591 emulate_2op_SrcV_nobyte("imul", c->src, c->dst, ctxt->eflags);
2592 return X86EMUL_CONTINUE;
2593}
2594
5c82aa29
AK		 2595static int em_imul_3op(struct x86_emulate_ctxt *ctxt)
2596{
2597 struct decode_cache *c = &ctxt->decode;
2598
2599 c->dst.val = c->src2.val;
2600 return em_imul(ctxt);
2601}
2602
61429142
AK		 2603static int em_cwd(struct x86_emulate_ctxt *ctxt)
2604{
2605 struct decode_cache *c = &ctxt->decode;
2606
2607 c->dst.type = OP_REG;
2608 c->dst.bytes = c->src.bytes;
2609 c->dst.addr.reg = &c->regs[VCPU_REGS_RDX];
2610 c->dst.val = ~((c->src.val >> (c->src.bytes * 8 - 1)) - 1);
2611
2612 return X86EMUL_CONTINUE;
2613}
2614
48bb5d3c
AK		 2615static int em_rdtsc(struct x86_emulate_ctxt *ctxt)
2616{
48bb5d3c
AK		 2617 struct decode_cache *c = &ctxt->decode;
2618 u64 tsc = 0;
2619
717746e3 2620 ctxt->ops->get_msr(ctxt, MSR_IA32_TSC, &tsc);
48bb5d3c
AK		 2621 c->regs[VCPU_REGS_RAX] = (u32)tsc;
2622 c->regs[VCPU_REGS_RDX] = tsc >> 32;
2623 return X86EMUL_CONTINUE;
2624}
2625
b9eac5f4
AK		 2626static int em_mov(struct x86_emulate_ctxt *ctxt)
2627{
2628 struct decode_cache *c = &ctxt->decode;
2629 c->dst.val = c->src.val;
2630 return X86EMUL_CONTINUE;
2631}
2632
aa97bb48
AK		 2633static int em_movdqu(struct x86_emulate_ctxt *ctxt)
2634{
2635 struct decode_cache *c = &ctxt->decode;
2636 memcpy(&c->dst.vec_val, &c->src.vec_val, c->op_bytes);
2637 return X86EMUL_CONTINUE;
2638}
2639
38503911
AK		 2640static int em_invlpg(struct x86_emulate_ctxt *ctxt)
2641{
2642 struct decode_cache *c = &ctxt->decode;
9fa088f4
AK		 2643 int rc;
2644 ulong linear;
2645
83b8795a 2646 rc = linearize(ctxt, c->src.addr.mem, 1, false, &linear);
9fa088f4 2647 if (rc == X86EMUL_CONTINUE)
3cb16fe7 2648 ctxt->ops->invlpg(ctxt, linear);
38503911
AK		 2649 /* Disable writeback. */
2650 c->dst.type = OP_NONE;
2651 return X86EMUL_CONTINUE;
2652}
2653
2d04a05b
AK		 2654static int em_clts(struct x86_emulate_ctxt *ctxt)
2655{
2656 ulong cr0;
2657
2658 cr0 = ctxt->ops->get_cr(ctxt, 0);
2659 cr0 &= ~X86_CR0_TS;
2660 ctxt->ops->set_cr(ctxt, 0, cr0);
2661 return X86EMUL_CONTINUE;
2662}
2663
26d05cc7
AK		 2664static int em_vmcall(struct x86_emulate_ctxt *ctxt)
2665{
2666 struct decode_cache *c = &ctxt->decode;
2667 int rc;
2668
2669 if (c->modrm_mod != 3 || c->modrm_rm != 1)
2670 return X86EMUL_UNHANDLEABLE;
2671
2672 rc = ctxt->ops->fix_hypercall(ctxt);
2673 if (rc != X86EMUL_CONTINUE)
2674 return rc;
2675
2676 /* Let the processor re-execute the fixed hypercall */
2677 c->eip = ctxt->eip;
2678 /* Disable writeback. */
2679 c->dst.type = OP_NONE;
2680 return X86EMUL_CONTINUE;
2681}
2682
2683static int em_lgdt(struct x86_emulate_ctxt *ctxt)
2684{
2685 struct decode_cache *c = &ctxt->decode;
2686 struct desc_ptr desc_ptr;
2687 int rc;
2688
2689 rc = read_descriptor(ctxt, ctxt->ops, c->src.addr.mem,
2690 &desc_ptr.size, &desc_ptr.address,
2691 c->op_bytes);
2692 if (rc != X86EMUL_CONTINUE)
2693 return rc;
2694 ctxt->ops->set_gdt(ctxt, &desc_ptr);
2695 /* Disable writeback. */
2696 c->dst.type = OP_NONE;
2697 return X86EMUL_CONTINUE;
2698}
2699
5ef39c71 2700static int em_vmmcall(struct x86_emulate_ctxt *ctxt)
26d05cc7
AK		 2701{
2702 struct decode_cache *c = &ctxt->decode;
2703 int rc;
2704
5ef39c71
AK		 2705 rc = ctxt->ops->fix_hypercall(ctxt);
2706
26d05cc7
AK		 2707 /* Disable writeback. */
2708 c->dst.type = OP_NONE;
2709 return rc;
2710}
2711
2712static int em_lidt(struct x86_emulate_ctxt *ctxt)
2713{
2714 struct decode_cache *c = &ctxt->decode;
2715 struct desc_ptr desc_ptr;
2716 int rc;
2717
2718 rc = read_descriptor(ctxt, ctxt->ops, c->src.addr.mem,
2719 &desc_ptr.size,
2720 &desc_ptr.address,
2721 c->op_bytes);
2722 if (rc != X86EMUL_CONTINUE)
2723 return rc;
2724 ctxt->ops->set_idt(ctxt, &desc_ptr);
2725 /* Disable writeback. */
2726 c->dst.type = OP_NONE;
2727 return X86EMUL_CONTINUE;
2728}
2729
2730static int em_smsw(struct x86_emulate_ctxt *ctxt)
2731{
2732 struct decode_cache *c = &ctxt->decode;
2733
2734 c->dst.bytes = 2;
2735 c->dst.val = ctxt->ops->get_cr(ctxt, 0);
2736 return X86EMUL_CONTINUE;
2737}
2738
2739static int em_lmsw(struct x86_emulate_ctxt *ctxt)
2740{
2741 struct decode_cache *c = &ctxt->decode;
2742 ctxt->ops->set_cr(ctxt, 0, (ctxt->ops->get_cr(ctxt, 0) & ~0x0eul)
2743 | (c->src.val & 0x0f));
2744 c->dst.type = OP_NONE;
2745 return X86EMUL_CONTINUE;
2746}
2747
cfec82cb
JR		 2748static bool valid_cr(int nr)
2749{
2750 switch (nr) {
2751 case 0:
2752 case 2 ... 4:
2753 case 8:
2754 return true;
2755 default:
2756 return false;
2757 }
2758}
2759
2760static int check_cr_read(struct x86_emulate_ctxt *ctxt)
2761{
2762 struct decode_cache *c = &ctxt->decode;
2763
2764 if (!valid_cr(c->modrm_reg))
2765 return emulate_ud(ctxt);
2766
2767 return X86EMUL_CONTINUE;
2768}
2769
2770static int check_cr_write(struct x86_emulate_ctxt *ctxt)
2771{
2772 struct decode_cache *c = &ctxt->decode;
2773 u64 new_val = c->src.val64;
2774 int cr = c->modrm_reg;
c2ad2bb3 2775 u64 efer = 0;
cfec82cb
JR		 2776
2777 static u64 cr_reserved_bits[] = {
2778 0xffffffff00000000ULL,
2779 0, 0, 0, /* CR3 checked later */
2780 CR4_RESERVED_BITS,
2781 0, 0, 0,
2782 CR8_RESERVED_BITS,
2783 };
2784
2785 if (!valid_cr(cr))
2786 return emulate_ud(ctxt);
2787
2788 if (new_val & cr_reserved_bits[cr])
2789 return emulate_gp(ctxt, 0);
2790
2791 switch (cr) {
2792 case 0: {
c2ad2bb3 2793 u64 cr4;
cfec82cb
JR		 2794 if (((new_val & X86_CR0_PG) && !(new_val & X86_CR0_PE)) ||
2795 ((new_val & X86_CR0_NW) && !(new_val & X86_CR0_CD)))
2796 return emulate_gp(ctxt, 0);
2797
717746e3
AK		 2798 cr4 = ctxt->ops->get_cr(ctxt, 4);
2799 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
cfec82cb
JR		 2800
2801 if ((new_val & X86_CR0_PG) && (efer & EFER_LME) &&
2802 !(cr4 & X86_CR4_PAE))
2803 return emulate_gp(ctxt, 0);
2804
2805 break;
2806 }
2807 case 3: {
2808 u64 rsvd = 0;
2809
c2ad2bb3
AK		 2810 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
2811 if (efer & EFER_LMA)
cfec82cb 2812 rsvd = CR3_L_MODE_RESERVED_BITS;
fd72c419 2813 else if (ctxt->ops->get_cr(ctxt, 4) & X86_CR4_PAE)
cfec82cb 2814 rsvd = CR3_PAE_RESERVED_BITS;
fd72c419 2815 else if (ctxt->ops->get_cr(ctxt, 0) & X86_CR0_PG)
cfec82cb
JR		 2816 rsvd = CR3_NONPAE_RESERVED_BITS;
2817
2818 if (new_val & rsvd)
2819 return emulate_gp(ctxt, 0);
2820
2821 break;
2822 }
2823 case 4: {
c2ad2bb3 2824 u64 cr4;
cfec82cb 2825
717746e3
AK		 2826 cr4 = ctxt->ops->get_cr(ctxt, 4);
2827 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
cfec82cb
JR		 2828
2829 if ((efer & EFER_LMA) && !(new_val & X86_CR4_PAE))
2830 return emulate_gp(ctxt, 0);
2831
2832 break;
2833 }
2834 }
2835
2836 return X86EMUL_CONTINUE;
2837}
2838
3b88e41a
JR		 2839static int check_dr7_gd(struct x86_emulate_ctxt *ctxt)
2840{
2841 unsigned long dr7;
2842
717746e3 2843 ctxt->ops->get_dr(ctxt, 7, &dr7);
3b88e41a
JR		 2844
2845 /* Check if DR7.Global_Enable is set */
2846 return dr7 & (1 << 13);
2847}
2848
2849static int check_dr_read(struct x86_emulate_ctxt *ctxt)
2850{
2851 struct decode_cache *c = &ctxt->decode;
2852 int dr = c->modrm_reg;
2853 u64 cr4;
2854
2855 if (dr > 7)
2856 return emulate_ud(ctxt);
2857
717746e3 2858 cr4 = ctxt->ops->get_cr(ctxt, 4);
3b88e41a
JR		 2859 if ((cr4 & X86_CR4_DE) && (dr == 4 || dr == 5))
2860 return emulate_ud(ctxt);
2861
2862 if (check_dr7_gd(ctxt))
2863 return emulate_db(ctxt);
2864
2865 return X86EMUL_CONTINUE;
2866}
2867
2868static int check_dr_write(struct x86_emulate_ctxt *ctxt)
2869{
2870 struct decode_cache *c = &ctxt->decode;
2871 u64 new_val = c->src.val64;
2872 int dr = c->modrm_reg;
2873
2874 if ((dr == 6 || dr == 7) && (new_val & 0xffffffff00000000ULL))
2875 return emulate_gp(ctxt, 0);
2876
2877 return check_dr_read(ctxt);
2878}
2879
01de8b09
JR		 2880static int check_svme(struct x86_emulate_ctxt *ctxt)
2881{
2882 u64 efer;
2883
717746e3 2884 ctxt->ops->get_msr(ctxt, MSR_EFER, &efer);
01de8b09
JR		 2885
2886 if (!(efer & EFER_SVME))
2887 return emulate_ud(ctxt);
2888
2889 return X86EMUL_CONTINUE;
2890}
2891
2892static int check_svme_pa(struct x86_emulate_ctxt *ctxt)
2893{
fe870ab9 2894 u64 rax = ctxt->decode.regs[VCPU_REGS_RAX];
01de8b09
JR		 2895
2896 /* Valid physical address? */
d4224449 2897 if (rax & 0xffff000000000000ULL)
01de8b09
JR		 2898 return emulate_gp(ctxt, 0);
2899
2900 return check_svme(ctxt);
2901}
2902
d7eb8203
JR		 2903static int check_rdtsc(struct x86_emulate_ctxt *ctxt)
2904{
717746e3 2905 u64 cr4 = ctxt->ops->get_cr(ctxt, 4);
d7eb8203 2906
717746e3 2907 if (cr4 & X86_CR4_TSD && ctxt->ops->cpl(ctxt))
d7eb8203
JR		 2908 return emulate_ud(ctxt);
2909
2910 return X86EMUL_CONTINUE;
2911}
2912
8061252e
JR		 2913static int check_rdpmc(struct x86_emulate_ctxt *ctxt)
2914{
717746e3 2915 u64 cr4 = ctxt->ops->get_cr(ctxt, 4);
fe870ab9 2916 u64 rcx = ctxt->decode.regs[VCPU_REGS_RCX];
8061252e 2917
717746e3 2918 if ((!(cr4 & X86_CR4_PCE) && ctxt->ops->cpl(ctxt)) ||
8061252e
JR		 2919 (rcx > 3))
2920 return emulate_gp(ctxt, 0);
2921
2922 return X86EMUL_CONTINUE;
2923}
2924
f6511935
JR		 2925static int check_perm_in(struct x86_emulate_ctxt *ctxt)
2926{
2927 struct decode_cache *c = &ctxt->decode;
2928
2929 c->dst.bytes = min(c->dst.bytes, 4u);
2930 if (!emulator_io_permited(ctxt, ctxt->ops, c->src.val, c->dst.bytes))
2931 return emulate_gp(ctxt, 0);
2932
2933 return X86EMUL_CONTINUE;
2934}
2935
2936static int check_perm_out(struct x86_emulate_ctxt *ctxt)
2937{
2938 struct decode_cache *c = &ctxt->decode;
2939
2940 c->src.bytes = min(c->src.bytes, 4u);
2941 if (!emulator_io_permited(ctxt, ctxt->ops, c->dst.val, c->src.bytes))
2942 return emulate_gp(ctxt, 0);
2943
2944 return X86EMUL_CONTINUE;
2945}
2946
73fba5f4 2947#define D(_y) { .flags = (_y) }
c4f035c6 2948#define DI(_y, _i) { .flags = (_y), .intercept = x86_intercept_##_i }
d09beabd
JR		 2949#define DIP(_y, _i, _p) { .flags = (_y), .intercept = x86_intercept_##_i, \
2950 .check_perm = (_p) }
73fba5f4 2951#define N D(0)
01de8b09 2952#define EXT(_f, _e) { .flags = ((_f) | RMExt), .u.group = (_e) }
73fba5f4
AK		 2953#define G(_f, _g) { .flags = ((_f) | Group), .u.group = (_g) }
2954#define GD(_f, _g) { .flags = ((_f) | Group | GroupDual), .u.gdual = (_g) }
2955#define I(_f, _e) { .flags = (_f), .u.execute = (_e) }
c4f035c6
AK		 2956#define II(_f, _e, _i) \
2957 { .flags = (_f), .u.execute = (_e), .intercept = x86_intercept_##_i }
d09beabd
JR		 2958#define IIP(_f, _e, _i, _p) \
2959 { .flags = (_f), .u.execute = (_e), .intercept = x86_intercept_##_i, \
2960 .check_perm = (_p) }
aa97bb48 2961#define GP(_f, _g) { .flags = ((_f) | Prefix), .u.gprefix = (_g) }
73fba5f4 2962
8d8f4e9f 2963#define D2bv(_f) D((_f) | ByteOp), D(_f)
f6511935 2964#define D2bvIP(_f, _i, _p) DIP((_f) | ByteOp, _i, _p), DIP(_f, _i, _p)
8d8f4e9f
AK		 2965#define I2bv(_f, _e) I((_f) | ByteOp, _e), I(_f, _e)
2966
d67fc27a
TY		 2967#define I6ALU(_f, _e) I2bv((_f) | DstMem | SrcReg | ModRM, _e), \
2968 I2bv(((_f) | DstReg | SrcMem | ModRM) & ~Lock, _e), \
2969 I2bv(((_f) & ~Lock) | DstAcc | SrcImm, _e)
6230f7fc 2970
d7eb8203
JR		 2971static struct opcode group7_rm1[] = {
2972 DI(SrcNone | ModRM | Priv, monitor),
2973 DI(SrcNone | ModRM | Priv, mwait),
2974 N, N, N, N, N, N,
2975};
2976
01de8b09
JR		 2977static struct opcode group7_rm3[] = {
2978 DIP(SrcNone | ModRM | Prot | Priv, vmrun, check_svme_pa),
5ef39c71 2979 II(SrcNone | ModRM | Prot | VendorSpecific, em_vmmcall, vmmcall),
01de8b09
JR		 2980 DIP(SrcNone | ModRM | Prot | Priv, vmload, check_svme_pa),
2981 DIP(SrcNone | ModRM | Prot | Priv, vmsave, check_svme_pa),
2982 DIP(SrcNone | ModRM | Prot | Priv, stgi, check_svme),
2983 DIP(SrcNone | ModRM | Prot | Priv, clgi, check_svme),
2984 DIP(SrcNone | ModRM | Prot | Priv, skinit, check_svme),
2985 DIP(SrcNone | ModRM | Prot | Priv, invlpga, check_svme),
2986};
6230f7fc 2987
d7eb8203
JR		 2988static struct opcode group7_rm7[] = {
2989 N,
2990 DIP(SrcNone | ModRM, rdtscp, check_rdtsc),
2991 N, N, N, N, N, N,
2992};
d67fc27a 2993
73fba5f4 2994static struct opcode group1[] = {
d67fc27a
TY		 2995 I(Lock, em_add),
2996 I(Lock, em_or),
2997 I(Lock, em_adc),
2998 I(Lock, em_sbb),
2999 I(Lock, em_and),
3000 I(Lock, em_sub),
3001 I(Lock, em_xor),
3002 I(0, em_cmp),
73fba5f4
AK		 3003};
3004
3005static struct opcode group1A[] = {
3006 D(DstMem | SrcNone | ModRM | Mov | Stack), N, N, N, N, N, N, N,
3007};
3008
3009static struct opcode group3[] = {
3010 D(DstMem | SrcImm | ModRM), D(DstMem | SrcImm | ModRM),
3011 D(DstMem | SrcNone | ModRM | Lock), D(DstMem | SrcNone | ModRM | Lock),
3f9f53b0 3012 X4(D(SrcMem | ModRM)),
73fba5f4
AK		 3013};
3014
3015static struct opcode group4[] = {
3016 D(ByteOp | DstMem | SrcNone | ModRM | Lock), D(ByteOp | DstMem | SrcNone | ModRM | Lock),
3017 N, N, N, N, N, N,
3018};
3019
3020static struct opcode group5[] = {
3021 D(DstMem | SrcNone | ModRM | Lock), D(DstMem | SrcNone | ModRM | Lock),
0ef753b8
AK		 3022 D(SrcMem | ModRM | Stack),
3023 I(SrcMemFAddr | ModRM | ImplicitOps | Stack, em_call_far),
73fba5f4
AK		 3024 D(SrcMem | ModRM | Stack), D(SrcMemFAddr | ModRM | ImplicitOps),
3025 D(SrcMem | ModRM | Stack), N,
3026};
3027
dee6bb70
JR		 3028static struct opcode group6[] = {
3029 DI(ModRM | Prot, sldt),
3030 DI(ModRM | Prot, str),
3031 DI(ModRM | Prot | Priv, lldt),
3032 DI(ModRM | Prot | Priv, ltr),
3033 N, N, N, N,
3034};
3035
73fba5f4 3036static struct group_dual group7 = { {
dee6bb70
JR		 3037 DI(ModRM | Mov | DstMem | Priv, sgdt),
3038 DI(ModRM | Mov | DstMem | Priv, sidt),
5ef39c71
AK		 3039 II(ModRM | SrcMem | Priv, em_lgdt, lgdt),
3040 II(ModRM | SrcMem | Priv, em_lidt, lidt),
3041 II(SrcNone | ModRM | DstMem | Mov, em_smsw, smsw), N,
3042 II(SrcMem16 | ModRM | Mov | Priv, em_lmsw, lmsw),
3043 II(SrcMem | ModRM | ByteOp | Priv | NoAccess, em_invlpg, invlpg),
73fba5f4 3044}, {
5ef39c71
AK		 3045 I(SrcNone | ModRM | Priv | VendorSpecific, em_vmcall),
3046 EXT(0, group7_rm1),
01de8b09 3047 N, EXT(0, group7_rm3),
5ef39c71
AK		 3048 II(SrcNone | ModRM | DstMem | Mov, em_smsw, smsw), N,
3049 II(SrcMem16 | ModRM | Mov | Priv, em_lmsw, lmsw), EXT(0, group7_rm7),
73fba5f4
AK		 3050} };
3051
3052static struct opcode group8[] = {
3053 N, N, N, N,
3054 D(DstMem | SrcImmByte | ModRM), D(DstMem | SrcImmByte | ModRM | Lock),
3055 D(DstMem | SrcImmByte | ModRM | Lock), D(DstMem | SrcImmByte | ModRM | Lock),
3056};
3057
3058static struct group_dual group9 = { {
3059 N, D(DstMem64 | ModRM | Lock), N, N, N, N, N, N,
3060}, {
3061 N, N, N, N, N, N, N, N,
3062} };
3063
a4d4a7c1
AK		 3064static struct opcode group11[] = {
3065 I(DstMem | SrcImm | ModRM | Mov, em_mov), X7(D(Undefined)),
3066};
3067
aa97bb48
AK		 3068static struct gprefix pfx_0f_6f_0f_7f = {
3069 N, N, N, I(Sse, em_movdqu),
3070};
3071
73fba5f4
AK		 3072static struct opcode opcode_table[256] = {
3073 /* 0x00 - 0x07 */
d67fc27a 3074 I6ALU(Lock, em_add),
73fba5f4
AK		 3075 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
3076 /* 0x08 - 0x0F */
d67fc27a 3077 I6ALU(Lock, em_or),
73fba5f4
AK		 3078 D(ImplicitOps | Stack | No64), N,
3079 /* 0x10 - 0x17 */
d67fc27a 3080 I6ALU(Lock, em_adc),
73fba5f4
AK		 3081 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
3082 /* 0x18 - 0x1F */
d67fc27a 3083 I6ALU(Lock, em_sbb),
73fba5f4
AK		 3084 D(ImplicitOps | Stack | No64), D(ImplicitOps | Stack | No64),
3085 /* 0x20 - 0x27 */
d67fc27a 3086 I6ALU(Lock, em_and), N, N,
73fba5f4 3087 /* 0x28 - 0x2F */
d67fc27a 3088 I6ALU(Lock, em_sub), N, I(ByteOp | DstAcc | No64, em_das),
73fba5f4 3089 /* 0x30 - 0x37 */
d67fc27a 3090 I6ALU(Lock, em_xor), N, N,
73fba5f4 3091 /* 0x38 - 0x3F */
d67fc27a 3092 I6ALU(0, em_cmp), N, N,
73fba5f4
AK		 3093 /* 0x40 - 0x4F */
3094 X16(D(DstReg)),
3095 /* 0x50 - 0x57 */
63540382 3096 X8(I(SrcReg | Stack, em_push)),
73fba5f4 3097 /* 0x58 - 0x5F */
c54fe504 3098 X8(I(DstReg | Stack, em_pop)),
73fba5f4 3099 /* 0x60 - 0x67 */
b96a7fad
TY		 3100 I(ImplicitOps | Stack | No64, em_pusha),
3101 I(ImplicitOps | Stack | No64, em_popa),
73fba5f4
AK		 3102 N, D(DstReg | SrcMem32 | ModRM | Mov) /* movsxd (x86/64) */ ,
3103 N, N, N, N,
3104 /* 0x68 - 0x6F */
d46164db
AK		 3105 I(SrcImm | Mov | Stack, em_push),
3106 I(DstReg | SrcMem | ModRM | Src2Imm, em_imul_3op),
f3a1b9f4
AK		 3107 I(SrcImmByte | Mov | Stack, em_push),
3108 I(DstReg | SrcMem | ModRM | Src2ImmByte, em_imul_3op),
f6511935
JR		 3109 D2bvIP(DstDI | Mov | String, ins, check_perm_in), /* insb, insw/insd */
3110 D2bvIP(SrcSI | ImplicitOps | String, outs, check_perm_out), /* outsb, outsw/outsd */
73fba5f4
AK		 3111 /* 0x70 - 0x7F */
3112 X16(D(SrcImmByte)),
3113 /* 0x80 - 0x87 */
3114 G(ByteOp | DstMem | SrcImm | ModRM | Group, group1),
3115 G(DstMem | SrcImm | ModRM | Group, group1),
3116 G(ByteOp | DstMem | SrcImm | ModRM | No64 | Group, group1),
3117 G(DstMem | SrcImmByte | ModRM | Group, group1),
76e8e68d 3118 D2bv(DstMem | SrcReg | ModRM), D2bv(DstMem | SrcReg | ModRM | Lock),
73fba5f4 3119 /* 0x88 - 0x8F */
b9eac5f4
AK		 3120 I2bv(DstMem | SrcReg | ModRM | Mov, em_mov),
3121 I2bv(DstReg | SrcMem | ModRM | Mov, em_mov),
342fc630 3122 D(DstMem | SrcNone | ModRM | Mov), D(ModRM | SrcMem | NoAccess | DstReg),
73fba5f4
AK		 3123 D(ImplicitOps | SrcMem16 | ModRM), G(0, group1A),
3124 /* 0x90 - 0x97 */
bf608f88 3125 DI(SrcAcc | DstReg, pause), X7(D(SrcAcc | DstReg)),
73fba5f4 3126 /* 0x98 - 0x9F */
61429142 3127 D(DstAcc | SrcNone), I(ImplicitOps | SrcAcc, em_cwd),
cc4feed5 3128 I(SrcImmFAddr | No64, em_call_far), N,
3c6e276f 3129 DI(ImplicitOps | Stack, pushf), DI(ImplicitOps | Stack, popf), N, N,
73fba5f4 3130 /* 0xA0 - 0xA7 */
b9eac5f4
AK		 3131 I2bv(DstAcc | SrcMem | Mov | MemAbs, em_mov),
3132 I2bv(DstMem | SrcAcc | Mov | MemAbs, em_mov),
3133 I2bv(SrcSI | DstDI | Mov | String, em_mov),
d67fc27a 3134 I2bv(SrcSI | DstDI | String, em_cmp),
73fba5f4 3135 /* 0xA8 - 0xAF */
50748613 3136 D2bv(DstAcc | SrcImm),
b9eac5f4
AK		 3137 I2bv(SrcAcc | DstDI | Mov | String, em_mov),
3138 I2bv(SrcSI | DstAcc | Mov | String, em_mov),
d67fc27a 3139 I2bv(SrcAcc | DstDI | String, em_cmp),
73fba5f4 3140 /* 0xB0 - 0xB7 */
b9eac5f4 3141 X8(I(ByteOp | DstReg | SrcImm | Mov, em_mov)),
73fba5f4 3142 /* 0xB8 - 0xBF */
b9eac5f4 3143 X8(I(DstReg | SrcImm | Mov, em_mov)),
73fba5f4 3144 /* 0xC0 - 0xC7 */
d2c6c7ad 3145 D2bv(DstMem | SrcImmByte | ModRM),
40ece7c7
AK		 3146 I(ImplicitOps | Stack | SrcImmU16, em_ret_near_imm),
3147 D(ImplicitOps | Stack),
09b5f4d3 3148 D(DstReg | SrcMemFAddr | ModRM | No64), D(DstReg | SrcMemFAddr | ModRM | No64),
a4d4a7c1 3149 G(ByteOp, group11), G(0, group11),
73fba5f4
AK		 3150 /* 0xC8 - 0xCF */
3151 N, N, N, D(ImplicitOps | Stack),
3c6e276f
AK		 3152 D(ImplicitOps), DI(SrcImmByte, intn),
3153 D(ImplicitOps | No64), DI(ImplicitOps, iret),
73fba5f4 3154 /* 0xD0 - 0xD7 */
d2c6c7ad 3155 D2bv(DstMem | SrcOne | ModRM), D2bv(DstMem | ModRM),
73fba5f4
AK		 3156 N, N, N, N,
3157 /* 0xD8 - 0xDF */
3158 N, N, N, N, N, N, N, N,
3159 /* 0xE0 - 0xE7 */
e4abac67 3160 X4(D(SrcImmByte)),
f6511935
JR		 3161 D2bvIP(SrcImmUByte | DstAcc, in, check_perm_in),
3162 D2bvIP(SrcAcc | DstImmUByte, out, check_perm_out),
73fba5f4
AK		 3163 /* 0xE8 - 0xEF */
3164 D(SrcImm | Stack), D(SrcImm | ImplicitOps),
3165 D(SrcImmFAddr | No64), D(SrcImmByte | ImplicitOps),
f6511935
JR		 3166 D2bvIP(SrcNone | DstAcc, in, check_perm_in),
3167 D2bvIP(SrcAcc | ImplicitOps, out, check_perm_out),
73fba5f4 3168 /* 0xF0 - 0xF7 */
bf608f88 3169 N, DI(ImplicitOps, icebp), N, N,
3c6e276f
AK		 3170 DI(ImplicitOps | Priv, hlt), D(ImplicitOps),
3171 G(ByteOp, group3), G(0, group3),
73fba5f4 3172 /* 0xF8 - 0xFF */
8744aa9a 3173 D(ImplicitOps), D(ImplicitOps), D(ImplicitOps), D(ImplicitOps),
73fba5f4
AK		 3174 D(ImplicitOps), D(ImplicitOps), G(0, group4), G(0, group5),
3175};
3176
3177static struct opcode twobyte_table[256] = {
3178 /* 0x00 - 0x0F */
dee6bb70 3179 G(0, group6), GD(0, &group7), N, N,
cfec82cb 3180 N, D(ImplicitOps | VendorSpecific), DI(ImplicitOps | Priv, clts), N,
3c6e276f 3181 DI(ImplicitOps | Priv, invd), DI(ImplicitOps | Priv, wbinvd), N, N,
73fba5f4
AK		 3182 N, D(ImplicitOps | ModRM), N, N,
3183 /* 0x10 - 0x1F */
3184 N, N, N, N, N, N, N, N, D(ImplicitOps | ModRM), N, N, N, N, N, N, N,
3185 /* 0x20 - 0x2F */
cfec82cb 3186 DIP(ModRM | DstMem | Priv | Op3264, cr_read, check_cr_read),
3b88e41a 3187 DIP(ModRM | DstMem | Priv | Op3264, dr_read, check_dr_read),
cfec82cb 3188 DIP(ModRM | SrcMem | Priv | Op3264, cr_write, check_cr_write),
3b88e41a 3189 DIP(ModRM | SrcMem | Priv | Op3264, dr_write, check_dr_write),
73fba5f4
AK		 3190 N, N, N, N,
3191 N, N, N, N, N, N, N, N,
3192 /* 0x30 - 0x3F */
8061252e
JR		 3193 DI(ImplicitOps | Priv, wrmsr),
3194 IIP(ImplicitOps, em_rdtsc, rdtsc, check_rdtsc),
3195 DI(ImplicitOps | Priv, rdmsr),
3196 DIP(ImplicitOps | Priv, rdpmc, check_rdpmc),
d867162c
AK		 3197 D(ImplicitOps | VendorSpecific), D(ImplicitOps | Priv | VendorSpecific),
3198 N, N,
73fba5f4
AK		 3199 N, N, N, N, N, N, N, N,
3200 /* 0x40 - 0x4F */
3201 X16(D(DstReg | SrcMem | ModRM | Mov)),
3202 /* 0x50 - 0x5F */
3203 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
3204 /* 0x60 - 0x6F */
aa97bb48
AK		 3205 N, N, N, N,
3206 N, N, N, N,
3207 N, N, N, N,
3208 N, N, N, GP(SrcMem | DstReg | ModRM | Mov, &pfx_0f_6f_0f_7f),
73fba5f4 3209 /* 0x70 - 0x7F */
aa97bb48
AK		 3210 N, N, N, N,
3211 N, N, N, N,
3212 N, N, N, N,
3213 N, N, N, GP(SrcReg | DstMem | ModRM | Mov, &pfx_0f_6f_0f_7f),
73fba5f4
AK		 3214 /* 0x80 - 0x8F */
3215 X16(D(SrcImm)),
3216 /* 0x90 - 0x9F */
ee45b58e 3217 X16(D(ByteOp | DstMem | SrcNone | ModRM| Mov)),
73fba5f4
AK		 3218 /* 0xA0 - 0xA7 */
3219 D(ImplicitOps | Stack), D(ImplicitOps | Stack),
8061252e 3220 DI(ImplicitOps, cpuid), D(DstMem | SrcReg | ModRM | BitOp),
73fba5f4
AK		 3221 D(DstMem | SrcReg | Src2ImmByte | ModRM),
3222 D(DstMem | SrcReg | Src2CL | ModRM), N, N,
3223 /* 0xA8 - 0xAF */
3224 D(ImplicitOps | Stack), D(ImplicitOps | Stack),
8061252e 3225 DI(ImplicitOps, rsm), D(DstMem | SrcReg | ModRM | BitOp | Lock),
73fba5f4
AK		 3226 D(DstMem | SrcReg | Src2ImmByte | ModRM),
3227 D(DstMem | SrcReg | Src2CL | ModRM),
5c82aa29 3228 D(ModRM), I(DstReg | SrcMem | ModRM, em_imul),
73fba5f4 3229 /* 0xB0 - 0xB7 */
739ae406 3230 D2bv(DstMem | SrcReg | ModRM | Lock),
09b5f4d3
WY		 3231 D(DstReg | SrcMemFAddr | ModRM), D(DstMem | SrcReg | ModRM | BitOp | Lock),
3232 D(DstReg | SrcMemFAddr | ModRM), D(DstReg | SrcMemFAddr | ModRM),
3233 D(ByteOp | DstReg | SrcMem | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov),
73fba5f4
AK		 3234 /* 0xB8 - 0xBF */
3235 N, N,
ba7ff2b7 3236 G(BitOp, group8), D(DstMem | SrcReg | ModRM | BitOp | Lock),
d9574a25
WY		 3237 D(DstReg | SrcMem | ModRM), D(DstReg | SrcMem | ModRM),
3238 D(ByteOp | DstReg | SrcMem | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov),
73fba5f4 3239 /* 0xC0 - 0xCF */
739ae406 3240 D2bv(DstMem | SrcReg | ModRM | Lock),
92f738a5 3241 N, D(DstMem | SrcReg | ModRM | Mov),
73fba5f4
AK		 3242 N, N, N, GD(0, &group9),
3243 N, N, N, N, N, N, N, N,
3244 /* 0xD0 - 0xDF */
3245 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
3246 /* 0xE0 - 0xEF */
3247 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N,
3248 /* 0xF0 - 0xFF */
3249 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N
3250};
3251
3252#undef D
3253#undef N
3254#undef G
3255#undef GD
3256#undef I
aa97bb48 3257#undef GP
01de8b09 3258#undef EXT
73fba5f4 3259
8d8f4e9f 3260#undef D2bv
f6511935 3261#undef D2bvIP
8d8f4e9f 3262#undef I2bv
d67fc27a 3263#undef I6ALU
8d8f4e9f 3264
39f21ee5
AK		 3265static unsigned imm_size(struct decode_cache *c)
3266{
3267 unsigned size;
3268
3269 size = (c->d & ByteOp) ? 1 : c->op_bytes;
3270 if (size == 8)
3271 size = 4;
3272 return size;
3273}
3274
3275static int decode_imm(struct x86_emulate_ctxt *ctxt, struct operand *op,
3276 unsigned size, bool sign_extension)
3277{
3278 struct decode_cache *c = &ctxt->decode;
3279 struct x86_emulate_ops *ops = ctxt->ops;
3280 int rc = X86EMUL_CONTINUE;
3281
3282 op->type = OP_IMM;
3283 op->bytes = size;
90de84f5 3284 op->addr.mem.ea = c->eip;
39f21ee5
AK		 3285 /* NB. Immediates are sign-extended as necessary. */
3286 switch (op->bytes) {
3287 case 1:
3288 op->val = insn_fetch(s8, 1, c->eip);
3289 break;
3290 case 2:
3291 op->val = insn_fetch(s16, 2, c->eip);
3292 break;
3293 case 4:
3294 op->val = insn_fetch(s32, 4, c->eip);
3295 break;
3296 }
3297 if (!sign_extension) {
3298 switch (op->bytes) {
3299 case 1:
3300 op->val &= 0xff;
3301 break;
3302 case 2:
3303 op->val &= 0xffff;
3304 break;
3305 case 4:
3306 op->val &= 0xffffffff;
3307 break;
3308 }
3309 }
3310done:
3311 return rc;
3312}
3313
dde7e6d1 3314int
dc25e89e 3315x86_decode_insn(struct x86_emulate_ctxt *ctxt, void *insn, int insn_len)
dde7e6d1
AK		 3316{
3317 struct x86_emulate_ops *ops = ctxt->ops;
3318 struct decode_cache *c = &ctxt->decode;
3319 int rc = X86EMUL_CONTINUE;
3320 int mode = ctxt->mode;
0d7cdee8
AK		 3321 int def_op_bytes, def_ad_bytes, dual, goffset, simd_prefix;
3322 bool op_prefix = false;
dde7e6d1 3323 struct opcode opcode, *g_mod012, *g_mod3;
2dbd0dd7 3324 struct operand memop = { .type = OP_NONE };
dde7e6d1 3325
dde7e6d1 3326 c->eip = ctxt->eip;
dc25e89e
AP		 3327 c->fetch.start = c->eip;
3328 c->fetch.end = c->fetch.start + insn_len;
3329 if (insn_len > 0)
3330 memcpy(c->fetch.data, insn, insn_len);
dde7e6d1
AK		 3331
3332 switch (mode) {
3333 case X86EMUL_MODE_REAL:
3334 case X86EMUL_MODE_VM86:
3335 case X86EMUL_MODE_PROT16:
3336 def_op_bytes = def_ad_bytes = 2;
3337 break;
3338 case X86EMUL_MODE_PROT32:
3339 def_op_bytes = def_ad_bytes = 4;
3340 break;
3341#ifdef CONFIG_X86_64
3342 case X86EMUL_MODE_PROT64:
3343 def_op_bytes = 4;
3344 def_ad_bytes = 8;
3345 break;
3346#endif
3347 default:
3348 return -1;
3349 }
3350
3351 c->op_bytes = def_op_bytes;
3352 c->ad_bytes = def_ad_bytes;
3353
3354 /* Legacy prefixes. */
3355 for (;;) {
3356 switch (c->b = insn_fetch(u8, 1, c->eip)) {
3357 case 0x66: /* operand-size override */
0d7cdee8 3358 op_prefix = true;
dde7e6d1
AK		 3359 /* switch between 2/4 bytes */
3360 c->op_bytes = def_op_bytes ^ 6;
3361 break;
3362 case 0x67: /* address-size override */
3363 if (mode == X86EMUL_MODE_PROT64)
3364 /* switch between 4/8 bytes */
3365 c->ad_bytes = def_ad_bytes ^ 12;
3366 else
3367 /* switch between 2/4 bytes */
3368 c->ad_bytes = def_ad_bytes ^ 6;
3369 break;
3370 case 0x26: /* ES override */
3371 case 0x2e: /* CS override */
3372 case 0x36: /* SS override */
3373 case 0x3e: /* DS override */
3374 set_seg_override(c, (c->b >> 3) & 3);
3375 break;
3376 case 0x64: /* FS override */
3377 case 0x65: /* GS override */
3378 set_seg_override(c, c->b & 7);
3379 break;
3380 case 0x40 ... 0x4f: /* REX */
3381 if (mode != X86EMUL_MODE_PROT64)
3382 goto done_prefixes;
3383 c->rex_prefix = c->b;
3384 continue;
3385 case 0xf0: /* LOCK */
3386 c->lock_prefix = 1;
3387 break;
3388 case 0xf2: /* REPNE/REPNZ */
dde7e6d1 3389 case 0xf3: /* REP/REPE/REPZ */
1d6b114f 3390 c->rep_prefix = c->b;
dde7e6d1
AK		 3391 break;
3392 default:
3393 goto done_prefixes;
3394 }
3395
3396 /* Any legacy prefix after a REX prefix nullifies its effect. */
3397
3398 c->rex_prefix = 0;
3399 }
3400
3401done_prefixes:
3402
3403 /* REX prefix. */
1e87e3ef
AK		 3404 if (c->rex_prefix & 8)
3405 c->op_bytes = 8; /* REX.W */
dde7e6d1
AK		 3406
3407 /* Opcode byte(s). */
3408 opcode = opcode_table[c->b];
d3ad6243
WY		 3409 /* Two-byte opcode? */
3410 if (c->b == 0x0f) {
3411 c->twobyte = 1;
3412 c->b = insn_fetch(u8, 1, c->eip);
3413 opcode = twobyte_table[c->b];
dde7e6d1
AK		 3414 }
3415 c->d = opcode.flags;
3416
3417 if (c->d & Group) {
3418 dual = c->d & GroupDual;
3419 c->modrm = insn_fetch(u8, 1, c->eip);
3420 --c->eip;
3421
3422 if (c->d & GroupDual) {
3423 g_mod012 = opcode.u.gdual->mod012;
3424 g_mod3 = opcode.u.gdual->mod3;
3425 } else
3426 g_mod012 = g_mod3 = opcode.u.group;
3427
3428 c->d &= ~(Group | GroupDual);
3429
3430 goffset = (c->modrm >> 3) & 7;
3431
3432 if ((c->modrm >> 6) == 3)
3433 opcode = g_mod3[goffset];
3434 else
3435 opcode = g_mod012[goffset];
01de8b09
JR		 3436
3437 if (opcode.flags & RMExt) {
3438 goffset = c->modrm & 7;
3439 opcode = opcode.u.group[goffset];
3440 }
3441
dde7e6d1
AK		 3442 c->d |= opcode.flags;
3443 }
3444
0d7cdee8
AK		 3445 if (c->d & Prefix) {
3446 if (c->rep_prefix && op_prefix)
3447 return X86EMUL_UNHANDLEABLE;
3448 simd_prefix = op_prefix ? 0x66 : c->rep_prefix;
3449 switch (simd_prefix) {
3450 case 0x00: opcode = opcode.u.gprefix->pfx_no; break;
3451 case 0x66: opcode = opcode.u.gprefix->pfx_66; break;
3452 case 0xf2: opcode = opcode.u.gprefix->pfx_f2; break;
3453 case 0xf3: opcode = opcode.u.gprefix->pfx_f3; break;
3454 }
3455 c->d |= opcode.flags;
3456 }
3457
dde7e6d1 3458 c->execute = opcode.u.execute;
d09beabd 3459 c->check_perm = opcode.check_perm;
c4f035c6 3460 c->intercept = opcode.intercept;
dde7e6d1
AK		 3461
3462 /* Unrecognised? */
d53db5ef 3463 if (c->d == 0 || (c->d & Undefined))
dde7e6d1 3464 return -1;
dde7e6d1 3465
d867162c
AK		 3466 if (!(c->d & VendorSpecific) && ctxt->only_vendor_specific_insn)
3467 return -1;
3468
dde7e6d1
AK		 3469 if (mode == X86EMUL_MODE_PROT64 && (c->d & Stack))
3470 c->op_bytes = 8;
3471
7f9b4b75
AK		 3472 if (c->d & Op3264) {
3473 if (mode == X86EMUL_MODE_PROT64)
3474 c->op_bytes = 8;
3475 else
3476 c->op_bytes = 4;
3477 }
3478
1253791d
AK		 3479 if (c->d & Sse)
3480 c->op_bytes = 16;
3481
dde7e6d1 3482 /* ModRM and SIB bytes. */
09ee57cd 3483 if (c->d & ModRM) {
2dbd0dd7 3484 rc = decode_modrm(ctxt, ops, &memop);
09ee57cd
AK		 3485 if (!c->has_seg_override)
3486 set_seg_override(c, c->modrm_seg);
3487 } else if (c->d & MemAbs)
2dbd0dd7 3488 rc = decode_abs(ctxt, ops, &memop);
dde7e6d1
AK		 3489 if (rc != X86EMUL_CONTINUE)
3490 goto done;
3491
3492 if (!c->has_seg_override)
3493 set_seg_override(c, VCPU_SREG_DS);
3494
90de84f5 3495 memop.addr.mem.seg = seg_override(ctxt, ops, c);
dde7e6d1 3496
2dbd0dd7 3497 if (memop.type == OP_MEM && c->ad_bytes != 8)
90de84f5 3498 memop.addr.mem.ea = (u32)memop.addr.mem.ea;
dde7e6d1 3499
2dbd0dd7 3500 if (memop.type == OP_MEM && c->rip_relative)
90de84f5 3501 memop.addr.mem.ea += c->eip;
dde7e6d1
AK		 3502
3503 /*
3504 * Decode and fetch the source operand: register, memory
3505 * or immediate.
3506 */
3507 switch (c->d & SrcMask) {
3508 case SrcNone:
3509 break;
3510 case SrcReg:
1253791d 3511 decode_register_operand(ctxt, &c->src, c, 0);
dde7e6d1
AK		 3512 break;
3513 case SrcMem16:
2dbd0dd7 3514 memop.bytes = 2;
dde7e6d1
AK		 3515 goto srcmem_common;
3516 case SrcMem32:
2dbd0dd7 3517 memop.bytes = 4;
dde7e6d1
AK		 3518 goto srcmem_common;
3519 case SrcMem:
2dbd0dd7 3520 memop.bytes = (c->d & ByteOp) ? 1 :
dde7e6d1 3521 c->op_bytes;
dde7e6d1 3522 srcmem_common:
2dbd0dd7 3523 c->src = memop;
dde7e6d1 3524 break;
b250e605 3525 case SrcImmU16:
39f21ee5
AK		 3526 rc = decode_imm(ctxt, &c->src, 2, false);
3527 break;
dde7e6d1 3528 case SrcImm:
39f21ee5
AK		 3529 rc = decode_imm(ctxt, &c->src, imm_size(c), true);
3530 break;
dde7e6d1 3531 case SrcImmU:
39f21ee5 3532 rc = decode_imm(ctxt, &c->src, imm_size(c), false);
dde7e6d1
AK		 3533 break;
3534 case SrcImmByte:
39f21ee5
AK		 3535 rc = decode_imm(ctxt, &c->src, 1, true);
3536 break;
dde7e6d1 3537 case SrcImmUByte:
39f21ee5 3538 rc = decode_imm(ctxt, &c->src, 1, false);
dde7e6d1
AK		 3539 break;
3540 case SrcAcc:
3541 c->src.type = OP_REG;
3542 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 3543 c->src.addr.reg = &c->regs[VCPU_REGS_RAX];
91ff3cb4 3544 fetch_register_operand(&c->src);
dde7e6d1
AK		 3545 break;
3546 case SrcOne:
3547 c->src.bytes = 1;
3548 c->src.val = 1;
3549 break;
3550 case SrcSI:
3551 c->src.type = OP_MEM;
3552 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
90de84f5
AK		 3553 c->src.addr.mem.ea =
3554 register_address(c, c->regs[VCPU_REGS_RSI]);
3555 c->src.addr.mem.seg = seg_override(ctxt, ops, c),
dde7e6d1
AK		 3556 c->src.val = 0;
3557 break;
3558 case SrcImmFAddr:
3559 c->src.type = OP_IMM;
90de84f5 3560 c->src.addr.mem.ea = c->eip;
dde7e6d1
AK		 3561 c->src.bytes = c->op_bytes + 2;
3562 insn_fetch_arr(c->src.valptr, c->src.bytes, c->eip);
3563 break;
3564 case SrcMemFAddr:
2dbd0dd7
AK		 3565 memop.bytes = c->op_bytes + 2;
3566 goto srcmem_common;
dde7e6d1
AK		 3567 break;
3568 }
3569
39f21ee5
AK		 3570 if (rc != X86EMUL_CONTINUE)
3571 goto done;
3572
dde7e6d1
AK		 3573 /*
3574 * Decode and fetch the second source operand: register, memory
3575 * or immediate.
3576 */
3577 switch (c->d & Src2Mask) {
3578 case Src2None:
3579 break;
3580 case Src2CL:
3581 c->src2.bytes = 1;
3582 c->src2.val = c->regs[VCPU_REGS_RCX] & 0x8;
3583 break;
3584 case Src2ImmByte:
39f21ee5 3585 rc = decode_imm(ctxt, &c->src2, 1, true);
dde7e6d1
AK		 3586 break;
3587 case Src2One:
3588 c->src2.bytes = 1;
3589 c->src2.val = 1;
3590 break;
7db41eb7
AK		 3591 case Src2Imm:
3592 rc = decode_imm(ctxt, &c->src2, imm_size(c), true);
3593 break;
dde7e6d1
AK		 3594 }
3595
39f21ee5
AK		 3596 if (rc != X86EMUL_CONTINUE)
3597 goto done;
3598
dde7e6d1
AK		 3599 /* Decode and fetch the destination operand: register or memory. */
3600 switch (c->d & DstMask) {
dde7e6d1 3601 case DstReg:
1253791d 3602 decode_register_operand(ctxt, &c->dst, c,
dde7e6d1
AK		 3603 c->twobyte && (c->b == 0xb6 || c->b == 0xb7));
3604 break;
943858e2
WY		 3605 case DstImmUByte:
3606 c->dst.type = OP_IMM;
90de84f5 3607 c->dst.addr.mem.ea = c->eip;
943858e2
WY		 3608 c->dst.bytes = 1;
3609 c->dst.val = insn_fetch(u8, 1, c->eip);
3610 break;
dde7e6d1
AK		 3611 case DstMem:
3612 case DstMem64:
2dbd0dd7 3613 c->dst = memop;
dde7e6d1
AK		 3614 if ((c->d & DstMask) == DstMem64)
3615 c->dst.bytes = 8;
3616 else
3617 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
35c843c4
WY		 3618 if (c->d & BitOp)
3619 fetch_bit_operand(c);
2dbd0dd7 3620 c->dst.orig_val = c->dst.val;
dde7e6d1
AK		 3621 break;
3622 case DstAcc:
3623 c->dst.type = OP_REG;
3624 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1a6440ae 3625 c->dst.addr.reg = &c->regs[VCPU_REGS_RAX];
91ff3cb4 3626 fetch_register_operand(&c->dst);
dde7e6d1
AK		 3627 c->dst.orig_val = c->dst.val;
3628 break;
3629 case DstDI:
3630 c->dst.type = OP_MEM;
3631 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
90de84f5
AK		 3632 c->dst.addr.mem.ea =
3633 register_address(c, c->regs[VCPU_REGS_RDI]);
3634 c->dst.addr.mem.seg = VCPU_SREG_ES;
dde7e6d1
AK		 3635 c->dst.val = 0;
3636 break;
36089fed
WY		 3637 case ImplicitOps:
3638 /* Special instructions do their own operand decoding. */
3639 default:
3640 c->dst.type = OP_NONE; /* Disable writeback. */
3641 return 0;
dde7e6d1
AK		 3642 }
3643
3644done:
a0c0ab2f 3645 return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK;
dde7e6d1
AK		 3646}
3647
3e2f65d5
GN		 3648static bool string_insn_completed(struct x86_emulate_ctxt *ctxt)
3649{
3650 struct decode_cache *c = &ctxt->decode;
3651
3652 /* The second termination condition only applies for REPE
3653 * and REPNE. Test if the repeat string operation prefix is
3654 * REPE/REPZ or REPNE/REPNZ and if it's the case it tests the
3655 * corresponding termination condition according to:
3656 * - if REPE/REPZ and ZF = 0 then done
3657 * - if REPNE/REPNZ and ZF = 1 then done
3658 */
3659 if (((c->b == 0xa6) || (c->b == 0xa7) ||
3660 (c->b == 0xae) || (c->b == 0xaf))
3661 && (((c->rep_prefix == REPE_PREFIX) &&
3662 ((ctxt->eflags & EFLG_ZF) == 0))
3663 || ((c->rep_prefix == REPNE_PREFIX) &&
3664 ((ctxt->eflags & EFLG_ZF) == EFLG_ZF))))
3665 return true;
3666
3667 return false;
3668}
3669
8b4caf66 3670int
9aabc88f 3671x86_emulate_insn(struct x86_emulate_ctxt *ctxt)
8b4caf66 3672{
9aabc88f 3673 struct x86_emulate_ops *ops = ctxt->ops;
8b4caf66 3674 u64 msr_data;
8b4caf66 3675 struct decode_cache *c = &ctxt->decode;
1b30eaa8 3676 int rc = X86EMUL_CONTINUE;
5cd21917 3677 int saved_dst_type = c->dst.type;
6e154e56 3678 int irq; /* Used for int 3, int, and into */
8b4caf66 3679
9de41573 3680 ctxt->decode.mem_read.pos = 0;
310b5d30 3681
1161624f 3682 if (ctxt->mode == X86EMUL_MODE_PROT64 && (c->d & No64)) {
35d3d4a1 3683 rc = emulate_ud(ctxt);
1161624f
GN		 3684 goto done;
3685 }
3686
d380a5e4 3687 /* LOCK prefix is allowed only with some instructions */
a41ffb75 3688 if (c->lock_prefix && (!(c->d & Lock) || c->dst.type != OP_MEM)) {
35d3d4a1 3689 rc = emulate_ud(ctxt);
d380a5e4
GN		 3690 goto done;
3691 }
3692
081bca0e 3693 if ((c->d & SrcMask) == SrcMemFAddr && c->src.type != OP_MEM) {
35d3d4a1 3694 rc = emulate_ud(ctxt);
081bca0e
AK		 3695 goto done;
3696 }
3697
1253791d 3698 if ((c->d & Sse)
717746e3
AK		 3699 && ((ops->get_cr(ctxt, 0) & X86_CR0_EM)
3700 || !(ops->get_cr(ctxt, 4) & X86_CR4_OSFXSR))) {
1253791d
AK		 3701 rc = emulate_ud(ctxt);
3702 goto done;
3703 }
3704
717746e3 3705 if ((c->d & Sse) && (ops->get_cr(ctxt, 0) & X86_CR0_TS)) {
1253791d
AK		 3706 rc = emulate_nm(ctxt);
3707 goto done;
3708 }
3709
c4f035c6 3710 if (unlikely(ctxt->guest_mode) && c->intercept) {
8a76d7f2
JR		 3711 rc = emulator_check_intercept(ctxt, c->intercept,
3712 X86_ICPT_PRE_EXCEPT);
c4f035c6
AK		 3713 if (rc != X86EMUL_CONTINUE)
3714 goto done;
3715 }
3716
e92805ac 3717 /* Privileged instruction can be executed only in CPL=0 */
717746e3 3718 if ((c->d & Priv) && ops->cpl(ctxt)) {
35d3d4a1 3719 rc = emulate_gp(ctxt, 0);
e92805ac
GN		 3720 goto done;
3721 }
3722
8ea7d6ae
JR		 3723 /* Instruction can only be executed in protected mode */
3724 if ((c->d & Prot) && !(ctxt->mode & X86EMUL_MODE_PROT)) {
3725 rc = emulate_ud(ctxt);
3726 goto done;
3727 }
3728
d09beabd
JR		 3729 /* Do instruction specific permission checks */
3730 if (c->check_perm) {
3731 rc = c->check_perm(ctxt);
3732 if (rc != X86EMUL_CONTINUE)
3733 goto done;
3734 }
3735
c4f035c6 3736 if (unlikely(ctxt->guest_mode) && c->intercept) {
8a76d7f2
JR		 3737 rc = emulator_check_intercept(ctxt, c->intercept,
3738 X86_ICPT_POST_EXCEPT);
c4f035c6
AK		 3739 if (rc != X86EMUL_CONTINUE)
3740 goto done;
3741 }
3742
b9fa9d6b
AK		 3743 if (c->rep_prefix && (c->d & String)) {
3744 /* All REP prefixes have the same first termination condition */
c73e197b 3745 if (address_mask(c, c->regs[VCPU_REGS_RCX]) == 0) {
95c55886 3746 ctxt->eip = c->eip;
b9fa9d6b
AK		 3747 goto done;
3748 }
b9fa9d6b
AK		 3749 }
3750
c483c02a 3751 if ((c->src.type == OP_MEM) && !(c->d & NoAccess)) {
3ca3ac4d
AK		 3752 rc = segmented_read(ctxt, c->src.addr.mem,
3753 c->src.valptr, c->src.bytes);
b60d513c 3754 if (rc != X86EMUL_CONTINUE)
8b4caf66 3755 goto done;
16518d5a 3756 c->src.orig_val64 = c->src.val64;
8b4caf66
LV		 3757 }
3758
e35b7b9c 3759 if (c->src2.type == OP_MEM) {
3ca3ac4d
AK		 3760 rc = segmented_read(ctxt, c->src2.addr.mem,
3761 &c->src2.val, c->src2.bytes);
e35b7b9c
GN		 3762 if (rc != X86EMUL_CONTINUE)
3763 goto done;
3764 }
3765
8b4caf66
LV		 3766 if ((c->d & DstMask) == ImplicitOps)
3767 goto special_insn;
3768
3769
69f55cb1
GN		 3770 if ((c->dst.type == OP_MEM) && !(c->d & Mov)) {
3771 /* optimisation - avoid slow emulated read if Mov */
3ca3ac4d 3772 rc = segmented_read(ctxt, c->dst.addr.mem,
9de41573 3773 &c->dst.val, c->dst.bytes);
69f55cb1
GN		 3774 if (rc != X86EMUL_CONTINUE)
3775 goto done;
038e51de 3776 }
e4e03ded 3777 c->dst.orig_val = c->dst.val;
038e51de 3778
018a98db
AK		 3779special_insn:
3780
c4f035c6 3781 if (unlikely(ctxt->guest_mode) && c->intercept) {
8a76d7f2
JR		 3782 rc = emulator_check_intercept(ctxt, c->intercept,
3783 X86_ICPT_POST_MEMACCESS);
c4f035c6
AK		 3784 if (rc != X86EMUL_CONTINUE)
3785 goto done;
3786 }
3787
ef65c889
AK		 3788 if (c->execute) {
3789 rc = c->execute(ctxt);
3790 if (rc != X86EMUL_CONTINUE)
3791 goto done;
3792 goto writeback;
3793 }
3794
e4e03ded 3795 if (c->twobyte)
6aa8b732
AK		 3796 goto twobyte_insn;
3797
e4e03ded 3798 switch (c->b) {
0934ac9d 3799 case 0x06: /* push es */
4179bb02 3800 rc = emulate_push_sreg(ctxt, ops, VCPU_SREG_ES);
0934ac9d
MG		 3801 break;
3802 case 0x07: /* pop es */
0934ac9d 3803 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_ES);
0934ac9d 3804 break;
0934ac9d 3805 case 0x0e: /* push cs */
4179bb02 3806 rc = emulate_push_sreg(ctxt, ops, VCPU_SREG_CS);
0934ac9d 3807 break;
0934ac9d 3808 case 0x16: /* push ss */
4179bb02 3809 rc = emulate_push_sreg(ctxt, ops, VCPU_SREG_SS);
0934ac9d
MG		 3810 break;
3811 case 0x17: /* pop ss */
0934ac9d 3812 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_SS);
0934ac9d 3813 break;
0934ac9d 3814 case 0x1e: /* push ds */
4179bb02 3815 rc = emulate_push_sreg(ctxt, ops, VCPU_SREG_DS);
0934ac9d
MG		 3816 break;
3817 case 0x1f: /* pop ds */
0934ac9d 3818 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_DS);
0934ac9d 3819 break;
33615aa9
AK		 3820 case 0x40 ... 0x47: /* inc r16/r32 */
3821 emulate_1op("inc", c->dst, ctxt->eflags);
3822 break;
3823 case 0x48 ... 0x4f: /* dec r16/r32 */
3824 emulate_1op("dec", c->dst, ctxt->eflags);
3825 break;
6aa8b732 3826 case 0x63: /* movsxd */
8b4caf66 3827 if (ctxt->mode != X86EMUL_MODE_PROT64)
6aa8b732 3828 goto cannot_emulate;
e4e03ded 3829 c->dst.val = (s32) c->src.val;
6aa8b732 3830 break;
018a98db
AK		 3831 case 0x6c: /* insb */
3832 case 0x6d: /* insw/insd */
a13a63fa
WY		 3833 c->src.val = c->regs[VCPU_REGS_RDX];
3834 goto do_io_in;
018a98db
AK		 3835 case 0x6e: /* outsb */
3836 case 0x6f: /* outsw/outsd */
a13a63fa
WY		 3837 c->dst.val = c->regs[VCPU_REGS_RDX];
3838 goto do_io_out;
7972995b 3839 break;
b2833e3c 3840 case 0x70 ... 0x7f: /* jcc (short) */
018a98db 3841 if (test_cc(c->b, ctxt->eflags))
b2833e3c 3842 jmp_rel(c, c->src.val);
018a98db 3843 break;
6aa8b732 3844 case 0x84 ... 0x85:
dfb507c4 3845 test:
05f086f8 3846 emulate_2op_SrcV("test", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 3847 break;
3848 case 0x86 ... 0x87: /* xchg */
b13354f8 3849 xchg:
6aa8b732 3850 /* Write back the register source. */
31be40b3
WY		 3851 c->src.val = c->dst.val;
3852 write_register_operand(&c->src);
6aa8b732
AK		 3853 /*
3854 * Write back the memory destination with implicit LOCK
3855 * prefix.
3856 */
31be40b3 3857 c->dst.val = c->src.orig_val;
e4e03ded 3858 c->lock_prefix = 1;
6aa8b732 3859 break;
79168fd1
GN		 3860 case 0x8c: /* mov r/m, sreg */
3861 if (c->modrm_reg > VCPU_SREG_GS) {
35d3d4a1 3862 rc = emulate_ud(ctxt);
5e3ae6c5 3863 goto done;
38d5bc6d 3864 }
4bff1e86 3865 c->dst.val = ops->get_segment_selector(ctxt, c->modrm_reg);
38d5bc6d 3866 break;
7e0b54b1 3867 case 0x8d: /* lea r16/r32, m */
90de84f5 3868 c->dst.val = c->src.addr.mem.ea;
7e0b54b1 3869 break;
4257198a
GT		 3870 case 0x8e: { /* mov seg, r/m16 */
3871 uint16_t sel;
4257198a
GT		 3872
3873 sel = c->src.val;
8b9f4414 3874
c697518a
GN		 3875 if (c->modrm_reg == VCPU_SREG_CS ||
3876 c->modrm_reg > VCPU_SREG_GS) {
35d3d4a1 3877 rc = emulate_ud(ctxt);
8b9f4414
GN		 3878 goto done;
3879 }
3880
310b5d30 3881 if (c->modrm_reg == VCPU_SREG_SS)
95cb2295 3882 ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS;
310b5d30 3883
2e873022 3884 rc = load_segment_descriptor(ctxt, ops, sel, c->modrm_reg);
4257198a
GT		 3885
3886 c->dst.type = OP_NONE; /* Disable writeback. */
3887 break;
3888 }
6aa8b732 3889 case 0x8f: /* pop (sole member of Grp1a) */
8cdbd2c9 3890 rc = emulate_grp1a(ctxt, ops);
6aa8b732 3891 break;
3d9e77df
AK		 3892 case 0x90 ... 0x97: /* nop / xchg reg, rax */
3893 if (c->dst.addr.reg == &c->regs[VCPU_REGS_RAX])
34698d8c 3894 break;
b13354f8 3895 goto xchg;
e8b6fa70
WY		 3896 case 0x98: /* cbw/cwde/cdqe */
3897 switch (c->op_bytes) {
3898 case 2: c->dst.val = (s8)c->dst.val; break;
3899 case 4: c->dst.val = (s16)c->dst.val; break;
3900 case 8: c->dst.val = (s32)c->dst.val; break;
3901 }
3902 break;
fd2a7608 3903 case 0x9c: /* pushf */
05f086f8 3904 c->src.val = (unsigned long) ctxt->eflags;
4487b3b4 3905 rc = em_push(ctxt);
8cdbd2c9 3906 break;
535eabcf 3907 case 0x9d: /* popf */
2b48cc75 3908 c->dst.type = OP_REG;
1a6440ae 3909 c->dst.addr.reg = &ctxt->eflags;
2b48cc75 3910 c->dst.bytes = c->op_bytes;
d4c6a154 3911 rc = emulate_popf(ctxt, ops, &c->dst.val, c->op_bytes);
d4c6a154 3912 break;
dfb507c4
MG		 3913 case 0xa8 ... 0xa9: /* test ax, imm */
3914 goto test;
018a98db
AK		 3915 case 0xc0 ... 0xc1:
3916 emulate_grp2(ctxt);
3917 break;
111de5d6 3918 case 0xc3: /* ret */
cf5de4f8 3919 c->dst.type = OP_REG;
1a6440ae 3920 c->dst.addr.reg = &c->eip;
cf5de4f8 3921 c->dst.bytes = c->op_bytes;
c54fe504
TY		 3922 rc = em_pop(ctxt);
3923 break;
09b5f4d3
WY		 3924 case 0xc4: /* les */
3925 rc = emulate_load_segment(ctxt, ops, VCPU_SREG_ES);
09b5f4d3
WY		 3926 break;
3927 case 0xc5: /* lds */
3928 rc = emulate_load_segment(ctxt, ops, VCPU_SREG_DS);
09b5f4d3 3929 break;
a77ab5ea
AK		 3930 case 0xcb: /* ret far */
3931 rc = emulate_ret_far(ctxt, ops);
62bd430e 3932 break;
6e154e56
MG		 3933 case 0xcc: /* int3 */
3934 irq = 3;
3935 goto do_interrupt;
3936 case 0xcd: /* int n */
3937 irq = c->src.val;
3938 do_interrupt:
3939 rc = emulate_int(ctxt, ops, irq);
6e154e56
MG		 3940 break;
3941 case 0xce: /* into */
3942 if (ctxt->eflags & EFLG_OF) {
3943 irq = 4;
3944 goto do_interrupt;
3945 }
3946 break;
62bd430e
MG		 3947 case 0xcf: /* iret */
3948 rc = emulate_iret(ctxt, ops);
a77ab5ea 3949 break;
018a98db 3950 case 0xd0 ... 0xd1: /* Grp2 */
018a98db
AK		 3951 emulate_grp2(ctxt);
3952 break;
3953 case 0xd2 ... 0xd3: /* Grp2 */
3954 c->src.val = c->regs[VCPU_REGS_RCX];
3955 emulate_grp2(ctxt);
3956 break;
f2f31845
WY		 3957 case 0xe0 ... 0xe2: /* loop/loopz/loopnz */
3958 register_address_increment(c, &c->regs[VCPU_REGS_RCX], -1);
3959 if (address_mask(c, c->regs[VCPU_REGS_RCX]) != 0 &&
3960 (c->b == 0xe2 || test_cc(c->b ^ 0x5, ctxt->eflags)))
3961 jmp_rel(c, c->src.val);
3962 break;
e4abac67
WY		 3963 case 0xe3: /* jcxz/jecxz/jrcxz */
3964 if (address_mask(c, c->regs[VCPU_REGS_RCX]) == 0)
3965 jmp_rel(c, c->src.val);
3966 break;
a6a3034c
MG		 3967 case 0xe4: /* inb */
3968 case 0xe5: /* in */
cf8f70bf 3969 goto do_io_in;
a6a3034c
MG		 3970 case 0xe6: /* outb */
3971 case 0xe7: /* out */
cf8f70bf 3972 goto do_io_out;
1a52e051 3973 case 0xe8: /* call (near) */ {
d53c4777 3974 long int rel = c->src.val;
e4e03ded 3975 c->src.val = (unsigned long) c->eip;
7a957275 3976 jmp_rel(c, rel);
4487b3b4 3977 rc = em_push(ctxt);
8cdbd2c9 3978 break;
1a52e051
NK		 3979 }
3980 case 0xe9: /* jmp rel */
954cd36f 3981 goto jmp;
414e6277
GN		 3982 case 0xea: { /* jmp far */
3983 unsigned short sel;
ea79849d 3984 jump_far:
414e6277
GN		 3985 memcpy(&sel, c->src.valptr + c->op_bytes, 2);
3986
3987 if (load_segment_descriptor(ctxt, ops, sel, VCPU_SREG_CS))
c697518a 3988 goto done;
954cd36f 3989
414e6277
GN		 3990 c->eip = 0;
3991 memcpy(&c->eip, c->src.valptr, c->op_bytes);
954cd36f 3992 break;
414e6277 3993 }
954cd36f
GT		 3994 case 0xeb:
3995 jmp: /* jmp rel short */
7a957275 3996 jmp_rel(c, c->src.val);
a01af5ec 3997 c->dst.type = OP_NONE; /* Disable writeback. */
1a52e051 3998 break;
a6a3034c
MG		 3999 case 0xec: /* in al,dx */
4000 case 0xed: /* in (e/r)ax,dx */
cf8f70bf
GN		 4001 c->src.val = c->regs[VCPU_REGS_RDX];
4002 do_io_in:
7b262e90
GN		 4003 if (!pio_in_emulated(ctxt, ops, c->dst.bytes, c->src.val,
4004 &c->dst.val))
cf8f70bf
GN		 4005 goto done; /* IO is needed */
4006 break;
ce7a0ad3
WY		 4007 case 0xee: /* out dx,al */
4008 case 0xef: /* out dx,(e/r)ax */
41167be5 4009 c->dst.val = c->regs[VCPU_REGS_RDX];
cf8f70bf 4010 do_io_out:
ca1d4a9e
AK		 4011 ops->pio_out_emulated(ctxt, c->src.bytes, c->dst.val,
4012 &c->src.val, 1);
cf8f70bf 4013 c->dst.type = OP_NONE; /* Disable writeback. */
e93f36bc 4014 break;
111de5d6 4015 case 0xf4: /* hlt */
6c3287f7 4016 ctxt->ops->halt(ctxt);
19fdfa0d 4017 break;
111de5d6
AK		 4018 case 0xf5: /* cmc */
4019 /* complement carry flag from eflags reg */
4020 ctxt->eflags ^= EFLG_CF;
111de5d6 4021 break;
018a98db 4022 case 0xf6 ... 0xf7: /* Grp3 */
34d1f490 4023 rc = emulate_grp3(ctxt, ops);
018a98db 4024 break;
111de5d6
AK		 4025 case 0xf8: /* clc */
4026 ctxt->eflags &= ~EFLG_CF;
111de5d6 4027 break;
8744aa9a
MG		 4028 case 0xf9: /* stc */
4029 ctxt->eflags |= EFLG_CF;
4030 break;
111de5d6 4031 case 0xfa: /* cli */
07cbc6c1 4032 if (emulator_bad_iopl(ctxt, ops)) {
35d3d4a1 4033 rc = emulate_gp(ctxt, 0);
07cbc6c1 4034 goto done;
36089fed 4035 } else
f850e2e6 4036 ctxt->eflags &= ~X86_EFLAGS_IF;
111de5d6
AK		 4037 break;
4038 case 0xfb: /* sti */
07cbc6c1 4039 if (emulator_bad_iopl(ctxt, ops)) {
35d3d4a1 4040 rc = emulate_gp(ctxt, 0);
07cbc6c1
WY		 4041 goto done;
4042 } else {
95cb2295 4043 ctxt->interruptibility = KVM_X86_SHADOW_INT_STI;
f850e2e6 4044 ctxt->eflags |= X86_EFLAGS_IF;
f850e2e6 4045 }
111de5d6 4046 break;
fb4616f4
MG		 4047 case 0xfc: /* cld */
4048 ctxt->eflags &= ~EFLG_DF;
fb4616f4
MG		 4049 break;
4050 case 0xfd: /* std */
4051 ctxt->eflags |= EFLG_DF;
fb4616f4 4052 break;
ea79849d
GN		 4053 case 0xfe: /* Grp4 */
4054 grp45:
4487b3b4 4055 rc = emulate_grp45(ctxt);
018a98db 4056 break;
ea79849d
GN		 4057 case 0xff: /* Grp5 */
4058 if (c->modrm_reg == 5)
4059 goto jump_far;
4060 goto grp45;
91269b8f
AK		 4061 default:
4062 goto cannot_emulate;
6aa8b732 4063 }
018a98db 4064
7d9ddaed
AK		 4065 if (rc != X86EMUL_CONTINUE)
4066 goto done;
4067
018a98db
AK		 4068writeback:
4069 rc = writeback(ctxt, ops);
1b30eaa8 4070 if (rc != X86EMUL_CONTINUE)
018a98db
AK		 4071 goto done;
4072
5cd21917
GN		 4073 /*
4074 * restore dst type in case the decoding will be reused
4075 * (happens for string instruction )
4076 */
4077 c->dst.type = saved_dst_type;
4078
a682e354 4079 if ((c->d & SrcMask) == SrcSI)
90de84f5 4080 string_addr_inc(ctxt, seg_override(ctxt, ops, c),
79168fd1 4081 VCPU_REGS_RSI, &c->src);
a682e354
GN		 4082
4083 if ((c->d & DstMask) == DstDI)
90de84f5 4084 string_addr_inc(ctxt, VCPU_SREG_ES, VCPU_REGS_RDI,
79168fd1 4085 &c->dst);
d9271123 4086
5cd21917 4087 if (c->rep_prefix && (c->d & String)) {
6e2fb2ca 4088 struct read_cache *r = &ctxt->decode.io_read;
d9271123 4089 register_address_increment(c, &c->regs[VCPU_REGS_RCX], -1);
3e2f65d5 4090
d2ddd1c4
GN		 4091 if (!string_insn_completed(ctxt)) {
4092 /*
4093 * Re-enter guest when pio read ahead buffer is empty
4094 * or, if it is not used, after each 1024 iteration.
4095 */
4096 if ((r->end != 0 || c->regs[VCPU_REGS_RCX] & 0x3ff) &&
4097 (r->end == 0 || r->end != r->pos)) {
4098 /*
4099 * Reset read cache. Usually happens before
4100 * decode, but since instruction is restarted
4101 * we have to do it here.
4102 */
4103 ctxt->decode.mem_read.end = 0;
4104 return EMULATION_RESTART;
4105 }
4106 goto done; /* skip rip writeback */
0fa6ccbd 4107 }
5cd21917 4108 }
d2ddd1c4
GN		 4109
4110 ctxt->eip = c->eip;
018a98db
AK		 4111
4112done:
da9cb575
AK		 4113 if (rc == X86EMUL_PROPAGATE_FAULT)
4114 ctxt->have_exception = true;
775fde86
JR		 4115 if (rc == X86EMUL_INTERCEPTED)
4116 return EMULATION_INTERCEPTED;
4117
d2ddd1c4 4118 return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK;
6aa8b732
AK		 4119
4120twobyte_insn:
e4e03ded 4121 switch (c->b) {
e99f0507 4122 case 0x05: /* syscall */
3fb1b5db 4123 rc = emulate_syscall(ctxt, ops);
e99f0507 4124 break;
018a98db 4125 case 0x06:
2d04a05b 4126 rc = em_clts(ctxt);
018a98db 4127 break;
018a98db 4128 case 0x09: /* wbinvd */
cfb22375 4129 (ctxt->ops->wbinvd)(ctxt);
f5f48ee1
SY		 4130 break;
4131 case 0x08: /* invd */
018a98db
AK		 4132 case 0x0d: /* GrpP (prefetch) */
4133 case 0x18: /* Grp16 (prefetch/nop) */
018a98db
AK		 4134 break;
4135 case 0x20: /* mov cr, reg */
717746e3 4136 c->dst.val = ops->get_cr(ctxt, c->modrm_reg);
018a98db 4137 break;
6aa8b732 4138 case 0x21: /* mov from dr to reg */
717746e3 4139 ops->get_dr(ctxt, c->modrm_reg, &c->dst.val);
6aa8b732 4140 break;
018a98db 4141 case 0x22: /* mov reg, cr */
717746e3 4142 if (ops->set_cr(ctxt, c->modrm_reg, c->src.val)) {
54b8486f 4143 emulate_gp(ctxt, 0);
da9cb575 4144 rc = X86EMUL_PROPAGATE_FAULT;
0f12244f
GN		 4145 goto done;
4146 }
018a98db
AK		 4147 c->dst.type = OP_NONE;
4148 break;
6aa8b732 4149 case 0x23: /* mov from reg to dr */
717746e3 4150 if (ops->set_dr(ctxt, c->modrm_reg, c->src.val &
338dbc97 4151 ((ctxt->mode == X86EMUL_MODE_PROT64) ?
717746e3 4152 ~0ULL : ~0U)) < 0) {
338dbc97 4153 /* #UD condition is already handled by the code above */
54b8486f 4154 emulate_gp(ctxt, 0);
da9cb575 4155 rc = X86EMUL_PROPAGATE_FAULT;
338dbc97
GN		 4156 goto done;
4157 }
4158
a01af5ec 4159 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 4160 break;
018a98db
AK		 4161 case 0x30:
4162 /* wrmsr */
4163 msr_data = (u32)c->regs[VCPU_REGS_RAX]
4164 | ((u64)c->regs[VCPU_REGS_RDX] << 32);
717746e3 4165 if (ops->set_msr(ctxt, c->regs[VCPU_REGS_RCX], msr_data)) {
54b8486f 4166 emulate_gp(ctxt, 0);
da9cb575 4167 rc = X86EMUL_PROPAGATE_FAULT;
fd525365 4168 goto done;
018a98db
AK		 4169 }
4170 rc = X86EMUL_CONTINUE;
018a98db
AK		 4171 break;
4172 case 0x32:
4173 /* rdmsr */
717746e3 4174 if (ops->get_msr(ctxt, c->regs[VCPU_REGS_RCX], &msr_data)) {
54b8486f 4175 emulate_gp(ctxt, 0);
da9cb575 4176 rc = X86EMUL_PROPAGATE_FAULT;
fd525365 4177 goto done;
018a98db
AK		 4178 } else {
4179 c->regs[VCPU_REGS_RAX] = (u32)msr_data;
4180 c->regs[VCPU_REGS_RDX] = msr_data >> 32;
4181 }
4182 rc = X86EMUL_CONTINUE;
018a98db 4183 break;
e99f0507 4184 case 0x34: /* sysenter */
3fb1b5db 4185 rc = emulate_sysenter(ctxt, ops);
e99f0507
AP		 4186 break;
4187 case 0x35: /* sysexit */
3fb1b5db 4188 rc = emulate_sysexit(ctxt, ops);
e99f0507 4189 break;
6aa8b732 4190 case 0x40 ... 0x4f: /* cmov */
e4e03ded 4191 c->dst.val = c->dst.orig_val = c->src.val;
a01af5ec
LV		 4192 if (!test_cc(c->b, ctxt->eflags))
4193 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 4194 break;
b2833e3c 4195 case 0x80 ... 0x8f: /* jnz rel, etc*/
018a98db 4196 if (test_cc(c->b, ctxt->eflags))
b2833e3c 4197 jmp_rel(c, c->src.val);
018a98db 4198 break;
ee45b58e
WY		 4199 case 0x90 ... 0x9f: /* setcc r/m8 */
4200 c->dst.val = test_cc(c->b, ctxt->eflags);
4201 break;
0934ac9d 4202 case 0xa0: /* push fs */
4179bb02 4203 rc = emulate_push_sreg(ctxt, ops, VCPU_SREG_FS);
0934ac9d
MG		 4204 break;
4205 case 0xa1: /* pop fs */
4206 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_FS);
0934ac9d 4207 break;
7de75248
NK		 4208 case 0xa3:
4209 bt: /* bt */
e4f8e039 4210 c->dst.type = OP_NONE;
e4e03ded
LV		 4211 /* only subword offset */
4212 c->src.val &= (c->dst.bytes << 3) - 1;
05f086f8 4213 emulate_2op_SrcV_nobyte("bt", c->src, c->dst, ctxt->eflags);
7de75248 4214 break;
9bf8ea42
GT		 4215 case 0xa4: /* shld imm8, r, r/m */
4216 case 0xa5: /* shld cl, r, r/m */
4217 emulate_2op_cl("shld", c->src2, c->src, c->dst, ctxt->eflags);
4218 break;
0934ac9d 4219 case 0xa8: /* push gs */
4179bb02 4220 rc = emulate_push_sreg(ctxt, ops, VCPU_SREG_GS);
0934ac9d
MG		 4221 break;
4222 case 0xa9: /* pop gs */
4223 rc = emulate_pop_sreg(ctxt, ops, VCPU_SREG_GS);
0934ac9d 4224 break;
7de75248
NK		 4225 case 0xab:
4226 bts: /* bts */
05f086f8 4227 emulate_2op_SrcV_nobyte("bts", c->src, c->dst, ctxt->eflags);
7de75248 4228 break;
9bf8ea42
GT		 4229 case 0xac: /* shrd imm8, r, r/m */
4230 case 0xad: /* shrd cl, r, r/m */
4231 emulate_2op_cl("shrd", c->src2, c->src, c->dst, ctxt->eflags);
4232 break;
2a7c5b8b
GC		 4233 case 0xae: /* clflush */
4234 break;
6aa8b732
AK		 4235 case 0xb0 ... 0xb1: /* cmpxchg */
4236 /*
4237 * Save real source value, then compare EAX against
4238 * destination.
4239 */
e4e03ded
LV		 4240 c->src.orig_val = c->src.val;
4241 c->src.val = c->regs[VCPU_REGS_RAX];
05f086f8
LV		 4242 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
4243 if (ctxt->eflags & EFLG_ZF) {
6aa8b732 4244 /* Success: write back to memory. */
e4e03ded 4245 c->dst.val = c->src.orig_val;
6aa8b732
AK		 4246 } else {
4247 /* Failure: write the value we saw to EAX. */
e4e03ded 4248 c->dst.type = OP_REG;
1a6440ae 4249 c->dst.addr.reg = (unsigned long *)&c->regs[VCPU_REGS_RAX];
6aa8b732
AK		 4250 }
4251 break;
09b5f4d3
WY		 4252 case 0xb2: /* lss */
4253 rc = emulate_load_segment(ctxt, ops, VCPU_SREG_SS);
09b5f4d3 4254 break;
6aa8b732
AK		 4255 case 0xb3:
4256 btr: /* btr */
05f086f8 4257 emulate_2op_SrcV_nobyte("btr", c->src, c->dst, ctxt->eflags);
6aa8b732 4258 break;
09b5f4d3
WY		 4259 case 0xb4: /* lfs */
4260 rc = emulate_load_segment(ctxt, ops, VCPU_SREG_FS);
09b5f4d3
WY		 4261 break;
4262 case 0xb5: /* lgs */
4263 rc = emulate_load_segment(ctxt, ops, VCPU_SREG_GS);
09b5f4d3 4264 break;
6aa8b732 4265 case 0xb6 ... 0xb7: /* movzx */
e4e03ded
LV		 4266 c->dst.bytes = c->op_bytes;
4267 c->dst.val = (c->d & ByteOp) ? (u8) c->src.val
4268 : (u16) c->src.val;
6aa8b732 4269 break;
6aa8b732 4270 case 0xba: /* Grp8 */
e4e03ded 4271 switch (c->modrm_reg & 3) {
6aa8b732
AK		 4272 case 0:
4273 goto bt;
4274 case 1:
4275 goto bts;
4276 case 2:
4277 goto btr;
4278 case 3:
4279 goto btc;
4280 }
4281 break;
7de75248
NK		 4282 case 0xbb:
4283 btc: /* btc */
05f086f8 4284 emulate_2op_SrcV_nobyte("btc", c->src, c->dst, ctxt->eflags);
7de75248 4285 break;
d9574a25
WY		 4286 case 0xbc: { /* bsf */
4287 u8 zf;
4288 __asm__ ("bsf %2, %0; setz %1"
4289 : "=r"(c->dst.val), "=q"(zf)
4290 : "r"(c->src.val));
4291 ctxt->eflags &= ~X86_EFLAGS_ZF;
4292 if (zf) {
4293 ctxt->eflags |= X86_EFLAGS_ZF;
4294 c->dst.type = OP_NONE; /* Disable writeback. */
4295 }
4296 break;
4297 }
4298 case 0xbd: { /* bsr */
4299 u8 zf;
4300 __asm__ ("bsr %2, %0; setz %1"
4301 : "=r"(c->dst.val), "=q"(zf)
4302 : "r"(c->src.val));
4303 ctxt->eflags &= ~X86_EFLAGS_ZF;
4304 if (zf) {
4305 ctxt->eflags |= X86_EFLAGS_ZF;
4306 c->dst.type = OP_NONE; /* Disable writeback. */
4307 }
4308 break;
4309 }
6aa8b732 4310 case 0xbe ... 0xbf: /* movsx */
e4e03ded
LV		 4311 c->dst.bytes = c->op_bytes;
4312 c->dst.val = (c->d & ByteOp) ? (s8) c->src.val :
4313 (s16) c->src.val;
6aa8b732 4314 break;
92f738a5
WY		 4315 case 0xc0 ... 0xc1: /* xadd */
4316 emulate_2op_SrcV("add", c->src, c->dst, ctxt->eflags);
4317 /* Write back the register source. */
4318 c->src.val = c->dst.orig_val;
4319 write_register_operand(&c->src);
4320 break;
a012e65a 4321 case 0xc3: /* movnti */
e4e03ded
LV		 4322 c->dst.bytes = c->op_bytes;
4323 c->dst.val = (c->op_bytes == 4) ? (u32) c->src.val :
4324 (u64) c->src.val;
a012e65a 4325 break;
6aa8b732 4326 case 0xc7: /* Grp9 (cmpxchg8b) */
69f55cb1 4327 rc = emulate_grp9(ctxt, ops);
8cdbd2c9 4328 break;
91269b8f
AK		 4329 default:
4330 goto cannot_emulate;
6aa8b732 4331 }
7d9ddaed
AK		 4332
4333 if (rc != X86EMUL_CONTINUE)
4334 goto done;
4335
6aa8b732
AK		 4336 goto writeback;
4337
4338cannot_emulate:
a0c0ab2f 4339 return EMULATION_FAILED;
6aa8b732 4340}
Linux kernel - Deliverables
This page took 0.781669 seconds and 5 git commands to generate.