Commit | Line | Data |
---|---|---|
6aa8b732 | 1 | /****************************************************************************** |
56e82318 | 2 | * emulate.c |
6aa8b732 AK |
3 | * |
4 | * Generic x86 (32-bit and 64-bit) instruction decoder and emulator. | |
5 | * | |
6 | * Copyright (c) 2005 Keir Fraser | |
7 | * | |
8 | * Linux coding style, mod r/m decoder, segment base fixes, real-mode | |
dcc0766b | 9 | * privileged instructions: |
6aa8b732 AK |
10 | * |
11 | * Copyright (C) 2006 Qumranet | |
9611c187 | 12 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
6aa8b732 AK |
13 | * |
14 | * Avi Kivity <avi@qumranet.com> | |
15 | * Yaniv Kamay <yaniv@qumranet.com> | |
16 | * | |
17 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
18 | * the COPYING file in the top-level directory. | |
19 | * | |
20 | * From: xen-unstable 10676:af9809f51f81a3c43f276f00c81a52ef558afda4 | |
21 | */ | |
22 | ||
edf88417 | 23 | #include <linux/kvm_host.h> |
5fdbf976 | 24 | #include "kvm_cache_regs.h" |
56e82318 | 25 | #include <asm/kvm_emulate.h> |
b7d491e7 | 26 | #include <linux/stringify.h> |
3db176d5 | 27 | #include <asm/debugreg.h> |
6aa8b732 | 28 | |
3eeb3288 | 29 | #include "x86.h" |
38ba30ba | 30 | #include "tss.h" |
e99f0507 | 31 | |
a9945549 AK |
32 | /* |
33 | * Operand types | |
34 | */ | |
b1ea50b2 AK |
35 | #define OpNone 0ull |
36 | #define OpImplicit 1ull /* No generic decode */ | |
37 | #define OpReg 2ull /* Register */ | |
38 | #define OpMem 3ull /* Memory */ | |
39 | #define OpAcc 4ull /* Accumulator: AL/AX/EAX/RAX */ | |
40 | #define OpDI 5ull /* ES:DI/EDI/RDI */ | |
41 | #define OpMem64 6ull /* Memory, 64-bit */ | |
42 | #define OpImmUByte 7ull /* Zero-extended 8-bit immediate */ | |
43 | #define OpDX 8ull /* DX register */ | |
4dd6a57d AK |
44 | #define OpCL 9ull /* CL register (for shifts) */ |
45 | #define OpImmByte 10ull /* 8-bit sign extended immediate */ | |
46 | #define OpOne 11ull /* Implied 1 */ | |
5e2c6883 | 47 | #define OpImm 12ull /* Sign extended up to 32-bit immediate */ |
0fe59128 AK |
48 | #define OpMem16 13ull /* Memory operand (16-bit). */ |
49 | #define OpMem32 14ull /* Memory operand (32-bit). */ | |
50 | #define OpImmU 15ull /* Immediate operand, zero extended */ | |
51 | #define OpSI 16ull /* SI/ESI/RSI */ | |
52 | #define OpImmFAddr 17ull /* Immediate far address */ | |
53 | #define OpMemFAddr 18ull /* Far address in memory */ | |
54 | #define OpImmU16 19ull /* Immediate operand, 16 bits, zero extended */ | |
c191a7a0 AK |
55 | #define OpES 20ull /* ES */ |
56 | #define OpCS 21ull /* CS */ | |
57 | #define OpSS 22ull /* SS */ | |
58 | #define OpDS 23ull /* DS */ | |
59 | #define OpFS 24ull /* FS */ | |
60 | #define OpGS 25ull /* GS */ | |
28867cee | 61 | #define OpMem8 26ull /* 8-bit zero extended memory operand */ |
5e2c6883 | 62 | #define OpImm64 27ull /* Sign extended 16/32/64-bit immediate */ |
7fa57952 | 63 | #define OpXLat 28ull /* memory at BX/EBX/RBX + zero-extended AL */ |
820207c8 AK |
64 | #define OpAccLo 29ull /* Low part of extended acc (AX/AX/EAX/RAX) */ |
65 | #define OpAccHi 30ull /* High part of extended acc (-/DX/EDX/RDX) */ | |
0fe59128 AK |
66 | |
67 | #define OpBits 5 /* Width of operand field */ | |
b1ea50b2 | 68 | #define OpMask ((1ull << OpBits) - 1) |
a9945549 | 69 | |
6aa8b732 AK |
70 | /* |
71 | * Opcode effective-address decode tables. | |
72 | * Note that we only emulate instructions that have at least one memory | |
73 | * operand (excluding implicit stack references). We assume that stack | |
74 | * references and instruction fetches will never occur in special memory | |
75 | * areas that require emulation. So, for example, 'mov <imm>,<reg>' need | |
76 | * not be handled. | |
77 | */ | |
78 | ||
79 | /* Operand sizes: 8-bit operands or specified/overridden size. */ | |
ab85b12b | 80 | #define ByteOp (1<<0) /* 8-bit operands. */ |
6aa8b732 | 81 | /* Destination operand type. */ |
a9945549 AK |
82 | #define DstShift 1 |
83 | #define ImplicitOps (OpImplicit << DstShift) | |
84 | #define DstReg (OpReg << DstShift) | |
85 | #define DstMem (OpMem << DstShift) | |
86 | #define DstAcc (OpAcc << DstShift) | |
87 | #define DstDI (OpDI << DstShift) | |
88 | #define DstMem64 (OpMem64 << DstShift) | |
16bebefe | 89 | #define DstMem16 (OpMem16 << DstShift) |
a9945549 AK |
90 | #define DstImmUByte (OpImmUByte << DstShift) |
91 | #define DstDX (OpDX << DstShift) | |
820207c8 | 92 | #define DstAccLo (OpAccLo << DstShift) |
a9945549 | 93 | #define DstMask (OpMask << DstShift) |
6aa8b732 | 94 | /* Source operand type. */ |
0fe59128 AK |
95 | #define SrcShift 6 |
96 | #define SrcNone (OpNone << SrcShift) | |
97 | #define SrcReg (OpReg << SrcShift) | |
98 | #define SrcMem (OpMem << SrcShift) | |
99 | #define SrcMem16 (OpMem16 << SrcShift) | |
100 | #define SrcMem32 (OpMem32 << SrcShift) | |
101 | #define SrcImm (OpImm << SrcShift) | |
102 | #define SrcImmByte (OpImmByte << SrcShift) | |
103 | #define SrcOne (OpOne << SrcShift) | |
104 | #define SrcImmUByte (OpImmUByte << SrcShift) | |
105 | #define SrcImmU (OpImmU << SrcShift) | |
106 | #define SrcSI (OpSI << SrcShift) | |
7fa57952 | 107 | #define SrcXLat (OpXLat << SrcShift) |
0fe59128 AK |
108 | #define SrcImmFAddr (OpImmFAddr << SrcShift) |
109 | #define SrcMemFAddr (OpMemFAddr << SrcShift) | |
110 | #define SrcAcc (OpAcc << SrcShift) | |
111 | #define SrcImmU16 (OpImmU16 << SrcShift) | |
5e2c6883 | 112 | #define SrcImm64 (OpImm64 << SrcShift) |
0fe59128 | 113 | #define SrcDX (OpDX << SrcShift) |
28867cee | 114 | #define SrcMem8 (OpMem8 << SrcShift) |
820207c8 | 115 | #define SrcAccHi (OpAccHi << SrcShift) |
0fe59128 | 116 | #define SrcMask (OpMask << SrcShift) |
221192bd MT |
117 | #define BitOp (1<<11) |
118 | #define MemAbs (1<<12) /* Memory operand is absolute displacement */ | |
119 | #define String (1<<13) /* String instruction (rep capable) */ | |
120 | #define Stack (1<<14) /* Stack instruction (push/pop) */ | |
121 | #define GroupMask (7<<15) /* Opcode uses one of the group mechanisms */ | |
122 | #define Group (1<<15) /* Bits 3:5 of modrm byte extend opcode */ | |
123 | #define GroupDual (2<<15) /* Alternate decoding of mod == 3 */ | |
124 | #define Prefix (3<<15) /* Instruction varies with 66/f2/f3 prefix */ | |
125 | #define RMExt (4<<15) /* Opcode extension in ModRM r/m if mod == 3 */ | |
045a282c | 126 | #define Escape (5<<15) /* Escape to coprocessor instruction */ |
39f062ff | 127 | #define InstrDual (6<<15) /* Alternate instruction decoding of mod == 3 */ |
2276b511 | 128 | #define ModeDual (7<<15) /* Different instruction for 32/64 bit */ |
221192bd | 129 | #define Sse (1<<18) /* SSE Vector instruction */ |
20c29ff2 AK |
130 | /* Generic ModRM decode. */ |
131 | #define ModRM (1<<19) | |
132 | /* Destination is only written; never read. */ | |
133 | #define Mov (1<<20) | |
d8769fed | 134 | /* Misc flags */ |
8ea7d6ae | 135 | #define Prot (1<<21) /* instruction generates #UD if not in prot-mode */ |
b51e974f | 136 | #define EmulateOnUD (1<<22) /* Emulate if unsupported by the host */ |
5a506b12 | 137 | #define NoAccess (1<<23) /* Don't access memory (lea/invlpg/verr etc) */ |
7f9b4b75 | 138 | #define Op3264 (1<<24) /* Operand is 64b in long mode, 32b otherwise */ |
047a4818 | 139 | #define Undefined (1<<25) /* No Such Instruction */ |
d380a5e4 | 140 | #define Lock (1<<26) /* lock prefix is allowed for the instruction */ |
e92805ac | 141 | #define Priv (1<<27) /* instruction generates #GP if current CPL != 0 */ |
d8769fed | 142 | #define No64 (1<<28) |
d5ae7ce8 | 143 | #define PageTable (1 << 29) /* instruction used to write page table */ |
0b789eee | 144 | #define NotImpl (1 << 30) /* instruction is not implemented */ |
0dc8d10f | 145 | /* Source 2 operand type */ |
0b789eee | 146 | #define Src2Shift (31) |
4dd6a57d | 147 | #define Src2None (OpNone << Src2Shift) |
ab2c5ce6 | 148 | #define Src2Mem (OpMem << Src2Shift) |
4dd6a57d AK |
149 | #define Src2CL (OpCL << Src2Shift) |
150 | #define Src2ImmByte (OpImmByte << Src2Shift) | |
151 | #define Src2One (OpOne << Src2Shift) | |
152 | #define Src2Imm (OpImm << Src2Shift) | |
c191a7a0 AK |
153 | #define Src2ES (OpES << Src2Shift) |
154 | #define Src2CS (OpCS << Src2Shift) | |
155 | #define Src2SS (OpSS << Src2Shift) | |
156 | #define Src2DS (OpDS << Src2Shift) | |
157 | #define Src2FS (OpFS << Src2Shift) | |
158 | #define Src2GS (OpGS << Src2Shift) | |
4dd6a57d | 159 | #define Src2Mask (OpMask << Src2Shift) |
cbe2c9d3 | 160 | #define Mmx ((u64)1 << 40) /* MMX Vector instruction */ |
1c11b376 AK |
161 | #define Aligned ((u64)1 << 41) /* Explicitly aligned (e.g. MOVDQA) */ |
162 | #define Unaligned ((u64)1 << 42) /* Explicitly unaligned (e.g. MOVDQU) */ | |
163 | #define Avx ((u64)1 << 43) /* Advanced Vector Extensions */ | |
e28bbd44 | 164 | #define Fastop ((u64)1 << 44) /* Use opcode::u.fastop */ |
b6744dc3 | 165 | #define NoWrite ((u64)1 << 45) /* No writeback */ |
fb32b1ed | 166 | #define SrcWrite ((u64)1 << 46) /* Write back src operand */ |
9b88ae99 | 167 | #define NoMod ((u64)1 << 47) /* Mod field is ignored */ |
d40a6898 PB |
168 | #define Intercept ((u64)1 << 48) /* Has valid intercept field */ |
169 | #define CheckPerm ((u64)1 << 49) /* Has valid check_perm field */ | |
68efa764 | 170 | #define PrivUD ((u64)1 << 51) /* #UD instead of #GP on CPL > 0 */ |
58b7075d | 171 | #define NearBranch ((u64)1 << 52) /* Near branches */ |
ed9aad21 | 172 | #define No16 ((u64)1 << 53) /* No 16 bit operand */ |
ab708099 | 173 | #define IncSP ((u64)1 << 54) /* SP is incremented before ModRM calc */ |
6aa8b732 | 174 | |
820207c8 | 175 | #define DstXacc (DstAccLo | SrcAccHi | SrcWrite) |
6aa8b732 | 176 | |
d0e53325 AK |
177 | #define X2(x...) x, x |
178 | #define X3(x...) X2(x), x | |
179 | #define X4(x...) X2(x), X2(x) | |
180 | #define X5(x...) X4(x), x | |
181 | #define X6(x...) X4(x), X2(x) | |
182 | #define X7(x...) X4(x), X3(x) | |
183 | #define X8(x...) X4(x), X4(x) | |
184 | #define X16(x...) X8(x), X8(x) | |
83babbca | 185 | |
e28bbd44 AK |
186 | #define NR_FASTOP (ilog2(sizeof(ulong)) + 1) |
187 | #define FASTOP_SIZE 8 | |
188 | ||
189 | /* | |
190 | * fastop functions have a special calling convention: | |
191 | * | |
017da7b6 AK |
192 | * dst: rax (in/out) |
193 | * src: rdx (in/out) | |
e28bbd44 AK |
194 | * src2: rcx (in) |
195 | * flags: rflags (in/out) | |
b8c0b6ae | 196 | * ex: rsi (in:fastop pointer, out:zero if exception) |
e28bbd44 AK |
197 | * |
198 | * Moreover, they are all exactly FASTOP_SIZE bytes long, so functions for | |
199 | * different operand sizes can be reached by calculation, rather than a jump | |
200 | * table (which would be bigger than the code). | |
201 | * | |
202 | * fastop functions are declared as taking a never-defined fastop parameter, | |
203 | * so they can't be called from C directly. | |
204 | */ | |
205 | ||
206 | struct fastop; | |
207 | ||
d65b1dee | 208 | struct opcode { |
b1ea50b2 AK |
209 | u64 flags : 56; |
210 | u64 intercept : 8; | |
120df890 | 211 | union { |
ef65c889 | 212 | int (*execute)(struct x86_emulate_ctxt *ctxt); |
fd0a0d82 MK |
213 | const struct opcode *group; |
214 | const struct group_dual *gdual; | |
215 | const struct gprefix *gprefix; | |
045a282c | 216 | const struct escape *esc; |
39f062ff | 217 | const struct instr_dual *idual; |
2276b511 | 218 | const struct mode_dual *mdual; |
e28bbd44 | 219 | void (*fastop)(struct fastop *fake); |
120df890 | 220 | } u; |
d09beabd | 221 | int (*check_perm)(struct x86_emulate_ctxt *ctxt); |
120df890 AK |
222 | }; |
223 | ||
224 | struct group_dual { | |
225 | struct opcode mod012[8]; | |
226 | struct opcode mod3[8]; | |
d65b1dee AK |
227 | }; |
228 | ||
0d7cdee8 AK |
229 | struct gprefix { |
230 | struct opcode pfx_no; | |
231 | struct opcode pfx_66; | |
232 | struct opcode pfx_f2; | |
233 | struct opcode pfx_f3; | |
234 | }; | |
235 | ||
045a282c GN |
236 | struct escape { |
237 | struct opcode op[8]; | |
238 | struct opcode high[64]; | |
239 | }; | |
240 | ||
39f062ff NA |
241 | struct instr_dual { |
242 | struct opcode mod012; | |
243 | struct opcode mod3; | |
244 | }; | |
245 | ||
2276b511 NA |
246 | struct mode_dual { |
247 | struct opcode mode32; | |
248 | struct opcode mode64; | |
249 | }; | |
250 | ||
62bd430e | 251 | #define EFLG_RESERVED_ZEROS_MASK 0xffc0802a |
62bd430e | 252 | |
3dc4bc4f NA |
253 | enum x86_transfer_type { |
254 | X86_TRANSFER_NONE, | |
255 | X86_TRANSFER_CALL_JMP, | |
256 | X86_TRANSFER_RET, | |
257 | X86_TRANSFER_TASK_SWITCH, | |
258 | }; | |
259 | ||
dd856efa AK |
260 | static ulong reg_read(struct x86_emulate_ctxt *ctxt, unsigned nr) |
261 | { | |
262 | if (!(ctxt->regs_valid & (1 << nr))) { | |
263 | ctxt->regs_valid |= 1 << nr; | |
264 | ctxt->_regs[nr] = ctxt->ops->read_gpr(ctxt, nr); | |
265 | } | |
266 | return ctxt->_regs[nr]; | |
267 | } | |
268 | ||
269 | static ulong *reg_write(struct x86_emulate_ctxt *ctxt, unsigned nr) | |
270 | { | |
271 | ctxt->regs_valid |= 1 << nr; | |
272 | ctxt->regs_dirty |= 1 << nr; | |
273 | return &ctxt->_regs[nr]; | |
274 | } | |
275 | ||
276 | static ulong *reg_rmw(struct x86_emulate_ctxt *ctxt, unsigned nr) | |
277 | { | |
278 | reg_read(ctxt, nr); | |
279 | return reg_write(ctxt, nr); | |
280 | } | |
281 | ||
282 | static void writeback_registers(struct x86_emulate_ctxt *ctxt) | |
283 | { | |
284 | unsigned reg; | |
285 | ||
286 | for_each_set_bit(reg, (ulong *)&ctxt->regs_dirty, 16) | |
287 | ctxt->ops->write_gpr(ctxt, reg, ctxt->_regs[reg]); | |
288 | } | |
289 | ||
290 | static void invalidate_registers(struct x86_emulate_ctxt *ctxt) | |
291 | { | |
292 | ctxt->regs_dirty = 0; | |
293 | ctxt->regs_valid = 0; | |
294 | } | |
295 | ||
6aa8b732 AK |
296 | /* |
297 | * These EFLAGS bits are restored from saved value during emulation, and | |
298 | * any changes are written back to the saved value after emulation. | |
299 | */ | |
0efb0440 NA |
300 | #define EFLAGS_MASK (X86_EFLAGS_OF|X86_EFLAGS_SF|X86_EFLAGS_ZF|X86_EFLAGS_AF|\ |
301 | X86_EFLAGS_PF|X86_EFLAGS_CF) | |
6aa8b732 | 302 | |
dda96d8f AK |
303 | #ifdef CONFIG_X86_64 |
304 | #define ON64(x) x | |
305 | #else | |
306 | #define ON64(x) | |
307 | #endif | |
308 | ||
4d758349 AK |
309 | static int fastop(struct x86_emulate_ctxt *ctxt, void (*fop)(struct fastop *)); |
310 | ||
1482a082 JP |
311 | #define FOP_FUNC(name) \ |
312 | ".align " __stringify(FASTOP_SIZE) " \n\t" \ | |
313 | ".type " name ", @function \n\t" \ | |
314 | name ":\n\t" | |
315 | ||
b7d491e7 AK |
316 | #define FOP_RET "ret \n\t" |
317 | ||
318 | #define FOP_START(op) \ | |
319 | extern void em_##op(struct fastop *fake); \ | |
320 | asm(".pushsection .text, \"ax\" \n\t" \ | |
321 | ".global em_" #op " \n\t" \ | |
1482a082 | 322 | FOP_FUNC("em_" #op) |
b7d491e7 AK |
323 | |
324 | #define FOP_END \ | |
325 | ".popsection") | |
326 | ||
1482a082 JP |
327 | #define FOPNOP() \ |
328 | FOP_FUNC(__stringify(__UNIQUE_ID(nop))) \ | |
329 | FOP_RET | |
0bdea068 | 330 | |
b7d491e7 | 331 | #define FOP1E(op, dst) \ |
1482a082 JP |
332 | FOP_FUNC(#op "_" #dst) \ |
333 | "10: " #op " %" #dst " \n\t" FOP_RET | |
b8c0b6ae AK |
334 | |
335 | #define FOP1EEX(op, dst) \ | |
336 | FOP1E(op, dst) _ASM_EXTABLE(10b, kvm_fastop_exception) | |
b7d491e7 AK |
337 | |
338 | #define FASTOP1(op) \ | |
339 | FOP_START(op) \ | |
340 | FOP1E(op##b, al) \ | |
341 | FOP1E(op##w, ax) \ | |
342 | FOP1E(op##l, eax) \ | |
343 | ON64(FOP1E(op##q, rax)) \ | |
344 | FOP_END | |
345 | ||
b9fa409b AK |
346 | /* 1-operand, using src2 (for MUL/DIV r/m) */ |
347 | #define FASTOP1SRC2(op, name) \ | |
348 | FOP_START(name) \ | |
349 | FOP1E(op, cl) \ | |
350 | FOP1E(op, cx) \ | |
351 | FOP1E(op, ecx) \ | |
352 | ON64(FOP1E(op, rcx)) \ | |
353 | FOP_END | |
354 | ||
b8c0b6ae AK |
355 | /* 1-operand, using src2 (for MUL/DIV r/m), with exceptions */ |
356 | #define FASTOP1SRC2EX(op, name) \ | |
357 | FOP_START(name) \ | |
358 | FOP1EEX(op, cl) \ | |
359 | FOP1EEX(op, cx) \ | |
360 | FOP1EEX(op, ecx) \ | |
361 | ON64(FOP1EEX(op, rcx)) \ | |
362 | FOP_END | |
363 | ||
f7857f35 | 364 | #define FOP2E(op, dst, src) \ |
1482a082 JP |
365 | FOP_FUNC(#op "_" #dst "_" #src) \ |
366 | #op " %" #src ", %" #dst " \n\t" FOP_RET | |
f7857f35 AK |
367 | |
368 | #define FASTOP2(op) \ | |
369 | FOP_START(op) \ | |
017da7b6 AK |
370 | FOP2E(op##b, al, dl) \ |
371 | FOP2E(op##w, ax, dx) \ | |
372 | FOP2E(op##l, eax, edx) \ | |
373 | ON64(FOP2E(op##q, rax, rdx)) \ | |
f7857f35 AK |
374 | FOP_END |
375 | ||
11c363ba AK |
376 | /* 2 operand, word only */ |
377 | #define FASTOP2W(op) \ | |
378 | FOP_START(op) \ | |
379 | FOPNOP() \ | |
017da7b6 AK |
380 | FOP2E(op##w, ax, dx) \ |
381 | FOP2E(op##l, eax, edx) \ | |
382 | ON64(FOP2E(op##q, rax, rdx)) \ | |
11c363ba AK |
383 | FOP_END |
384 | ||
007a3b54 AK |
385 | /* 2 operand, src is CL */ |
386 | #define FASTOP2CL(op) \ | |
387 | FOP_START(op) \ | |
388 | FOP2E(op##b, al, cl) \ | |
389 | FOP2E(op##w, ax, cl) \ | |
390 | FOP2E(op##l, eax, cl) \ | |
391 | ON64(FOP2E(op##q, rax, cl)) \ | |
392 | FOP_END | |
393 | ||
5aca3722 NA |
394 | /* 2 operand, src and dest are reversed */ |
395 | #define FASTOP2R(op, name) \ | |
396 | FOP_START(name) \ | |
397 | FOP2E(op##b, dl, al) \ | |
398 | FOP2E(op##w, dx, ax) \ | |
399 | FOP2E(op##l, edx, eax) \ | |
400 | ON64(FOP2E(op##q, rdx, rax)) \ | |
401 | FOP_END | |
402 | ||
0bdea068 | 403 | #define FOP3E(op, dst, src, src2) \ |
1482a082 JP |
404 | FOP_FUNC(#op "_" #dst "_" #src "_" #src2) \ |
405 | #op " %" #src2 ", %" #src ", %" #dst " \n\t" FOP_RET | |
0bdea068 AK |
406 | |
407 | /* 3-operand, word-only, src2=cl */ | |
408 | #define FASTOP3WCL(op) \ | |
409 | FOP_START(op) \ | |
410 | FOPNOP() \ | |
017da7b6 AK |
411 | FOP3E(op##w, ax, dx, cl) \ |
412 | FOP3E(op##l, eax, edx, cl) \ | |
413 | ON64(FOP3E(op##q, rax, rdx, cl)) \ | |
0bdea068 AK |
414 | FOP_END |
415 | ||
9ae9feba | 416 | /* Special case for SETcc - 1 instruction per cc */ |
1482a082 JP |
417 | #define FOP_SETCC(op) \ |
418 | ".align 4 \n\t" \ | |
419 | ".type " #op ", @function \n\t" \ | |
420 | #op ": \n\t" \ | |
421 | #op " %al \n\t" \ | |
422 | FOP_RET | |
9ae9feba | 423 | |
b8c0b6ae AK |
424 | asm(".global kvm_fastop_exception \n" |
425 | "kvm_fastop_exception: xor %esi, %esi; ret"); | |
426 | ||
9ae9feba AK |
427 | FOP_START(setcc) |
428 | FOP_SETCC(seto) | |
429 | FOP_SETCC(setno) | |
430 | FOP_SETCC(setc) | |
431 | FOP_SETCC(setnc) | |
432 | FOP_SETCC(setz) | |
433 | FOP_SETCC(setnz) | |
434 | FOP_SETCC(setbe) | |
435 | FOP_SETCC(setnbe) | |
436 | FOP_SETCC(sets) | |
437 | FOP_SETCC(setns) | |
438 | FOP_SETCC(setp) | |
439 | FOP_SETCC(setnp) | |
440 | FOP_SETCC(setl) | |
441 | FOP_SETCC(setnl) | |
442 | FOP_SETCC(setle) | |
443 | FOP_SETCC(setnle) | |
444 | FOP_END; | |
445 | ||
326f578f PB |
446 | FOP_START(salc) "pushf; sbb %al, %al; popf \n\t" FOP_RET |
447 | FOP_END; | |
448 | ||
8a76d7f2 JR |
449 | static int emulator_check_intercept(struct x86_emulate_ctxt *ctxt, |
450 | enum x86_intercept intercept, | |
451 | enum x86_intercept_stage stage) | |
452 | { | |
453 | struct x86_instruction_info info = { | |
454 | .intercept = intercept, | |
9dac77fa AK |
455 | .rep_prefix = ctxt->rep_prefix, |
456 | .modrm_mod = ctxt->modrm_mod, | |
457 | .modrm_reg = ctxt->modrm_reg, | |
458 | .modrm_rm = ctxt->modrm_rm, | |
459 | .src_val = ctxt->src.val64, | |
6cbc5f5a | 460 | .dst_val = ctxt->dst.val64, |
9dac77fa AK |
461 | .src_bytes = ctxt->src.bytes, |
462 | .dst_bytes = ctxt->dst.bytes, | |
463 | .ad_bytes = ctxt->ad_bytes, | |
8a76d7f2 JR |
464 | .next_rip = ctxt->eip, |
465 | }; | |
466 | ||
2953538e | 467 | return ctxt->ops->intercept(ctxt, &info, stage); |
8a76d7f2 JR |
468 | } |
469 | ||
f47cfa31 AK |
470 | static void assign_masked(ulong *dest, ulong src, ulong mask) |
471 | { | |
472 | *dest = (*dest & ~mask) | (src & mask); | |
473 | } | |
474 | ||
6fd8e127 NA |
475 | static void assign_register(unsigned long *reg, u64 val, int bytes) |
476 | { | |
477 | /* The 4-byte case *is* correct: in 64-bit mode we zero-extend. */ | |
478 | switch (bytes) { | |
479 | case 1: | |
480 | *(u8 *)reg = (u8)val; | |
481 | break; | |
482 | case 2: | |
483 | *(u16 *)reg = (u16)val; | |
484 | break; | |
485 | case 4: | |
486 | *reg = (u32)val; | |
487 | break; /* 64b: zero-extend */ | |
488 | case 8: | |
489 | *reg = val; | |
490 | break; | |
491 | } | |
492 | } | |
493 | ||
9dac77fa | 494 | static inline unsigned long ad_mask(struct x86_emulate_ctxt *ctxt) |
ddcb2885 | 495 | { |
9dac77fa | 496 | return (1UL << (ctxt->ad_bytes << 3)) - 1; |
ddcb2885 HH |
497 | } |
498 | ||
f47cfa31 AK |
499 | static ulong stack_mask(struct x86_emulate_ctxt *ctxt) |
500 | { | |
501 | u16 sel; | |
502 | struct desc_struct ss; | |
503 | ||
504 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
505 | return ~0UL; | |
506 | ctxt->ops->get_segment(ctxt, &sel, &ss, NULL, VCPU_SREG_SS); | |
507 | return ~0U >> ((ss.d ^ 1) * 16); /* d=0: 0xffff; d=1: 0xffffffff */ | |
508 | } | |
509 | ||
612e89f0 AK |
510 | static int stack_size(struct x86_emulate_ctxt *ctxt) |
511 | { | |
512 | return (__fls(stack_mask(ctxt)) + 1) >> 3; | |
513 | } | |
514 | ||
6aa8b732 | 515 | /* Access/update address held in a register, based on addressing mode. */ |
e4706772 | 516 | static inline unsigned long |
9dac77fa | 517 | address_mask(struct x86_emulate_ctxt *ctxt, unsigned long reg) |
e4706772 | 518 | { |
9dac77fa | 519 | if (ctxt->ad_bytes == sizeof(unsigned long)) |
e4706772 HH |
520 | return reg; |
521 | else | |
9dac77fa | 522 | return reg & ad_mask(ctxt); |
e4706772 HH |
523 | } |
524 | ||
525 | static inline unsigned long | |
01485a22 | 526 | register_address(struct x86_emulate_ctxt *ctxt, int reg) |
e4706772 | 527 | { |
01485a22 | 528 | return address_mask(ctxt, reg_read(ctxt, reg)); |
e4706772 HH |
529 | } |
530 | ||
5ad105e5 AK |
531 | static void masked_increment(ulong *reg, ulong mask, int inc) |
532 | { | |
533 | assign_masked(reg, *reg + inc, mask); | |
534 | } | |
535 | ||
7a957275 | 536 | static inline void |
01485a22 | 537 | register_address_increment(struct x86_emulate_ctxt *ctxt, int reg, int inc) |
7a957275 | 538 | { |
ee122a71 | 539 | ulong *preg = reg_rmw(ctxt, reg); |
5ad105e5 | 540 | |
ee122a71 | 541 | assign_register(preg, *preg + inc, ctxt->ad_bytes); |
5ad105e5 AK |
542 | } |
543 | ||
544 | static void rsp_increment(struct x86_emulate_ctxt *ctxt, int inc) | |
545 | { | |
dd856efa | 546 | masked_increment(reg_rmw(ctxt, VCPU_REGS_RSP), stack_mask(ctxt), inc); |
7a957275 | 547 | } |
6aa8b732 | 548 | |
56697687 AK |
549 | static u32 desc_limit_scaled(struct desc_struct *desc) |
550 | { | |
551 | u32 limit = get_desc_limit(desc); | |
552 | ||
553 | return desc->g ? (limit << 12) | 0xfff : limit; | |
554 | } | |
555 | ||
7b105ca2 | 556 | static unsigned long seg_base(struct x86_emulate_ctxt *ctxt, int seg) |
7a5b56df AK |
557 | { |
558 | if (ctxt->mode == X86EMUL_MODE_PROT64 && seg < VCPU_SREG_FS) | |
559 | return 0; | |
560 | ||
7b105ca2 | 561 | return ctxt->ops->get_cached_segment_base(ctxt, seg); |
7a5b56df AK |
562 | } |
563 | ||
35d3d4a1 AK |
564 | static int emulate_exception(struct x86_emulate_ctxt *ctxt, int vec, |
565 | u32 error, bool valid) | |
54b8486f | 566 | { |
e0ad0b47 | 567 | WARN_ON(vec > 0x1f); |
da9cb575 AK |
568 | ctxt->exception.vector = vec; |
569 | ctxt->exception.error_code = error; | |
570 | ctxt->exception.error_code_valid = valid; | |
35d3d4a1 | 571 | return X86EMUL_PROPAGATE_FAULT; |
54b8486f GN |
572 | } |
573 | ||
3b88e41a JR |
574 | static int emulate_db(struct x86_emulate_ctxt *ctxt) |
575 | { | |
576 | return emulate_exception(ctxt, DB_VECTOR, 0, false); | |
577 | } | |
578 | ||
35d3d4a1 | 579 | static int emulate_gp(struct x86_emulate_ctxt *ctxt, int err) |
54b8486f | 580 | { |
35d3d4a1 | 581 | return emulate_exception(ctxt, GP_VECTOR, err, true); |
54b8486f GN |
582 | } |
583 | ||
618ff15d AK |
584 | static int emulate_ss(struct x86_emulate_ctxt *ctxt, int err) |
585 | { | |
586 | return emulate_exception(ctxt, SS_VECTOR, err, true); | |
587 | } | |
588 | ||
35d3d4a1 | 589 | static int emulate_ud(struct x86_emulate_ctxt *ctxt) |
54b8486f | 590 | { |
35d3d4a1 | 591 | return emulate_exception(ctxt, UD_VECTOR, 0, false); |
54b8486f GN |
592 | } |
593 | ||
35d3d4a1 | 594 | static int emulate_ts(struct x86_emulate_ctxt *ctxt, int err) |
54b8486f | 595 | { |
35d3d4a1 | 596 | return emulate_exception(ctxt, TS_VECTOR, err, true); |
54b8486f GN |
597 | } |
598 | ||
34d1f490 AK |
599 | static int emulate_de(struct x86_emulate_ctxt *ctxt) |
600 | { | |
35d3d4a1 | 601 | return emulate_exception(ctxt, DE_VECTOR, 0, false); |
34d1f490 AK |
602 | } |
603 | ||
1253791d AK |
604 | static int emulate_nm(struct x86_emulate_ctxt *ctxt) |
605 | { | |
606 | return emulate_exception(ctxt, NM_VECTOR, 0, false); | |
607 | } | |
608 | ||
1aa36616 AK |
609 | static u16 get_segment_selector(struct x86_emulate_ctxt *ctxt, unsigned seg) |
610 | { | |
611 | u16 selector; | |
612 | struct desc_struct desc; | |
613 | ||
614 | ctxt->ops->get_segment(ctxt, &selector, &desc, NULL, seg); | |
615 | return selector; | |
616 | } | |
617 | ||
618 | static void set_segment_selector(struct x86_emulate_ctxt *ctxt, u16 selector, | |
619 | unsigned seg) | |
620 | { | |
621 | u16 dummy; | |
622 | u32 base3; | |
623 | struct desc_struct desc; | |
624 | ||
625 | ctxt->ops->get_segment(ctxt, &dummy, &desc, &base3, seg); | |
626 | ctxt->ops->set_segment(ctxt, selector, &desc, base3, seg); | |
627 | } | |
628 | ||
1c11b376 AK |
629 | /* |
630 | * x86 defines three classes of vector instructions: explicitly | |
631 | * aligned, explicitly unaligned, and the rest, which change behaviour | |
632 | * depending on whether they're AVX encoded or not. | |
633 | * | |
634 | * Also included is CMPXCHG16B which is not a vector instruction, yet it is | |
635 | * subject to the same check. | |
636 | */ | |
637 | static bool insn_aligned(struct x86_emulate_ctxt *ctxt, unsigned size) | |
638 | { | |
639 | if (likely(size < 16)) | |
640 | return false; | |
641 | ||
642 | if (ctxt->d & Aligned) | |
643 | return true; | |
644 | else if (ctxt->d & Unaligned) | |
645 | return false; | |
646 | else if (ctxt->d & Avx) | |
647 | return false; | |
648 | else | |
649 | return true; | |
650 | } | |
651 | ||
d09155d2 PB |
652 | static __always_inline int __linearize(struct x86_emulate_ctxt *ctxt, |
653 | struct segmented_address addr, | |
654 | unsigned *max_size, unsigned size, | |
655 | bool write, bool fetch, | |
d50eaa18 | 656 | enum x86emul_mode mode, ulong *linear) |
52fd8b44 | 657 | { |
618ff15d AK |
658 | struct desc_struct desc; |
659 | bool usable; | |
52fd8b44 | 660 | ulong la; |
618ff15d | 661 | u32 lim; |
1aa36616 | 662 | u16 sel; |
52fd8b44 | 663 | |
7b105ca2 | 664 | la = seg_base(ctxt, addr.seg) + addr.ea; |
fd56e154 | 665 | *max_size = 0; |
d50eaa18 | 666 | switch (mode) { |
618ff15d | 667 | case X86EMUL_MODE_PROT64: |
0c1d77f4 | 668 | *linear = la; |
4be4de7e | 669 | if (is_noncanonical_address(la)) |
abc7d8a4 | 670 | goto bad; |
fd56e154 PB |
671 | |
672 | *max_size = min_t(u64, ~0u, (1ull << 48) - la); | |
673 | if (size > *max_size) | |
674 | goto bad; | |
618ff15d AK |
675 | break; |
676 | default: | |
0c1d77f4 | 677 | *linear = la = (u32)la; |
1aa36616 AK |
678 | usable = ctxt->ops->get_segment(ctxt, &sel, &desc, NULL, |
679 | addr.seg); | |
618ff15d AK |
680 | if (!usable) |
681 | goto bad; | |
58b7825b GN |
682 | /* code segment in protected mode or read-only data segment */ |
683 | if ((((ctxt->mode != X86EMUL_MODE_REAL) && (desc.type & 8)) | |
684 | || !(desc.type & 2)) && write) | |
618ff15d AK |
685 | goto bad; |
686 | /* unreadable code segment */ | |
3d9b938e | 687 | if (!fetch && (desc.type & 8) && !(desc.type & 2)) |
618ff15d AK |
688 | goto bad; |
689 | lim = desc_limit_scaled(&desc); | |
997b0412 | 690 | if (!(desc.type & 8) && (desc.type & 4)) { |
fc058680 | 691 | /* expand-down segment */ |
fd56e154 | 692 | if (addr.ea <= lim) |
618ff15d AK |
693 | goto bad; |
694 | lim = desc.d ? 0xffffffff : 0xffff; | |
618ff15d | 695 | } |
997b0412 PB |
696 | if (addr.ea > lim) |
697 | goto bad; | |
bac15531 NA |
698 | if (lim == 0xffffffff) |
699 | *max_size = ~0u; | |
700 | else { | |
701 | *max_size = (u64)lim + 1 - addr.ea; | |
702 | if (size > *max_size) | |
703 | goto bad; | |
704 | } | |
618ff15d AK |
705 | break; |
706 | } | |
1c11b376 AK |
707 | if (insn_aligned(ctxt, size) && ((la & (size - 1)) != 0)) |
708 | return emulate_gp(ctxt, 0); | |
52fd8b44 | 709 | return X86EMUL_CONTINUE; |
618ff15d AK |
710 | bad: |
711 | if (addr.seg == VCPU_SREG_SS) | |
3606189f | 712 | return emulate_ss(ctxt, 0); |
618ff15d | 713 | else |
3606189f | 714 | return emulate_gp(ctxt, 0); |
52fd8b44 AK |
715 | } |
716 | ||
3d9b938e NE |
717 | static int linearize(struct x86_emulate_ctxt *ctxt, |
718 | struct segmented_address addr, | |
719 | unsigned size, bool write, | |
720 | ulong *linear) | |
721 | { | |
fd56e154 | 722 | unsigned max_size; |
d50eaa18 NA |
723 | return __linearize(ctxt, addr, &max_size, size, write, false, |
724 | ctxt->mode, linear); | |
3d9b938e NE |
725 | } |
726 | ||
d50eaa18 NA |
727 | static inline int assign_eip(struct x86_emulate_ctxt *ctxt, ulong dst, |
728 | enum x86emul_mode mode) | |
729 | { | |
730 | ulong linear; | |
731 | int rc; | |
732 | unsigned max_size; | |
733 | struct segmented_address addr = { .seg = VCPU_SREG_CS, | |
734 | .ea = dst }; | |
735 | ||
736 | if (ctxt->op_bytes != sizeof(unsigned long)) | |
737 | addr.ea = dst & ((1UL << (ctxt->op_bytes << 3)) - 1); | |
738 | rc = __linearize(ctxt, addr, &max_size, 1, false, true, mode, &linear); | |
739 | if (rc == X86EMUL_CONTINUE) | |
740 | ctxt->_eip = addr.ea; | |
741 | return rc; | |
742 | } | |
743 | ||
744 | static inline int assign_eip_near(struct x86_emulate_ctxt *ctxt, ulong dst) | |
745 | { | |
746 | return assign_eip(ctxt, dst, ctxt->mode); | |
3d9b938e NE |
747 | } |
748 | ||
d50eaa18 NA |
749 | static int assign_eip_far(struct x86_emulate_ctxt *ctxt, ulong dst, |
750 | const struct desc_struct *cs_desc) | |
751 | { | |
752 | enum x86emul_mode mode = ctxt->mode; | |
82268083 | 753 | int rc; |
d50eaa18 NA |
754 | |
755 | #ifdef CONFIG_X86_64 | |
82268083 NA |
756 | if (ctxt->mode >= X86EMUL_MODE_PROT16) { |
757 | if (cs_desc->l) { | |
758 | u64 efer = 0; | |
d50eaa18 | 759 | |
82268083 NA |
760 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
761 | if (efer & EFER_LMA) | |
762 | mode = X86EMUL_MODE_PROT64; | |
763 | } else | |
764 | mode = X86EMUL_MODE_PROT32; /* temporary value */ | |
d50eaa18 NA |
765 | } |
766 | #endif | |
767 | if (mode == X86EMUL_MODE_PROT16 || mode == X86EMUL_MODE_PROT32) | |
768 | mode = cs_desc->d ? X86EMUL_MODE_PROT32 : X86EMUL_MODE_PROT16; | |
82268083 NA |
769 | rc = assign_eip(ctxt, dst, mode); |
770 | if (rc == X86EMUL_CONTINUE) | |
771 | ctxt->mode = mode; | |
772 | return rc; | |
d50eaa18 NA |
773 | } |
774 | ||
775 | static inline int jmp_rel(struct x86_emulate_ctxt *ctxt, int rel) | |
776 | { | |
777 | return assign_eip_near(ctxt, ctxt->_eip + rel); | |
778 | } | |
3d9b938e | 779 | |
3ca3ac4d AK |
780 | static int segmented_read_std(struct x86_emulate_ctxt *ctxt, |
781 | struct segmented_address addr, | |
782 | void *data, | |
783 | unsigned size) | |
784 | { | |
9fa088f4 AK |
785 | int rc; |
786 | ulong linear; | |
787 | ||
83b8795a | 788 | rc = linearize(ctxt, addr, size, false, &linear); |
9fa088f4 AK |
789 | if (rc != X86EMUL_CONTINUE) |
790 | return rc; | |
0f65dd70 | 791 | return ctxt->ops->read_std(ctxt, linear, data, size, &ctxt->exception); |
3ca3ac4d AK |
792 | } |
793 | ||
807941b1 | 794 | /* |
285ca9e9 | 795 | * Prefetch the remaining bytes of the instruction without crossing page |
807941b1 TY |
796 | * boundary if they are not in fetch_cache yet. |
797 | */ | |
9506d57d | 798 | static int __do_insn_fetch_bytes(struct x86_emulate_ctxt *ctxt, int op_size) |
62266869 | 799 | { |
62266869 | 800 | int rc; |
fd56e154 | 801 | unsigned size, max_size; |
285ca9e9 | 802 | unsigned long linear; |
17052f16 | 803 | int cur_size = ctxt->fetch.end - ctxt->fetch.data; |
285ca9e9 | 804 | struct segmented_address addr = { .seg = VCPU_SREG_CS, |
17052f16 PB |
805 | .ea = ctxt->eip + cur_size }; |
806 | ||
fd56e154 PB |
807 | /* |
808 | * We do not know exactly how many bytes will be needed, and | |
809 | * __linearize is expensive, so fetch as much as possible. We | |
810 | * just have to avoid going beyond the 15 byte limit, the end | |
811 | * of the segment, or the end of the page. | |
812 | * | |
813 | * __linearize is called with size 0 so that it does not do any | |
814 | * boundary check itself. Instead, we use max_size to check | |
815 | * against op_size. | |
816 | */ | |
d50eaa18 NA |
817 | rc = __linearize(ctxt, addr, &max_size, 0, false, true, ctxt->mode, |
818 | &linear); | |
719d5a9b PB |
819 | if (unlikely(rc != X86EMUL_CONTINUE)) |
820 | return rc; | |
821 | ||
fd56e154 | 822 | size = min_t(unsigned, 15UL ^ cur_size, max_size); |
719d5a9b | 823 | size = min_t(unsigned, size, PAGE_SIZE - offset_in_page(linear)); |
5cfc7e0f PB |
824 | |
825 | /* | |
826 | * One instruction can only straddle two pages, | |
827 | * and one has been loaded at the beginning of | |
828 | * x86_decode_insn. So, if not enough bytes | |
829 | * still, we must have hit the 15-byte boundary. | |
830 | */ | |
831 | if (unlikely(size < op_size)) | |
fd56e154 PB |
832 | return emulate_gp(ctxt, 0); |
833 | ||
17052f16 | 834 | rc = ctxt->ops->fetch(ctxt, linear, ctxt->fetch.end, |
285ca9e9 PB |
835 | size, &ctxt->exception); |
836 | if (unlikely(rc != X86EMUL_CONTINUE)) | |
837 | return rc; | |
17052f16 | 838 | ctxt->fetch.end += size; |
3e2815e9 | 839 | return X86EMUL_CONTINUE; |
62266869 AK |
840 | } |
841 | ||
9506d57d PB |
842 | static __always_inline int do_insn_fetch_bytes(struct x86_emulate_ctxt *ctxt, |
843 | unsigned size) | |
62266869 | 844 | { |
08da44ae NA |
845 | unsigned done_size = ctxt->fetch.end - ctxt->fetch.ptr; |
846 | ||
847 | if (unlikely(done_size < size)) | |
848 | return __do_insn_fetch_bytes(ctxt, size - done_size); | |
9506d57d PB |
849 | else |
850 | return X86EMUL_CONTINUE; | |
62266869 AK |
851 | } |
852 | ||
67cbc90d | 853 | /* Fetch next part of the instruction being emulated. */ |
e85a1085 | 854 | #define insn_fetch(_type, _ctxt) \ |
9506d57d | 855 | ({ _type _x; \ |
9506d57d PB |
856 | \ |
857 | rc = do_insn_fetch_bytes(_ctxt, sizeof(_type)); \ | |
67cbc90d TY |
858 | if (rc != X86EMUL_CONTINUE) \ |
859 | goto done; \ | |
9506d57d | 860 | ctxt->_eip += sizeof(_type); \ |
17052f16 PB |
861 | _x = *(_type __aligned(1) *) ctxt->fetch.ptr; \ |
862 | ctxt->fetch.ptr += sizeof(_type); \ | |
9506d57d | 863 | _x; \ |
67cbc90d TY |
864 | }) |
865 | ||
807941b1 | 866 | #define insn_fetch_arr(_arr, _size, _ctxt) \ |
9506d57d | 867 | ({ \ |
9506d57d | 868 | rc = do_insn_fetch_bytes(_ctxt, _size); \ |
67cbc90d TY |
869 | if (rc != X86EMUL_CONTINUE) \ |
870 | goto done; \ | |
9506d57d | 871 | ctxt->_eip += (_size); \ |
17052f16 PB |
872 | memcpy(_arr, ctxt->fetch.ptr, _size); \ |
873 | ctxt->fetch.ptr += (_size); \ | |
67cbc90d TY |
874 | }) |
875 | ||
1e3c5cb0 RR |
876 | /* |
877 | * Given the 'reg' portion of a ModRM byte, and a register block, return a | |
878 | * pointer into the block that addresses the relevant register. | |
879 | * @highbyte_regs specifies whether to decode AH,CH,DH,BH. | |
880 | */ | |
dd856efa | 881 | static void *decode_register(struct x86_emulate_ctxt *ctxt, u8 modrm_reg, |
aa9ac1a6 | 882 | int byteop) |
6aa8b732 AK |
883 | { |
884 | void *p; | |
aa9ac1a6 | 885 | int highbyte_regs = (ctxt->rex_prefix == 0) && byteop; |
6aa8b732 | 886 | |
6aa8b732 | 887 | if (highbyte_regs && modrm_reg >= 4 && modrm_reg < 8) |
dd856efa AK |
888 | p = (unsigned char *)reg_rmw(ctxt, modrm_reg & 3) + 1; |
889 | else | |
890 | p = reg_rmw(ctxt, modrm_reg); | |
6aa8b732 AK |
891 | return p; |
892 | } | |
893 | ||
894 | static int read_descriptor(struct x86_emulate_ctxt *ctxt, | |
90de84f5 | 895 | struct segmented_address addr, |
6aa8b732 AK |
896 | u16 *size, unsigned long *address, int op_bytes) |
897 | { | |
898 | int rc; | |
899 | ||
900 | if (op_bytes == 2) | |
901 | op_bytes = 3; | |
902 | *address = 0; | |
3ca3ac4d | 903 | rc = segmented_read_std(ctxt, addr, size, 2); |
1b30eaa8 | 904 | if (rc != X86EMUL_CONTINUE) |
6aa8b732 | 905 | return rc; |
30b31ab6 | 906 | addr.ea += 2; |
3ca3ac4d | 907 | rc = segmented_read_std(ctxt, addr, address, op_bytes); |
6aa8b732 AK |
908 | return rc; |
909 | } | |
910 | ||
34b77652 AK |
911 | FASTOP2(add); |
912 | FASTOP2(or); | |
913 | FASTOP2(adc); | |
914 | FASTOP2(sbb); | |
915 | FASTOP2(and); | |
916 | FASTOP2(sub); | |
917 | FASTOP2(xor); | |
918 | FASTOP2(cmp); | |
919 | FASTOP2(test); | |
920 | ||
b9fa409b AK |
921 | FASTOP1SRC2(mul, mul_ex); |
922 | FASTOP1SRC2(imul, imul_ex); | |
b8c0b6ae AK |
923 | FASTOP1SRC2EX(div, div_ex); |
924 | FASTOP1SRC2EX(idiv, idiv_ex); | |
b9fa409b | 925 | |
34b77652 AK |
926 | FASTOP3WCL(shld); |
927 | FASTOP3WCL(shrd); | |
928 | ||
929 | FASTOP2W(imul); | |
930 | ||
931 | FASTOP1(not); | |
932 | FASTOP1(neg); | |
933 | FASTOP1(inc); | |
934 | FASTOP1(dec); | |
935 | ||
936 | FASTOP2CL(rol); | |
937 | FASTOP2CL(ror); | |
938 | FASTOP2CL(rcl); | |
939 | FASTOP2CL(rcr); | |
940 | FASTOP2CL(shl); | |
941 | FASTOP2CL(shr); | |
942 | FASTOP2CL(sar); | |
943 | ||
944 | FASTOP2W(bsf); | |
945 | FASTOP2W(bsr); | |
946 | FASTOP2W(bt); | |
947 | FASTOP2W(bts); | |
948 | FASTOP2W(btr); | |
949 | FASTOP2W(btc); | |
950 | ||
e47a5f5f AK |
951 | FASTOP2(xadd); |
952 | ||
5aca3722 NA |
953 | FASTOP2R(cmp, cmp_r); |
954 | ||
900efe20 NA |
955 | static int em_bsf_c(struct x86_emulate_ctxt *ctxt) |
956 | { | |
957 | /* If src is zero, do not writeback, but update flags */ | |
958 | if (ctxt->src.val == 0) | |
959 | ctxt->dst.type = OP_NONE; | |
960 | return fastop(ctxt, em_bsf); | |
961 | } | |
962 | ||
963 | static int em_bsr_c(struct x86_emulate_ctxt *ctxt) | |
964 | { | |
965 | /* If src is zero, do not writeback, but update flags */ | |
966 | if (ctxt->src.val == 0) | |
967 | ctxt->dst.type = OP_NONE; | |
968 | return fastop(ctxt, em_bsr); | |
969 | } | |
970 | ||
cb7390fe | 971 | static __always_inline u8 test_cc(unsigned int condition, unsigned long flags) |
bbe9abbd | 972 | { |
9ae9feba AK |
973 | u8 rc; |
974 | void (*fop)(void) = (void *)em_setcc + 4 * (condition & 0xf); | |
bbe9abbd | 975 | |
9ae9feba | 976 | flags = (flags & EFLAGS_MASK) | X86_EFLAGS_IF; |
3f0c3d0b | 977 | asm("push %[flags]; popf; call *%[fastop]" |
9ae9feba AK |
978 | : "=a"(rc) : [fastop]"r"(fop), [flags]"r"(flags)); |
979 | return rc; | |
bbe9abbd NK |
980 | } |
981 | ||
91ff3cb4 AK |
982 | static void fetch_register_operand(struct operand *op) |
983 | { | |
984 | switch (op->bytes) { | |
985 | case 1: | |
986 | op->val = *(u8 *)op->addr.reg; | |
987 | break; | |
988 | case 2: | |
989 | op->val = *(u16 *)op->addr.reg; | |
990 | break; | |
991 | case 4: | |
992 | op->val = *(u32 *)op->addr.reg; | |
993 | break; | |
994 | case 8: | |
995 | op->val = *(u64 *)op->addr.reg; | |
996 | break; | |
997 | } | |
998 | } | |
999 | ||
1253791d AK |
1000 | static void read_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data, int reg) |
1001 | { | |
1002 | ctxt->ops->get_fpu(ctxt); | |
1003 | switch (reg) { | |
89a87c67 MK |
1004 | case 0: asm("movdqa %%xmm0, %0" : "=m"(*data)); break; |
1005 | case 1: asm("movdqa %%xmm1, %0" : "=m"(*data)); break; | |
1006 | case 2: asm("movdqa %%xmm2, %0" : "=m"(*data)); break; | |
1007 | case 3: asm("movdqa %%xmm3, %0" : "=m"(*data)); break; | |
1008 | case 4: asm("movdqa %%xmm4, %0" : "=m"(*data)); break; | |
1009 | case 5: asm("movdqa %%xmm5, %0" : "=m"(*data)); break; | |
1010 | case 6: asm("movdqa %%xmm6, %0" : "=m"(*data)); break; | |
1011 | case 7: asm("movdqa %%xmm7, %0" : "=m"(*data)); break; | |
1253791d | 1012 | #ifdef CONFIG_X86_64 |
89a87c67 MK |
1013 | case 8: asm("movdqa %%xmm8, %0" : "=m"(*data)); break; |
1014 | case 9: asm("movdqa %%xmm9, %0" : "=m"(*data)); break; | |
1015 | case 10: asm("movdqa %%xmm10, %0" : "=m"(*data)); break; | |
1016 | case 11: asm("movdqa %%xmm11, %0" : "=m"(*data)); break; | |
1017 | case 12: asm("movdqa %%xmm12, %0" : "=m"(*data)); break; | |
1018 | case 13: asm("movdqa %%xmm13, %0" : "=m"(*data)); break; | |
1019 | case 14: asm("movdqa %%xmm14, %0" : "=m"(*data)); break; | |
1020 | case 15: asm("movdqa %%xmm15, %0" : "=m"(*data)); break; | |
1253791d AK |
1021 | #endif |
1022 | default: BUG(); | |
1023 | } | |
1024 | ctxt->ops->put_fpu(ctxt); | |
1025 | } | |
1026 | ||
1027 | static void write_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data, | |
1028 | int reg) | |
1029 | { | |
1030 | ctxt->ops->get_fpu(ctxt); | |
1031 | switch (reg) { | |
89a87c67 MK |
1032 | case 0: asm("movdqa %0, %%xmm0" : : "m"(*data)); break; |
1033 | case 1: asm("movdqa %0, %%xmm1" : : "m"(*data)); break; | |
1034 | case 2: asm("movdqa %0, %%xmm2" : : "m"(*data)); break; | |
1035 | case 3: asm("movdqa %0, %%xmm3" : : "m"(*data)); break; | |
1036 | case 4: asm("movdqa %0, %%xmm4" : : "m"(*data)); break; | |
1037 | case 5: asm("movdqa %0, %%xmm5" : : "m"(*data)); break; | |
1038 | case 6: asm("movdqa %0, %%xmm6" : : "m"(*data)); break; | |
1039 | case 7: asm("movdqa %0, %%xmm7" : : "m"(*data)); break; | |
1253791d | 1040 | #ifdef CONFIG_X86_64 |
89a87c67 MK |
1041 | case 8: asm("movdqa %0, %%xmm8" : : "m"(*data)); break; |
1042 | case 9: asm("movdqa %0, %%xmm9" : : "m"(*data)); break; | |
1043 | case 10: asm("movdqa %0, %%xmm10" : : "m"(*data)); break; | |
1044 | case 11: asm("movdqa %0, %%xmm11" : : "m"(*data)); break; | |
1045 | case 12: asm("movdqa %0, %%xmm12" : : "m"(*data)); break; | |
1046 | case 13: asm("movdqa %0, %%xmm13" : : "m"(*data)); break; | |
1047 | case 14: asm("movdqa %0, %%xmm14" : : "m"(*data)); break; | |
1048 | case 15: asm("movdqa %0, %%xmm15" : : "m"(*data)); break; | |
1253791d AK |
1049 | #endif |
1050 | default: BUG(); | |
1051 | } | |
1052 | ctxt->ops->put_fpu(ctxt); | |
1053 | } | |
1054 | ||
cbe2c9d3 AK |
1055 | static void read_mmx_reg(struct x86_emulate_ctxt *ctxt, u64 *data, int reg) |
1056 | { | |
1057 | ctxt->ops->get_fpu(ctxt); | |
1058 | switch (reg) { | |
1059 | case 0: asm("movq %%mm0, %0" : "=m"(*data)); break; | |
1060 | case 1: asm("movq %%mm1, %0" : "=m"(*data)); break; | |
1061 | case 2: asm("movq %%mm2, %0" : "=m"(*data)); break; | |
1062 | case 3: asm("movq %%mm3, %0" : "=m"(*data)); break; | |
1063 | case 4: asm("movq %%mm4, %0" : "=m"(*data)); break; | |
1064 | case 5: asm("movq %%mm5, %0" : "=m"(*data)); break; | |
1065 | case 6: asm("movq %%mm6, %0" : "=m"(*data)); break; | |
1066 | case 7: asm("movq %%mm7, %0" : "=m"(*data)); break; | |
1067 | default: BUG(); | |
1068 | } | |
1069 | ctxt->ops->put_fpu(ctxt); | |
1070 | } | |
1071 | ||
1072 | static void write_mmx_reg(struct x86_emulate_ctxt *ctxt, u64 *data, int reg) | |
1073 | { | |
1074 | ctxt->ops->get_fpu(ctxt); | |
1075 | switch (reg) { | |
1076 | case 0: asm("movq %0, %%mm0" : : "m"(*data)); break; | |
1077 | case 1: asm("movq %0, %%mm1" : : "m"(*data)); break; | |
1078 | case 2: asm("movq %0, %%mm2" : : "m"(*data)); break; | |
1079 | case 3: asm("movq %0, %%mm3" : : "m"(*data)); break; | |
1080 | case 4: asm("movq %0, %%mm4" : : "m"(*data)); break; | |
1081 | case 5: asm("movq %0, %%mm5" : : "m"(*data)); break; | |
1082 | case 6: asm("movq %0, %%mm6" : : "m"(*data)); break; | |
1083 | case 7: asm("movq %0, %%mm7" : : "m"(*data)); break; | |
1084 | default: BUG(); | |
1085 | } | |
1086 | ctxt->ops->put_fpu(ctxt); | |
1087 | } | |
1088 | ||
045a282c GN |
1089 | static int em_fninit(struct x86_emulate_ctxt *ctxt) |
1090 | { | |
1091 | if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM)) | |
1092 | return emulate_nm(ctxt); | |
1093 | ||
1094 | ctxt->ops->get_fpu(ctxt); | |
1095 | asm volatile("fninit"); | |
1096 | ctxt->ops->put_fpu(ctxt); | |
1097 | return X86EMUL_CONTINUE; | |
1098 | } | |
1099 | ||
1100 | static int em_fnstcw(struct x86_emulate_ctxt *ctxt) | |
1101 | { | |
1102 | u16 fcw; | |
1103 | ||
1104 | if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM)) | |
1105 | return emulate_nm(ctxt); | |
1106 | ||
1107 | ctxt->ops->get_fpu(ctxt); | |
1108 | asm volatile("fnstcw %0": "+m"(fcw)); | |
1109 | ctxt->ops->put_fpu(ctxt); | |
1110 | ||
045a282c GN |
1111 | ctxt->dst.val = fcw; |
1112 | ||
1113 | return X86EMUL_CONTINUE; | |
1114 | } | |
1115 | ||
1116 | static int em_fnstsw(struct x86_emulate_ctxt *ctxt) | |
1117 | { | |
1118 | u16 fsw; | |
1119 | ||
1120 | if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM)) | |
1121 | return emulate_nm(ctxt); | |
1122 | ||
1123 | ctxt->ops->get_fpu(ctxt); | |
1124 | asm volatile("fnstsw %0": "+m"(fsw)); | |
1125 | ctxt->ops->put_fpu(ctxt); | |
1126 | ||
045a282c GN |
1127 | ctxt->dst.val = fsw; |
1128 | ||
1129 | return X86EMUL_CONTINUE; | |
1130 | } | |
1131 | ||
1253791d | 1132 | static void decode_register_operand(struct x86_emulate_ctxt *ctxt, |
2adb5ad9 | 1133 | struct operand *op) |
3c118e24 | 1134 | { |
9dac77fa | 1135 | unsigned reg = ctxt->modrm_reg; |
33615aa9 | 1136 | |
9dac77fa AK |
1137 | if (!(ctxt->d & ModRM)) |
1138 | reg = (ctxt->b & 7) | ((ctxt->rex_prefix & 1) << 3); | |
1253791d | 1139 | |
9dac77fa | 1140 | if (ctxt->d & Sse) { |
1253791d AK |
1141 | op->type = OP_XMM; |
1142 | op->bytes = 16; | |
1143 | op->addr.xmm = reg; | |
1144 | read_sse_reg(ctxt, &op->vec_val, reg); | |
1145 | return; | |
1146 | } | |
cbe2c9d3 AK |
1147 | if (ctxt->d & Mmx) { |
1148 | reg &= 7; | |
1149 | op->type = OP_MM; | |
1150 | op->bytes = 8; | |
1151 | op->addr.mm = reg; | |
1152 | return; | |
1153 | } | |
1253791d | 1154 | |
3c118e24 | 1155 | op->type = OP_REG; |
6d4d85ec GN |
1156 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
1157 | op->addr.reg = decode_register(ctxt, reg, ctxt->d & ByteOp); | |
1158 | ||
91ff3cb4 | 1159 | fetch_register_operand(op); |
3c118e24 AK |
1160 | op->orig_val = op->val; |
1161 | } | |
1162 | ||
a6e3407b AK |
1163 | static void adjust_modrm_seg(struct x86_emulate_ctxt *ctxt, int base_reg) |
1164 | { | |
1165 | if (base_reg == VCPU_REGS_RSP || base_reg == VCPU_REGS_RBP) | |
1166 | ctxt->modrm_seg = VCPU_SREG_SS; | |
1167 | } | |
1168 | ||
1c73ef66 | 1169 | static int decode_modrm(struct x86_emulate_ctxt *ctxt, |
2dbd0dd7 | 1170 | struct operand *op) |
1c73ef66 | 1171 | { |
1c73ef66 | 1172 | u8 sib; |
02357bdc | 1173 | int index_reg, base_reg, scale; |
3e2815e9 | 1174 | int rc = X86EMUL_CONTINUE; |
2dbd0dd7 | 1175 | ulong modrm_ea = 0; |
1c73ef66 | 1176 | |
02357bdc BD |
1177 | ctxt->modrm_reg = ((ctxt->rex_prefix << 1) & 8); /* REX.R */ |
1178 | index_reg = (ctxt->rex_prefix << 2) & 8; /* REX.X */ | |
1179 | base_reg = (ctxt->rex_prefix << 3) & 8; /* REX.B */ | |
1c73ef66 | 1180 | |
02357bdc | 1181 | ctxt->modrm_mod = (ctxt->modrm & 0xc0) >> 6; |
9dac77fa | 1182 | ctxt->modrm_reg |= (ctxt->modrm & 0x38) >> 3; |
02357bdc | 1183 | ctxt->modrm_rm = base_reg | (ctxt->modrm & 0x07); |
9dac77fa | 1184 | ctxt->modrm_seg = VCPU_SREG_DS; |
1c73ef66 | 1185 | |
9b88ae99 | 1186 | if (ctxt->modrm_mod == 3 || (ctxt->d & NoMod)) { |
2dbd0dd7 | 1187 | op->type = OP_REG; |
9dac77fa | 1188 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
8acb4207 | 1189 | op->addr.reg = decode_register(ctxt, ctxt->modrm_rm, |
aa9ac1a6 | 1190 | ctxt->d & ByteOp); |
9dac77fa | 1191 | if (ctxt->d & Sse) { |
1253791d AK |
1192 | op->type = OP_XMM; |
1193 | op->bytes = 16; | |
9dac77fa AK |
1194 | op->addr.xmm = ctxt->modrm_rm; |
1195 | read_sse_reg(ctxt, &op->vec_val, ctxt->modrm_rm); | |
1253791d AK |
1196 | return rc; |
1197 | } | |
cbe2c9d3 AK |
1198 | if (ctxt->d & Mmx) { |
1199 | op->type = OP_MM; | |
1200 | op->bytes = 8; | |
bdc90722 | 1201 | op->addr.mm = ctxt->modrm_rm & 7; |
cbe2c9d3 AK |
1202 | return rc; |
1203 | } | |
2dbd0dd7 | 1204 | fetch_register_operand(op); |
1c73ef66 AK |
1205 | return rc; |
1206 | } | |
1207 | ||
2dbd0dd7 AK |
1208 | op->type = OP_MEM; |
1209 | ||
9dac77fa | 1210 | if (ctxt->ad_bytes == 2) { |
dd856efa AK |
1211 | unsigned bx = reg_read(ctxt, VCPU_REGS_RBX); |
1212 | unsigned bp = reg_read(ctxt, VCPU_REGS_RBP); | |
1213 | unsigned si = reg_read(ctxt, VCPU_REGS_RSI); | |
1214 | unsigned di = reg_read(ctxt, VCPU_REGS_RDI); | |
1c73ef66 AK |
1215 | |
1216 | /* 16-bit ModR/M decode. */ | |
9dac77fa | 1217 | switch (ctxt->modrm_mod) { |
1c73ef66 | 1218 | case 0: |
9dac77fa | 1219 | if (ctxt->modrm_rm == 6) |
e85a1085 | 1220 | modrm_ea += insn_fetch(u16, ctxt); |
1c73ef66 AK |
1221 | break; |
1222 | case 1: | |
e85a1085 | 1223 | modrm_ea += insn_fetch(s8, ctxt); |
1c73ef66 AK |
1224 | break; |
1225 | case 2: | |
e85a1085 | 1226 | modrm_ea += insn_fetch(u16, ctxt); |
1c73ef66 AK |
1227 | break; |
1228 | } | |
9dac77fa | 1229 | switch (ctxt->modrm_rm) { |
1c73ef66 | 1230 | case 0: |
2dbd0dd7 | 1231 | modrm_ea += bx + si; |
1c73ef66 AK |
1232 | break; |
1233 | case 1: | |
2dbd0dd7 | 1234 | modrm_ea += bx + di; |
1c73ef66 AK |
1235 | break; |
1236 | case 2: | |
2dbd0dd7 | 1237 | modrm_ea += bp + si; |
1c73ef66 AK |
1238 | break; |
1239 | case 3: | |
2dbd0dd7 | 1240 | modrm_ea += bp + di; |
1c73ef66 AK |
1241 | break; |
1242 | case 4: | |
2dbd0dd7 | 1243 | modrm_ea += si; |
1c73ef66 AK |
1244 | break; |
1245 | case 5: | |
2dbd0dd7 | 1246 | modrm_ea += di; |
1c73ef66 AK |
1247 | break; |
1248 | case 6: | |
9dac77fa | 1249 | if (ctxt->modrm_mod != 0) |
2dbd0dd7 | 1250 | modrm_ea += bp; |
1c73ef66 AK |
1251 | break; |
1252 | case 7: | |
2dbd0dd7 | 1253 | modrm_ea += bx; |
1c73ef66 AK |
1254 | break; |
1255 | } | |
9dac77fa AK |
1256 | if (ctxt->modrm_rm == 2 || ctxt->modrm_rm == 3 || |
1257 | (ctxt->modrm_rm == 6 && ctxt->modrm_mod != 0)) | |
1258 | ctxt->modrm_seg = VCPU_SREG_SS; | |
2dbd0dd7 | 1259 | modrm_ea = (u16)modrm_ea; |
1c73ef66 AK |
1260 | } else { |
1261 | /* 32/64-bit ModR/M decode. */ | |
9dac77fa | 1262 | if ((ctxt->modrm_rm & 7) == 4) { |
e85a1085 | 1263 | sib = insn_fetch(u8, ctxt); |
1c73ef66 AK |
1264 | index_reg |= (sib >> 3) & 7; |
1265 | base_reg |= sib & 7; | |
1266 | scale = sib >> 6; | |
1267 | ||
9dac77fa | 1268 | if ((base_reg & 7) == 5 && ctxt->modrm_mod == 0) |
e85a1085 | 1269 | modrm_ea += insn_fetch(s32, ctxt); |
a6e3407b | 1270 | else { |
dd856efa | 1271 | modrm_ea += reg_read(ctxt, base_reg); |
a6e3407b | 1272 | adjust_modrm_seg(ctxt, base_reg); |
ab708099 NA |
1273 | /* Increment ESP on POP [ESP] */ |
1274 | if ((ctxt->d & IncSP) && | |
1275 | base_reg == VCPU_REGS_RSP) | |
1276 | modrm_ea += ctxt->op_bytes; | |
a6e3407b | 1277 | } |
dc71d0f1 | 1278 | if (index_reg != 4) |
dd856efa | 1279 | modrm_ea += reg_read(ctxt, index_reg) << scale; |
9dac77fa | 1280 | } else if ((ctxt->modrm_rm & 7) == 5 && ctxt->modrm_mod == 0) { |
5b38ab87 | 1281 | modrm_ea += insn_fetch(s32, ctxt); |
84411d85 | 1282 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
9dac77fa | 1283 | ctxt->rip_relative = 1; |
a6e3407b AK |
1284 | } else { |
1285 | base_reg = ctxt->modrm_rm; | |
dd856efa | 1286 | modrm_ea += reg_read(ctxt, base_reg); |
a6e3407b AK |
1287 | adjust_modrm_seg(ctxt, base_reg); |
1288 | } | |
9dac77fa | 1289 | switch (ctxt->modrm_mod) { |
1c73ef66 | 1290 | case 1: |
e85a1085 | 1291 | modrm_ea += insn_fetch(s8, ctxt); |
1c73ef66 AK |
1292 | break; |
1293 | case 2: | |
e85a1085 | 1294 | modrm_ea += insn_fetch(s32, ctxt); |
1c73ef66 AK |
1295 | break; |
1296 | } | |
1297 | } | |
90de84f5 | 1298 | op->addr.mem.ea = modrm_ea; |
41061cdb BD |
1299 | if (ctxt->ad_bytes != 8) |
1300 | ctxt->memop.addr.mem.ea = (u32)ctxt->memop.addr.mem.ea; | |
1301 | ||
1c73ef66 AK |
1302 | done: |
1303 | return rc; | |
1304 | } | |
1305 | ||
1306 | static int decode_abs(struct x86_emulate_ctxt *ctxt, | |
2dbd0dd7 | 1307 | struct operand *op) |
1c73ef66 | 1308 | { |
3e2815e9 | 1309 | int rc = X86EMUL_CONTINUE; |
1c73ef66 | 1310 | |
2dbd0dd7 | 1311 | op->type = OP_MEM; |
9dac77fa | 1312 | switch (ctxt->ad_bytes) { |
1c73ef66 | 1313 | case 2: |
e85a1085 | 1314 | op->addr.mem.ea = insn_fetch(u16, ctxt); |
1c73ef66 AK |
1315 | break; |
1316 | case 4: | |
e85a1085 | 1317 | op->addr.mem.ea = insn_fetch(u32, ctxt); |
1c73ef66 AK |
1318 | break; |
1319 | case 8: | |
e85a1085 | 1320 | op->addr.mem.ea = insn_fetch(u64, ctxt); |
1c73ef66 AK |
1321 | break; |
1322 | } | |
1323 | done: | |
1324 | return rc; | |
1325 | } | |
1326 | ||
9dac77fa | 1327 | static void fetch_bit_operand(struct x86_emulate_ctxt *ctxt) |
35c843c4 | 1328 | { |
7129eeca | 1329 | long sv = 0, mask; |
35c843c4 | 1330 | |
9dac77fa | 1331 | if (ctxt->dst.type == OP_MEM && ctxt->src.type == OP_REG) { |
7dec5603 | 1332 | mask = ~((long)ctxt->dst.bytes * 8 - 1); |
35c843c4 | 1333 | |
9dac77fa AK |
1334 | if (ctxt->src.bytes == 2) |
1335 | sv = (s16)ctxt->src.val & (s16)mask; | |
1336 | else if (ctxt->src.bytes == 4) | |
1337 | sv = (s32)ctxt->src.val & (s32)mask; | |
7dec5603 NA |
1338 | else |
1339 | sv = (s64)ctxt->src.val & (s64)mask; | |
35c843c4 | 1340 | |
1c1c35ae NA |
1341 | ctxt->dst.addr.mem.ea = address_mask(ctxt, |
1342 | ctxt->dst.addr.mem.ea + (sv >> 3)); | |
35c843c4 | 1343 | } |
ba7ff2b7 WY |
1344 | |
1345 | /* only subword offset */ | |
9dac77fa | 1346 | ctxt->src.val &= (ctxt->dst.bytes << 3) - 1; |
35c843c4 WY |
1347 | } |
1348 | ||
dde7e6d1 | 1349 | static int read_emulated(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 | 1350 | unsigned long addr, void *dest, unsigned size) |
6aa8b732 | 1351 | { |
dde7e6d1 | 1352 | int rc; |
9dac77fa | 1353 | struct read_cache *mc = &ctxt->mem_read; |
6aa8b732 | 1354 | |
f23b070e XG |
1355 | if (mc->pos < mc->end) |
1356 | goto read_cached; | |
6aa8b732 | 1357 | |
f23b070e XG |
1358 | WARN_ON((mc->end + size) >= sizeof(mc->data)); |
1359 | ||
1360 | rc = ctxt->ops->read_emulated(ctxt, addr, mc->data + mc->end, size, | |
1361 | &ctxt->exception); | |
1362 | if (rc != X86EMUL_CONTINUE) | |
1363 | return rc; | |
1364 | ||
1365 | mc->end += size; | |
1366 | ||
1367 | read_cached: | |
1368 | memcpy(dest, mc->data + mc->pos, size); | |
1369 | mc->pos += size; | |
dde7e6d1 AK |
1370 | return X86EMUL_CONTINUE; |
1371 | } | |
6aa8b732 | 1372 | |
3ca3ac4d AK |
1373 | static int segmented_read(struct x86_emulate_ctxt *ctxt, |
1374 | struct segmented_address addr, | |
1375 | void *data, | |
1376 | unsigned size) | |
1377 | { | |
9fa088f4 AK |
1378 | int rc; |
1379 | ulong linear; | |
1380 | ||
83b8795a | 1381 | rc = linearize(ctxt, addr, size, false, &linear); |
9fa088f4 AK |
1382 | if (rc != X86EMUL_CONTINUE) |
1383 | return rc; | |
7b105ca2 | 1384 | return read_emulated(ctxt, linear, data, size); |
3ca3ac4d AK |
1385 | } |
1386 | ||
1387 | static int segmented_write(struct x86_emulate_ctxt *ctxt, | |
1388 | struct segmented_address addr, | |
1389 | const void *data, | |
1390 | unsigned size) | |
1391 | { | |
9fa088f4 AK |
1392 | int rc; |
1393 | ulong linear; | |
1394 | ||
83b8795a | 1395 | rc = linearize(ctxt, addr, size, true, &linear); |
9fa088f4 AK |
1396 | if (rc != X86EMUL_CONTINUE) |
1397 | return rc; | |
0f65dd70 AK |
1398 | return ctxt->ops->write_emulated(ctxt, linear, data, size, |
1399 | &ctxt->exception); | |
3ca3ac4d AK |
1400 | } |
1401 | ||
1402 | static int segmented_cmpxchg(struct x86_emulate_ctxt *ctxt, | |
1403 | struct segmented_address addr, | |
1404 | const void *orig_data, const void *data, | |
1405 | unsigned size) | |
1406 | { | |
9fa088f4 AK |
1407 | int rc; |
1408 | ulong linear; | |
1409 | ||
83b8795a | 1410 | rc = linearize(ctxt, addr, size, true, &linear); |
9fa088f4 AK |
1411 | if (rc != X86EMUL_CONTINUE) |
1412 | return rc; | |
0f65dd70 AK |
1413 | return ctxt->ops->cmpxchg_emulated(ctxt, linear, orig_data, data, |
1414 | size, &ctxt->exception); | |
3ca3ac4d AK |
1415 | } |
1416 | ||
dde7e6d1 | 1417 | static int pio_in_emulated(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1418 | unsigned int size, unsigned short port, |
1419 | void *dest) | |
1420 | { | |
9dac77fa | 1421 | struct read_cache *rc = &ctxt->io_read; |
b4c6abfe | 1422 | |
dde7e6d1 | 1423 | if (rc->pos == rc->end) { /* refill pio read ahead */ |
dde7e6d1 | 1424 | unsigned int in_page, n; |
9dac77fa | 1425 | unsigned int count = ctxt->rep_prefix ? |
dd856efa | 1426 | address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) : 1; |
0efb0440 | 1427 | in_page = (ctxt->eflags & X86_EFLAGS_DF) ? |
dd856efa AK |
1428 | offset_in_page(reg_read(ctxt, VCPU_REGS_RDI)) : |
1429 | PAGE_SIZE - offset_in_page(reg_read(ctxt, VCPU_REGS_RDI)); | |
b55a8144 | 1430 | n = min3(in_page, (unsigned int)sizeof(rc->data) / size, count); |
dde7e6d1 AK |
1431 | if (n == 0) |
1432 | n = 1; | |
1433 | rc->pos = rc->end = 0; | |
7b105ca2 | 1434 | if (!ctxt->ops->pio_in_emulated(ctxt, size, port, rc->data, n)) |
dde7e6d1 AK |
1435 | return 0; |
1436 | rc->end = n * size; | |
6aa8b732 AK |
1437 | } |
1438 | ||
e6e39f04 | 1439 | if (ctxt->rep_prefix && (ctxt->d & String) && |
0efb0440 | 1440 | !(ctxt->eflags & X86_EFLAGS_DF)) { |
b3356bf0 GN |
1441 | ctxt->dst.data = rc->data + rc->pos; |
1442 | ctxt->dst.type = OP_MEM_STR; | |
1443 | ctxt->dst.count = (rc->end - rc->pos) / size; | |
1444 | rc->pos = rc->end; | |
1445 | } else { | |
1446 | memcpy(dest, rc->data + rc->pos, size); | |
1447 | rc->pos += size; | |
1448 | } | |
dde7e6d1 AK |
1449 | return 1; |
1450 | } | |
6aa8b732 | 1451 | |
7f3d35fd KW |
1452 | static int read_interrupt_descriptor(struct x86_emulate_ctxt *ctxt, |
1453 | u16 index, struct desc_struct *desc) | |
1454 | { | |
1455 | struct desc_ptr dt; | |
1456 | ulong addr; | |
1457 | ||
1458 | ctxt->ops->get_idt(ctxt, &dt); | |
1459 | ||
1460 | if (dt.size < index * 8 + 7) | |
1461 | return emulate_gp(ctxt, index << 3 | 0x2); | |
1462 | ||
1463 | addr = dt.address + index * 8; | |
1464 | return ctxt->ops->read_std(ctxt, addr, desc, sizeof *desc, | |
1465 | &ctxt->exception); | |
1466 | } | |
1467 | ||
dde7e6d1 | 1468 | static void get_descriptor_table_ptr(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1469 | u16 selector, struct desc_ptr *dt) |
1470 | { | |
0225fb50 | 1471 | const struct x86_emulate_ops *ops = ctxt->ops; |
2eedcac8 | 1472 | u32 base3 = 0; |
7b105ca2 | 1473 | |
dde7e6d1 AK |
1474 | if (selector & 1 << 2) { |
1475 | struct desc_struct desc; | |
1aa36616 AK |
1476 | u16 sel; |
1477 | ||
dde7e6d1 | 1478 | memset (dt, 0, sizeof *dt); |
2eedcac8 NA |
1479 | if (!ops->get_segment(ctxt, &sel, &desc, &base3, |
1480 | VCPU_SREG_LDTR)) | |
dde7e6d1 | 1481 | return; |
e09d082c | 1482 | |
dde7e6d1 | 1483 | dt->size = desc_limit_scaled(&desc); /* what if limit > 65535? */ |
2eedcac8 | 1484 | dt->address = get_desc_base(&desc) | ((u64)base3 << 32); |
dde7e6d1 | 1485 | } else |
4bff1e86 | 1486 | ops->get_gdt(ctxt, dt); |
dde7e6d1 | 1487 | } |
120df890 | 1488 | |
edccda7c NA |
1489 | static int get_descriptor_ptr(struct x86_emulate_ctxt *ctxt, |
1490 | u16 selector, ulong *desc_addr_p) | |
dde7e6d1 AK |
1491 | { |
1492 | struct desc_ptr dt; | |
1493 | u16 index = selector >> 3; | |
dde7e6d1 | 1494 | ulong addr; |
120df890 | 1495 | |
7b105ca2 | 1496 | get_descriptor_table_ptr(ctxt, selector, &dt); |
120df890 | 1497 | |
35d3d4a1 AK |
1498 | if (dt.size < index * 8 + 7) |
1499 | return emulate_gp(ctxt, selector & 0xfffc); | |
e09d082c | 1500 | |
edccda7c NA |
1501 | addr = dt.address + index * 8; |
1502 | ||
1503 | #ifdef CONFIG_X86_64 | |
1504 | if (addr >> 32 != 0) { | |
1505 | u64 efer = 0; | |
1506 | ||
1507 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); | |
1508 | if (!(efer & EFER_LMA)) | |
1509 | addr &= (u32)-1; | |
1510 | } | |
1511 | #endif | |
1512 | ||
1513 | *desc_addr_p = addr; | |
1514 | return X86EMUL_CONTINUE; | |
1515 | } | |
1516 | ||
1517 | /* allowed just for 8 bytes segments */ | |
1518 | static int read_segment_descriptor(struct x86_emulate_ctxt *ctxt, | |
1519 | u16 selector, struct desc_struct *desc, | |
1520 | ulong *desc_addr_p) | |
1521 | { | |
1522 | int rc; | |
1523 | ||
1524 | rc = get_descriptor_ptr(ctxt, selector, desc_addr_p); | |
1525 | if (rc != X86EMUL_CONTINUE) | |
1526 | return rc; | |
1527 | ||
1528 | return ctxt->ops->read_std(ctxt, *desc_addr_p, desc, sizeof(*desc), | |
7b105ca2 | 1529 | &ctxt->exception); |
dde7e6d1 | 1530 | } |
ef65c889 | 1531 | |
dde7e6d1 AK |
1532 | /* allowed just for 8 bytes segments */ |
1533 | static int write_segment_descriptor(struct x86_emulate_ctxt *ctxt, | |
dde7e6d1 AK |
1534 | u16 selector, struct desc_struct *desc) |
1535 | { | |
edccda7c | 1536 | int rc; |
dde7e6d1 | 1537 | ulong addr; |
6aa8b732 | 1538 | |
edccda7c NA |
1539 | rc = get_descriptor_ptr(ctxt, selector, &addr); |
1540 | if (rc != X86EMUL_CONTINUE) | |
1541 | return rc; | |
6aa8b732 | 1542 | |
7b105ca2 TY |
1543 | return ctxt->ops->write_std(ctxt, addr, desc, sizeof *desc, |
1544 | &ctxt->exception); | |
dde7e6d1 | 1545 | } |
c7e75a3d | 1546 | |
5601d05b | 1547 | /* Does not support long mode */ |
2356aaeb | 1548 | static int __load_segment_descriptor(struct x86_emulate_ctxt *ctxt, |
d1442d85 | 1549 | u16 selector, int seg, u8 cpl, |
3dc4bc4f | 1550 | enum x86_transfer_type transfer, |
d1442d85 | 1551 | struct desc_struct *desc) |
dde7e6d1 | 1552 | { |
869be99c | 1553 | struct desc_struct seg_desc, old_desc; |
2356aaeb | 1554 | u8 dpl, rpl; |
dde7e6d1 AK |
1555 | unsigned err_vec = GP_VECTOR; |
1556 | u32 err_code = 0; | |
1557 | bool null_selector = !(selector & ~0x3); /* 0000-0003 are null */ | |
e919464b | 1558 | ulong desc_addr; |
dde7e6d1 | 1559 | int ret; |
03ebebeb | 1560 | u16 dummy; |
e37a75a1 | 1561 | u32 base3 = 0; |
69f55cb1 | 1562 | |
dde7e6d1 | 1563 | memset(&seg_desc, 0, sizeof seg_desc); |
69f55cb1 | 1564 | |
f8da94e9 KW |
1565 | if (ctxt->mode == X86EMUL_MODE_REAL) { |
1566 | /* set real mode segment descriptor (keep limit etc. for | |
1567 | * unreal mode) */ | |
03ebebeb | 1568 | ctxt->ops->get_segment(ctxt, &dummy, &seg_desc, NULL, seg); |
dde7e6d1 | 1569 | set_desc_base(&seg_desc, selector << 4); |
dde7e6d1 | 1570 | goto load; |
f8da94e9 KW |
1571 | } else if (seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86) { |
1572 | /* VM86 needs a clean new segment descriptor */ | |
1573 | set_desc_base(&seg_desc, selector << 4); | |
1574 | set_desc_limit(&seg_desc, 0xffff); | |
1575 | seg_desc.type = 3; | |
1576 | seg_desc.p = 1; | |
1577 | seg_desc.s = 1; | |
1578 | seg_desc.dpl = 3; | |
1579 | goto load; | |
dde7e6d1 AK |
1580 | } |
1581 | ||
79d5b4c3 | 1582 | rpl = selector & 3; |
79d5b4c3 AK |
1583 | |
1584 | /* NULL selector is not valid for TR, CS and SS (except for long mode) */ | |
1585 | if ((seg == VCPU_SREG_CS | |
1586 | || (seg == VCPU_SREG_SS | |
1587 | && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)) | |
1588 | || seg == VCPU_SREG_TR) | |
dde7e6d1 AK |
1589 | && null_selector) |
1590 | goto exception; | |
1591 | ||
1592 | /* TR should be in GDT only */ | |
1593 | if (seg == VCPU_SREG_TR && (selector & (1 << 2))) | |
1594 | goto exception; | |
1595 | ||
1596 | if (null_selector) /* for NULL selector skip all following checks */ | |
1597 | goto load; | |
1598 | ||
e919464b | 1599 | ret = read_segment_descriptor(ctxt, selector, &seg_desc, &desc_addr); |
dde7e6d1 AK |
1600 | if (ret != X86EMUL_CONTINUE) |
1601 | return ret; | |
1602 | ||
1603 | err_code = selector & 0xfffc; | |
3dc4bc4f NA |
1604 | err_vec = (transfer == X86_TRANSFER_TASK_SWITCH) ? TS_VECTOR : |
1605 | GP_VECTOR; | |
dde7e6d1 | 1606 | |
fc058680 | 1607 | /* can't load system descriptor into segment selector */ |
3dc4bc4f NA |
1608 | if (seg <= VCPU_SREG_GS && !seg_desc.s) { |
1609 | if (transfer == X86_TRANSFER_CALL_JMP) | |
1610 | return X86EMUL_UNHANDLEABLE; | |
dde7e6d1 | 1611 | goto exception; |
3dc4bc4f | 1612 | } |
dde7e6d1 AK |
1613 | |
1614 | if (!seg_desc.p) { | |
1615 | err_vec = (seg == VCPU_SREG_SS) ? SS_VECTOR : NP_VECTOR; | |
1616 | goto exception; | |
1617 | } | |
1618 | ||
dde7e6d1 | 1619 | dpl = seg_desc.dpl; |
dde7e6d1 AK |
1620 | |
1621 | switch (seg) { | |
1622 | case VCPU_SREG_SS: | |
1623 | /* | |
1624 | * segment is not a writable data segment or segment | |
1625 | * selector's RPL != CPL or segment selector's RPL != CPL | |
1626 | */ | |
1627 | if (rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl) | |
1628 | goto exception; | |
6aa8b732 | 1629 | break; |
dde7e6d1 AK |
1630 | case VCPU_SREG_CS: |
1631 | if (!(seg_desc.type & 8)) | |
1632 | goto exception; | |
1633 | ||
1634 | if (seg_desc.type & 4) { | |
1635 | /* conforming */ | |
1636 | if (dpl > cpl) | |
1637 | goto exception; | |
1638 | } else { | |
1639 | /* nonconforming */ | |
1640 | if (rpl > cpl || dpl != cpl) | |
1641 | goto exception; | |
1642 | } | |
040c8dc8 NA |
1643 | /* in long-mode d/b must be clear if l is set */ |
1644 | if (seg_desc.d && seg_desc.l) { | |
1645 | u64 efer = 0; | |
1646 | ||
1647 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); | |
1648 | if (efer & EFER_LMA) | |
1649 | goto exception; | |
1650 | } | |
1651 | ||
dde7e6d1 AK |
1652 | /* CS(RPL) <- CPL */ |
1653 | selector = (selector & 0xfffc) | cpl; | |
6aa8b732 | 1654 | break; |
dde7e6d1 AK |
1655 | case VCPU_SREG_TR: |
1656 | if (seg_desc.s || (seg_desc.type != 1 && seg_desc.type != 9)) | |
1657 | goto exception; | |
869be99c AK |
1658 | old_desc = seg_desc; |
1659 | seg_desc.type |= 2; /* busy */ | |
1660 | ret = ctxt->ops->cmpxchg_emulated(ctxt, desc_addr, &old_desc, &seg_desc, | |
1661 | sizeof(seg_desc), &ctxt->exception); | |
1662 | if (ret != X86EMUL_CONTINUE) | |
1663 | return ret; | |
dde7e6d1 AK |
1664 | break; |
1665 | case VCPU_SREG_LDTR: | |
1666 | if (seg_desc.s || seg_desc.type != 2) | |
1667 | goto exception; | |
1668 | break; | |
1669 | default: /* DS, ES, FS, or GS */ | |
4e62417b | 1670 | /* |
dde7e6d1 AK |
1671 | * segment is not a data or readable code segment or |
1672 | * ((segment is a data or nonconforming code segment) | |
1673 | * and (both RPL and CPL > DPL)) | |
4e62417b | 1674 | */ |
dde7e6d1 AK |
1675 | if ((seg_desc.type & 0xa) == 0x8 || |
1676 | (((seg_desc.type & 0xc) != 0xc) && | |
1677 | (rpl > dpl && cpl > dpl))) | |
1678 | goto exception; | |
6aa8b732 | 1679 | break; |
dde7e6d1 AK |
1680 | } |
1681 | ||
1682 | if (seg_desc.s) { | |
1683 | /* mark segment as accessed */ | |
e2cefa74 NA |
1684 | if (!(seg_desc.type & 1)) { |
1685 | seg_desc.type |= 1; | |
1686 | ret = write_segment_descriptor(ctxt, selector, | |
1687 | &seg_desc); | |
1688 | if (ret != X86EMUL_CONTINUE) | |
1689 | return ret; | |
1690 | } | |
e37a75a1 NA |
1691 | } else if (ctxt->mode == X86EMUL_MODE_PROT64) { |
1692 | ret = ctxt->ops->read_std(ctxt, desc_addr+8, &base3, | |
1693 | sizeof(base3), &ctxt->exception); | |
1694 | if (ret != X86EMUL_CONTINUE) | |
1695 | return ret; | |
9a9abf6b NA |
1696 | if (is_noncanonical_address(get_desc_base(&seg_desc) | |
1697 | ((u64)base3 << 32))) | |
1698 | return emulate_gp(ctxt, 0); | |
dde7e6d1 AK |
1699 | } |
1700 | load: | |
e37a75a1 | 1701 | ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg); |
d1442d85 NA |
1702 | if (desc) |
1703 | *desc = seg_desc; | |
dde7e6d1 AK |
1704 | return X86EMUL_CONTINUE; |
1705 | exception: | |
592f0858 | 1706 | return emulate_exception(ctxt, err_vec, err_code, true); |
dde7e6d1 AK |
1707 | } |
1708 | ||
2356aaeb PB |
1709 | static int load_segment_descriptor(struct x86_emulate_ctxt *ctxt, |
1710 | u16 selector, int seg) | |
1711 | { | |
1712 | u8 cpl = ctxt->ops->cpl(ctxt); | |
3dc4bc4f NA |
1713 | return __load_segment_descriptor(ctxt, selector, seg, cpl, |
1714 | X86_TRANSFER_NONE, NULL); | |
2356aaeb PB |
1715 | } |
1716 | ||
31be40b3 WY |
1717 | static void write_register_operand(struct operand *op) |
1718 | { | |
6fd8e127 | 1719 | return assign_register(op->addr.reg, op->val, op->bytes); |
31be40b3 WY |
1720 | } |
1721 | ||
fb32b1ed | 1722 | static int writeback(struct x86_emulate_ctxt *ctxt, struct operand *op) |
dde7e6d1 | 1723 | { |
fb32b1ed | 1724 | switch (op->type) { |
dde7e6d1 | 1725 | case OP_REG: |
fb32b1ed | 1726 | write_register_operand(op); |
6aa8b732 | 1727 | break; |
dde7e6d1 | 1728 | case OP_MEM: |
9dac77fa | 1729 | if (ctxt->lock_prefix) |
f5f87dfb PB |
1730 | return segmented_cmpxchg(ctxt, |
1731 | op->addr.mem, | |
1732 | &op->orig_val, | |
1733 | &op->val, | |
1734 | op->bytes); | |
1735 | else | |
1736 | return segmented_write(ctxt, | |
fb32b1ed | 1737 | op->addr.mem, |
fb32b1ed AK |
1738 | &op->val, |
1739 | op->bytes); | |
a682e354 | 1740 | break; |
b3356bf0 | 1741 | case OP_MEM_STR: |
f5f87dfb PB |
1742 | return segmented_write(ctxt, |
1743 | op->addr.mem, | |
1744 | op->data, | |
1745 | op->bytes * op->count); | |
b3356bf0 | 1746 | break; |
1253791d | 1747 | case OP_XMM: |
fb32b1ed | 1748 | write_sse_reg(ctxt, &op->vec_val, op->addr.xmm); |
1253791d | 1749 | break; |
cbe2c9d3 | 1750 | case OP_MM: |
fb32b1ed | 1751 | write_mmx_reg(ctxt, &op->mm_val, op->addr.mm); |
cbe2c9d3 | 1752 | break; |
dde7e6d1 AK |
1753 | case OP_NONE: |
1754 | /* no writeback */ | |
414e6277 | 1755 | break; |
dde7e6d1 | 1756 | default: |
414e6277 | 1757 | break; |
6aa8b732 | 1758 | } |
dde7e6d1 AK |
1759 | return X86EMUL_CONTINUE; |
1760 | } | |
6aa8b732 | 1761 | |
51ddff50 | 1762 | static int push(struct x86_emulate_ctxt *ctxt, void *data, int bytes) |
dde7e6d1 | 1763 | { |
4179bb02 | 1764 | struct segmented_address addr; |
0dc8d10f | 1765 | |
5ad105e5 | 1766 | rsp_increment(ctxt, -bytes); |
dd856efa | 1767 | addr.ea = reg_read(ctxt, VCPU_REGS_RSP) & stack_mask(ctxt); |
4179bb02 TY |
1768 | addr.seg = VCPU_SREG_SS; |
1769 | ||
51ddff50 AK |
1770 | return segmented_write(ctxt, addr, data, bytes); |
1771 | } | |
1772 | ||
1773 | static int em_push(struct x86_emulate_ctxt *ctxt) | |
1774 | { | |
4179bb02 | 1775 | /* Disable writeback. */ |
9dac77fa | 1776 | ctxt->dst.type = OP_NONE; |
51ddff50 | 1777 | return push(ctxt, &ctxt->src.val, ctxt->op_bytes); |
dde7e6d1 | 1778 | } |
69f55cb1 | 1779 | |
dde7e6d1 | 1780 | static int emulate_pop(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1781 | void *dest, int len) |
1782 | { | |
dde7e6d1 | 1783 | int rc; |
90de84f5 | 1784 | struct segmented_address addr; |
8b4caf66 | 1785 | |
dd856efa | 1786 | addr.ea = reg_read(ctxt, VCPU_REGS_RSP) & stack_mask(ctxt); |
90de84f5 | 1787 | addr.seg = VCPU_SREG_SS; |
3ca3ac4d | 1788 | rc = segmented_read(ctxt, addr, dest, len); |
dde7e6d1 AK |
1789 | if (rc != X86EMUL_CONTINUE) |
1790 | return rc; | |
1791 | ||
5ad105e5 | 1792 | rsp_increment(ctxt, len); |
dde7e6d1 | 1793 | return rc; |
8b4caf66 LV |
1794 | } |
1795 | ||
c54fe504 TY |
1796 | static int em_pop(struct x86_emulate_ctxt *ctxt) |
1797 | { | |
9dac77fa | 1798 | return emulate_pop(ctxt, &ctxt->dst.val, ctxt->op_bytes); |
c54fe504 TY |
1799 | } |
1800 | ||
dde7e6d1 | 1801 | static int emulate_popf(struct x86_emulate_ctxt *ctxt, |
7b105ca2 | 1802 | void *dest, int len) |
9de41573 GN |
1803 | { |
1804 | int rc; | |
dde7e6d1 | 1805 | unsigned long val, change_mask; |
0efb0440 | 1806 | int iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> X86_EFLAGS_IOPL_BIT; |
7b105ca2 | 1807 | int cpl = ctxt->ops->cpl(ctxt); |
9de41573 | 1808 | |
3b9be3bf | 1809 | rc = emulate_pop(ctxt, &val, len); |
dde7e6d1 AK |
1810 | if (rc != X86EMUL_CONTINUE) |
1811 | return rc; | |
9de41573 | 1812 | |
0efb0440 NA |
1813 | change_mask = X86_EFLAGS_CF | X86_EFLAGS_PF | X86_EFLAGS_AF | |
1814 | X86_EFLAGS_ZF | X86_EFLAGS_SF | X86_EFLAGS_OF | | |
1815 | X86_EFLAGS_TF | X86_EFLAGS_DF | X86_EFLAGS_NT | | |
1816 | X86_EFLAGS_AC | X86_EFLAGS_ID; | |
9de41573 | 1817 | |
dde7e6d1 AK |
1818 | switch(ctxt->mode) { |
1819 | case X86EMUL_MODE_PROT64: | |
1820 | case X86EMUL_MODE_PROT32: | |
1821 | case X86EMUL_MODE_PROT16: | |
1822 | if (cpl == 0) | |
0efb0440 | 1823 | change_mask |= X86_EFLAGS_IOPL; |
dde7e6d1 | 1824 | if (cpl <= iopl) |
0efb0440 | 1825 | change_mask |= X86_EFLAGS_IF; |
dde7e6d1 AK |
1826 | break; |
1827 | case X86EMUL_MODE_VM86: | |
35d3d4a1 AK |
1828 | if (iopl < 3) |
1829 | return emulate_gp(ctxt, 0); | |
0efb0440 | 1830 | change_mask |= X86_EFLAGS_IF; |
dde7e6d1 AK |
1831 | break; |
1832 | default: /* real mode */ | |
0efb0440 | 1833 | change_mask |= (X86_EFLAGS_IOPL | X86_EFLAGS_IF); |
dde7e6d1 | 1834 | break; |
9de41573 | 1835 | } |
dde7e6d1 AK |
1836 | |
1837 | *(unsigned long *)dest = | |
1838 | (ctxt->eflags & ~change_mask) | (val & change_mask); | |
1839 | ||
1840 | return rc; | |
9de41573 GN |
1841 | } |
1842 | ||
62aaa2f0 TY |
1843 | static int em_popf(struct x86_emulate_ctxt *ctxt) |
1844 | { | |
9dac77fa AK |
1845 | ctxt->dst.type = OP_REG; |
1846 | ctxt->dst.addr.reg = &ctxt->eflags; | |
1847 | ctxt->dst.bytes = ctxt->op_bytes; | |
1848 | return emulate_popf(ctxt, &ctxt->dst.val, ctxt->op_bytes); | |
62aaa2f0 TY |
1849 | } |
1850 | ||
612e89f0 AK |
1851 | static int em_enter(struct x86_emulate_ctxt *ctxt) |
1852 | { | |
1853 | int rc; | |
1854 | unsigned frame_size = ctxt->src.val; | |
1855 | unsigned nesting_level = ctxt->src2.val & 31; | |
dd856efa | 1856 | ulong rbp; |
612e89f0 AK |
1857 | |
1858 | if (nesting_level) | |
1859 | return X86EMUL_UNHANDLEABLE; | |
1860 | ||
dd856efa AK |
1861 | rbp = reg_read(ctxt, VCPU_REGS_RBP); |
1862 | rc = push(ctxt, &rbp, stack_size(ctxt)); | |
612e89f0 AK |
1863 | if (rc != X86EMUL_CONTINUE) |
1864 | return rc; | |
dd856efa | 1865 | assign_masked(reg_rmw(ctxt, VCPU_REGS_RBP), reg_read(ctxt, VCPU_REGS_RSP), |
612e89f0 | 1866 | stack_mask(ctxt)); |
dd856efa AK |
1867 | assign_masked(reg_rmw(ctxt, VCPU_REGS_RSP), |
1868 | reg_read(ctxt, VCPU_REGS_RSP) - frame_size, | |
612e89f0 AK |
1869 | stack_mask(ctxt)); |
1870 | return X86EMUL_CONTINUE; | |
1871 | } | |
1872 | ||
f47cfa31 AK |
1873 | static int em_leave(struct x86_emulate_ctxt *ctxt) |
1874 | { | |
dd856efa | 1875 | assign_masked(reg_rmw(ctxt, VCPU_REGS_RSP), reg_read(ctxt, VCPU_REGS_RBP), |
f47cfa31 | 1876 | stack_mask(ctxt)); |
dd856efa | 1877 | return emulate_pop(ctxt, reg_rmw(ctxt, VCPU_REGS_RBP), ctxt->op_bytes); |
f47cfa31 AK |
1878 | } |
1879 | ||
1cd196ea | 1880 | static int em_push_sreg(struct x86_emulate_ctxt *ctxt) |
7b262e90 | 1881 | { |
1cd196ea AK |
1882 | int seg = ctxt->src2.val; |
1883 | ||
9dac77fa | 1884 | ctxt->src.val = get_segment_selector(ctxt, seg); |
0fcc207c NA |
1885 | if (ctxt->op_bytes == 4) { |
1886 | rsp_increment(ctxt, -2); | |
1887 | ctxt->op_bytes = 2; | |
1888 | } | |
7b262e90 | 1889 | |
4487b3b4 | 1890 | return em_push(ctxt); |
7b262e90 GN |
1891 | } |
1892 | ||
1cd196ea | 1893 | static int em_pop_sreg(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1894 | { |
1cd196ea | 1895 | int seg = ctxt->src2.val; |
dde7e6d1 AK |
1896 | unsigned long selector; |
1897 | int rc; | |
38ba30ba | 1898 | |
3313bc4e | 1899 | rc = emulate_pop(ctxt, &selector, 2); |
dde7e6d1 AK |
1900 | if (rc != X86EMUL_CONTINUE) |
1901 | return rc; | |
1902 | ||
a5457e7b PB |
1903 | if (ctxt->modrm_reg == VCPU_SREG_SS) |
1904 | ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS; | |
3313bc4e NA |
1905 | if (ctxt->op_bytes > 2) |
1906 | rsp_increment(ctxt, ctxt->op_bytes - 2); | |
a5457e7b | 1907 | |
7b105ca2 | 1908 | rc = load_segment_descriptor(ctxt, (u16)selector, seg); |
dde7e6d1 | 1909 | return rc; |
38ba30ba GN |
1910 | } |
1911 | ||
b96a7fad | 1912 | static int em_pusha(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1913 | { |
dd856efa | 1914 | unsigned long old_esp = reg_read(ctxt, VCPU_REGS_RSP); |
dde7e6d1 AK |
1915 | int rc = X86EMUL_CONTINUE; |
1916 | int reg = VCPU_REGS_RAX; | |
38ba30ba | 1917 | |
dde7e6d1 AK |
1918 | while (reg <= VCPU_REGS_RDI) { |
1919 | (reg == VCPU_REGS_RSP) ? | |
dd856efa | 1920 | (ctxt->src.val = old_esp) : (ctxt->src.val = reg_read(ctxt, reg)); |
38ba30ba | 1921 | |
4487b3b4 | 1922 | rc = em_push(ctxt); |
dde7e6d1 AK |
1923 | if (rc != X86EMUL_CONTINUE) |
1924 | return rc; | |
38ba30ba | 1925 | |
dde7e6d1 | 1926 | ++reg; |
38ba30ba | 1927 | } |
38ba30ba | 1928 | |
dde7e6d1 | 1929 | return rc; |
38ba30ba GN |
1930 | } |
1931 | ||
62aaa2f0 TY |
1932 | static int em_pushf(struct x86_emulate_ctxt *ctxt) |
1933 | { | |
0efb0440 | 1934 | ctxt->src.val = (unsigned long)ctxt->eflags & ~X86_EFLAGS_VM; |
62aaa2f0 TY |
1935 | return em_push(ctxt); |
1936 | } | |
1937 | ||
b96a7fad | 1938 | static int em_popa(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1939 | { |
dde7e6d1 AK |
1940 | int rc = X86EMUL_CONTINUE; |
1941 | int reg = VCPU_REGS_RDI; | |
6fd8e127 | 1942 | u32 val; |
38ba30ba | 1943 | |
dde7e6d1 AK |
1944 | while (reg >= VCPU_REGS_RAX) { |
1945 | if (reg == VCPU_REGS_RSP) { | |
5ad105e5 | 1946 | rsp_increment(ctxt, ctxt->op_bytes); |
dde7e6d1 AK |
1947 | --reg; |
1948 | } | |
38ba30ba | 1949 | |
6fd8e127 | 1950 | rc = emulate_pop(ctxt, &val, ctxt->op_bytes); |
dde7e6d1 AK |
1951 | if (rc != X86EMUL_CONTINUE) |
1952 | break; | |
6fd8e127 | 1953 | assign_register(reg_rmw(ctxt, reg), val, ctxt->op_bytes); |
dde7e6d1 | 1954 | --reg; |
38ba30ba | 1955 | } |
dde7e6d1 | 1956 | return rc; |
38ba30ba GN |
1957 | } |
1958 | ||
dd856efa | 1959 | static int __emulate_int_real(struct x86_emulate_ctxt *ctxt, int irq) |
6e154e56 | 1960 | { |
0225fb50 | 1961 | const struct x86_emulate_ops *ops = ctxt->ops; |
5c56e1cf | 1962 | int rc; |
6e154e56 MG |
1963 | struct desc_ptr dt; |
1964 | gva_t cs_addr; | |
1965 | gva_t eip_addr; | |
1966 | u16 cs, eip; | |
6e154e56 MG |
1967 | |
1968 | /* TODO: Add limit checks */ | |
9dac77fa | 1969 | ctxt->src.val = ctxt->eflags; |
4487b3b4 | 1970 | rc = em_push(ctxt); |
5c56e1cf AK |
1971 | if (rc != X86EMUL_CONTINUE) |
1972 | return rc; | |
6e154e56 | 1973 | |
0efb0440 | 1974 | ctxt->eflags &= ~(X86_EFLAGS_IF | X86_EFLAGS_TF | X86_EFLAGS_AC); |
6e154e56 | 1975 | |
9dac77fa | 1976 | ctxt->src.val = get_segment_selector(ctxt, VCPU_SREG_CS); |
4487b3b4 | 1977 | rc = em_push(ctxt); |
5c56e1cf AK |
1978 | if (rc != X86EMUL_CONTINUE) |
1979 | return rc; | |
6e154e56 | 1980 | |
9dac77fa | 1981 | ctxt->src.val = ctxt->_eip; |
4487b3b4 | 1982 | rc = em_push(ctxt); |
5c56e1cf AK |
1983 | if (rc != X86EMUL_CONTINUE) |
1984 | return rc; | |
1985 | ||
4bff1e86 | 1986 | ops->get_idt(ctxt, &dt); |
6e154e56 MG |
1987 | |
1988 | eip_addr = dt.address + (irq << 2); | |
1989 | cs_addr = dt.address + (irq << 2) + 2; | |
1990 | ||
0f65dd70 | 1991 | rc = ops->read_std(ctxt, cs_addr, &cs, 2, &ctxt->exception); |
6e154e56 MG |
1992 | if (rc != X86EMUL_CONTINUE) |
1993 | return rc; | |
1994 | ||
0f65dd70 | 1995 | rc = ops->read_std(ctxt, eip_addr, &eip, 2, &ctxt->exception); |
6e154e56 MG |
1996 | if (rc != X86EMUL_CONTINUE) |
1997 | return rc; | |
1998 | ||
7b105ca2 | 1999 | rc = load_segment_descriptor(ctxt, cs, VCPU_SREG_CS); |
6e154e56 MG |
2000 | if (rc != X86EMUL_CONTINUE) |
2001 | return rc; | |
2002 | ||
9dac77fa | 2003 | ctxt->_eip = eip; |
6e154e56 MG |
2004 | |
2005 | return rc; | |
2006 | } | |
2007 | ||
dd856efa AK |
2008 | int emulate_int_real(struct x86_emulate_ctxt *ctxt, int irq) |
2009 | { | |
2010 | int rc; | |
2011 | ||
2012 | invalidate_registers(ctxt); | |
2013 | rc = __emulate_int_real(ctxt, irq); | |
2014 | if (rc == X86EMUL_CONTINUE) | |
2015 | writeback_registers(ctxt); | |
2016 | return rc; | |
2017 | } | |
2018 | ||
7b105ca2 | 2019 | static int emulate_int(struct x86_emulate_ctxt *ctxt, int irq) |
6e154e56 MG |
2020 | { |
2021 | switch(ctxt->mode) { | |
2022 | case X86EMUL_MODE_REAL: | |
dd856efa | 2023 | return __emulate_int_real(ctxt, irq); |
6e154e56 MG |
2024 | case X86EMUL_MODE_VM86: |
2025 | case X86EMUL_MODE_PROT16: | |
2026 | case X86EMUL_MODE_PROT32: | |
2027 | case X86EMUL_MODE_PROT64: | |
2028 | default: | |
2029 | /* Protected mode interrupts unimplemented yet */ | |
2030 | return X86EMUL_UNHANDLEABLE; | |
2031 | } | |
2032 | } | |
2033 | ||
7b105ca2 | 2034 | static int emulate_iret_real(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 2035 | { |
dde7e6d1 AK |
2036 | int rc = X86EMUL_CONTINUE; |
2037 | unsigned long temp_eip = 0; | |
2038 | unsigned long temp_eflags = 0; | |
2039 | unsigned long cs = 0; | |
0efb0440 NA |
2040 | unsigned long mask = X86_EFLAGS_CF | X86_EFLAGS_PF | X86_EFLAGS_AF | |
2041 | X86_EFLAGS_ZF | X86_EFLAGS_SF | X86_EFLAGS_TF | | |
2042 | X86_EFLAGS_IF | X86_EFLAGS_DF | X86_EFLAGS_OF | | |
2043 | X86_EFLAGS_IOPL | X86_EFLAGS_NT | X86_EFLAGS_RF | | |
2044 | X86_EFLAGS_AC | X86_EFLAGS_ID | | |
35fd68a3 | 2045 | X86_EFLAGS_FIXED; |
0efb0440 NA |
2046 | unsigned long vm86_mask = X86_EFLAGS_VM | X86_EFLAGS_VIF | |
2047 | X86_EFLAGS_VIP; | |
38ba30ba | 2048 | |
dde7e6d1 | 2049 | /* TODO: Add stack limit check */ |
38ba30ba | 2050 | |
9dac77fa | 2051 | rc = emulate_pop(ctxt, &temp_eip, ctxt->op_bytes); |
38ba30ba | 2052 | |
dde7e6d1 AK |
2053 | if (rc != X86EMUL_CONTINUE) |
2054 | return rc; | |
38ba30ba | 2055 | |
35d3d4a1 AK |
2056 | if (temp_eip & ~0xffff) |
2057 | return emulate_gp(ctxt, 0); | |
38ba30ba | 2058 | |
9dac77fa | 2059 | rc = emulate_pop(ctxt, &cs, ctxt->op_bytes); |
38ba30ba | 2060 | |
dde7e6d1 AK |
2061 | if (rc != X86EMUL_CONTINUE) |
2062 | return rc; | |
38ba30ba | 2063 | |
9dac77fa | 2064 | rc = emulate_pop(ctxt, &temp_eflags, ctxt->op_bytes); |
38ba30ba | 2065 | |
dde7e6d1 AK |
2066 | if (rc != X86EMUL_CONTINUE) |
2067 | return rc; | |
38ba30ba | 2068 | |
7b105ca2 | 2069 | rc = load_segment_descriptor(ctxt, (u16)cs, VCPU_SREG_CS); |
38ba30ba | 2070 | |
dde7e6d1 AK |
2071 | if (rc != X86EMUL_CONTINUE) |
2072 | return rc; | |
38ba30ba | 2073 | |
9dac77fa | 2074 | ctxt->_eip = temp_eip; |
38ba30ba | 2075 | |
9dac77fa | 2076 | if (ctxt->op_bytes == 4) |
dde7e6d1 | 2077 | ctxt->eflags = ((temp_eflags & mask) | (ctxt->eflags & vm86_mask)); |
9dac77fa | 2078 | else if (ctxt->op_bytes == 2) { |
dde7e6d1 AK |
2079 | ctxt->eflags &= ~0xffff; |
2080 | ctxt->eflags |= temp_eflags; | |
38ba30ba | 2081 | } |
dde7e6d1 AK |
2082 | |
2083 | ctxt->eflags &= ~EFLG_RESERVED_ZEROS_MASK; /* Clear reserved zeros */ | |
35fd68a3 | 2084 | ctxt->eflags |= X86_EFLAGS_FIXED; |
801806d9 | 2085 | ctxt->ops->set_nmi_mask(ctxt, false); |
dde7e6d1 AK |
2086 | |
2087 | return rc; | |
38ba30ba GN |
2088 | } |
2089 | ||
e01991e7 | 2090 | static int em_iret(struct x86_emulate_ctxt *ctxt) |
c37eda13 | 2091 | { |
dde7e6d1 AK |
2092 | switch(ctxt->mode) { |
2093 | case X86EMUL_MODE_REAL: | |
7b105ca2 | 2094 | return emulate_iret_real(ctxt); |
dde7e6d1 AK |
2095 | case X86EMUL_MODE_VM86: |
2096 | case X86EMUL_MODE_PROT16: | |
2097 | case X86EMUL_MODE_PROT32: | |
2098 | case X86EMUL_MODE_PROT64: | |
c37eda13 | 2099 | default: |
dde7e6d1 AK |
2100 | /* iret from protected mode unimplemented yet */ |
2101 | return X86EMUL_UNHANDLEABLE; | |
c37eda13 | 2102 | } |
c37eda13 WY |
2103 | } |
2104 | ||
d2f62766 TY |
2105 | static int em_jmp_far(struct x86_emulate_ctxt *ctxt) |
2106 | { | |
d2f62766 | 2107 | int rc; |
d1442d85 NA |
2108 | unsigned short sel, old_sel; |
2109 | struct desc_struct old_desc, new_desc; | |
2110 | const struct x86_emulate_ops *ops = ctxt->ops; | |
2111 | u8 cpl = ctxt->ops->cpl(ctxt); | |
2112 | ||
2113 | /* Assignment of RIP may only fail in 64-bit mode */ | |
2114 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
2115 | ops->get_segment(ctxt, &old_sel, &old_desc, NULL, | |
2116 | VCPU_SREG_CS); | |
d2f62766 | 2117 | |
9dac77fa | 2118 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
d2f62766 | 2119 | |
3dc4bc4f NA |
2120 | rc = __load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl, |
2121 | X86_TRANSFER_CALL_JMP, | |
d1442d85 | 2122 | &new_desc); |
d2f62766 TY |
2123 | if (rc != X86EMUL_CONTINUE) |
2124 | return rc; | |
2125 | ||
d50eaa18 | 2126 | rc = assign_eip_far(ctxt, ctxt->src.val, &new_desc); |
d1442d85 | 2127 | if (rc != X86EMUL_CONTINUE) { |
7e46dddd | 2128 | WARN_ON(ctxt->mode != X86EMUL_MODE_PROT64); |
d1442d85 NA |
2129 | /* assigning eip failed; restore the old cs */ |
2130 | ops->set_segment(ctxt, old_sel, &old_desc, 0, VCPU_SREG_CS); | |
2131 | return rc; | |
2132 | } | |
2133 | return rc; | |
d2f62766 TY |
2134 | } |
2135 | ||
f7784046 | 2136 | static int em_jmp_abs(struct x86_emulate_ctxt *ctxt) |
8cdbd2c9 | 2137 | { |
f7784046 NA |
2138 | return assign_eip_near(ctxt, ctxt->src.val); |
2139 | } | |
8cdbd2c9 | 2140 | |
f7784046 NA |
2141 | static int em_call_near_abs(struct x86_emulate_ctxt *ctxt) |
2142 | { | |
2143 | int rc; | |
2144 | long int old_eip; | |
2145 | ||
2146 | old_eip = ctxt->_eip; | |
2147 | rc = assign_eip_near(ctxt, ctxt->src.val); | |
2148 | if (rc != X86EMUL_CONTINUE) | |
2149 | return rc; | |
2150 | ctxt->src.val = old_eip; | |
2151 | rc = em_push(ctxt); | |
4179bb02 | 2152 | return rc; |
8cdbd2c9 LV |
2153 | } |
2154 | ||
e0dac408 | 2155 | static int em_cmpxchg8b(struct x86_emulate_ctxt *ctxt) |
8cdbd2c9 | 2156 | { |
9dac77fa | 2157 | u64 old = ctxt->dst.orig_val64; |
8cdbd2c9 | 2158 | |
aaa05f24 NA |
2159 | if (ctxt->dst.bytes == 16) |
2160 | return X86EMUL_UNHANDLEABLE; | |
2161 | ||
dd856efa AK |
2162 | if (((u32) (old >> 0) != (u32) reg_read(ctxt, VCPU_REGS_RAX)) || |
2163 | ((u32) (old >> 32) != (u32) reg_read(ctxt, VCPU_REGS_RDX))) { | |
2164 | *reg_write(ctxt, VCPU_REGS_RAX) = (u32) (old >> 0); | |
2165 | *reg_write(ctxt, VCPU_REGS_RDX) = (u32) (old >> 32); | |
0efb0440 | 2166 | ctxt->eflags &= ~X86_EFLAGS_ZF; |
8cdbd2c9 | 2167 | } else { |
dd856efa AK |
2168 | ctxt->dst.val64 = ((u64)reg_read(ctxt, VCPU_REGS_RCX) << 32) | |
2169 | (u32) reg_read(ctxt, VCPU_REGS_RBX); | |
8cdbd2c9 | 2170 | |
0efb0440 | 2171 | ctxt->eflags |= X86_EFLAGS_ZF; |
8cdbd2c9 | 2172 | } |
1b30eaa8 | 2173 | return X86EMUL_CONTINUE; |
8cdbd2c9 LV |
2174 | } |
2175 | ||
ebda02c2 TY |
2176 | static int em_ret(struct x86_emulate_ctxt *ctxt) |
2177 | { | |
234f3ce4 NA |
2178 | int rc; |
2179 | unsigned long eip; | |
2180 | ||
2181 | rc = emulate_pop(ctxt, &eip, ctxt->op_bytes); | |
2182 | if (rc != X86EMUL_CONTINUE) | |
2183 | return rc; | |
2184 | ||
2185 | return assign_eip_near(ctxt, eip); | |
ebda02c2 TY |
2186 | } |
2187 | ||
e01991e7 | 2188 | static int em_ret_far(struct x86_emulate_ctxt *ctxt) |
a77ab5ea | 2189 | { |
a77ab5ea | 2190 | int rc; |
d1442d85 NA |
2191 | unsigned long eip, cs; |
2192 | u16 old_cs; | |
9e8919ae | 2193 | int cpl = ctxt->ops->cpl(ctxt); |
d1442d85 NA |
2194 | struct desc_struct old_desc, new_desc; |
2195 | const struct x86_emulate_ops *ops = ctxt->ops; | |
2196 | ||
2197 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
2198 | ops->get_segment(ctxt, &old_cs, &old_desc, NULL, | |
2199 | VCPU_SREG_CS); | |
a77ab5ea | 2200 | |
d1442d85 | 2201 | rc = emulate_pop(ctxt, &eip, ctxt->op_bytes); |
1b30eaa8 | 2202 | if (rc != X86EMUL_CONTINUE) |
a77ab5ea | 2203 | return rc; |
9dac77fa | 2204 | rc = emulate_pop(ctxt, &cs, ctxt->op_bytes); |
1b30eaa8 | 2205 | if (rc != X86EMUL_CONTINUE) |
a77ab5ea | 2206 | return rc; |
9e8919ae NA |
2207 | /* Outer-privilege level return is not implemented */ |
2208 | if (ctxt->mode >= X86EMUL_MODE_PROT16 && (cs & 3) > cpl) | |
2209 | return X86EMUL_UNHANDLEABLE; | |
3dc4bc4f NA |
2210 | rc = __load_segment_descriptor(ctxt, (u16)cs, VCPU_SREG_CS, cpl, |
2211 | X86_TRANSFER_RET, | |
d1442d85 NA |
2212 | &new_desc); |
2213 | if (rc != X86EMUL_CONTINUE) | |
2214 | return rc; | |
d50eaa18 | 2215 | rc = assign_eip_far(ctxt, eip, &new_desc); |
d1442d85 | 2216 | if (rc != X86EMUL_CONTINUE) { |
7e46dddd | 2217 | WARN_ON(ctxt->mode != X86EMUL_MODE_PROT64); |
d1442d85 NA |
2218 | ops->set_segment(ctxt, old_cs, &old_desc, 0, VCPU_SREG_CS); |
2219 | } | |
a77ab5ea AK |
2220 | return rc; |
2221 | } | |
2222 | ||
3261107e BR |
2223 | static int em_ret_far_imm(struct x86_emulate_ctxt *ctxt) |
2224 | { | |
2225 | int rc; | |
2226 | ||
2227 | rc = em_ret_far(ctxt); | |
2228 | if (rc != X86EMUL_CONTINUE) | |
2229 | return rc; | |
2230 | rsp_increment(ctxt, ctxt->src.val); | |
2231 | return X86EMUL_CONTINUE; | |
2232 | } | |
2233 | ||
e940b5c2 TY |
2234 | static int em_cmpxchg(struct x86_emulate_ctxt *ctxt) |
2235 | { | |
2236 | /* Save real source value, then compare EAX against destination. */ | |
37c564f2 NA |
2237 | ctxt->dst.orig_val = ctxt->dst.val; |
2238 | ctxt->dst.val = reg_read(ctxt, VCPU_REGS_RAX); | |
e940b5c2 | 2239 | ctxt->src.orig_val = ctxt->src.val; |
37c564f2 | 2240 | ctxt->src.val = ctxt->dst.orig_val; |
158de57f | 2241 | fastop(ctxt, em_cmp); |
e940b5c2 | 2242 | |
0efb0440 | 2243 | if (ctxt->eflags & X86_EFLAGS_ZF) { |
2fcf5c8a NA |
2244 | /* Success: write back to memory; no update of EAX */ |
2245 | ctxt->src.type = OP_NONE; | |
e940b5c2 TY |
2246 | ctxt->dst.val = ctxt->src.orig_val; |
2247 | } else { | |
2248 | /* Failure: write the value we saw to EAX. */ | |
2fcf5c8a NA |
2249 | ctxt->src.type = OP_REG; |
2250 | ctxt->src.addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX); | |
2251 | ctxt->src.val = ctxt->dst.orig_val; | |
2252 | /* Create write-cycle to dest by writing the same value */ | |
37c564f2 | 2253 | ctxt->dst.val = ctxt->dst.orig_val; |
e940b5c2 TY |
2254 | } |
2255 | return X86EMUL_CONTINUE; | |
2256 | } | |
2257 | ||
d4b4325f | 2258 | static int em_lseg(struct x86_emulate_ctxt *ctxt) |
09b5f4d3 | 2259 | { |
d4b4325f | 2260 | int seg = ctxt->src2.val; |
09b5f4d3 WY |
2261 | unsigned short sel; |
2262 | int rc; | |
2263 | ||
9dac77fa | 2264 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
09b5f4d3 | 2265 | |
7b105ca2 | 2266 | rc = load_segment_descriptor(ctxt, sel, seg); |
09b5f4d3 WY |
2267 | if (rc != X86EMUL_CONTINUE) |
2268 | return rc; | |
2269 | ||
9dac77fa | 2270 | ctxt->dst.val = ctxt->src.val; |
09b5f4d3 WY |
2271 | return rc; |
2272 | } | |
2273 | ||
660a5d51 PB |
2274 | static int emulator_has_longmode(struct x86_emulate_ctxt *ctxt) |
2275 | { | |
2276 | u32 eax, ebx, ecx, edx; | |
2277 | ||
2278 | eax = 0x80000001; | |
2279 | ecx = 0; | |
2280 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); | |
2281 | return edx & bit(X86_FEATURE_LM); | |
2282 | } | |
2283 | ||
2284 | #define GET_SMSTATE(type, smbase, offset) \ | |
2285 | ({ \ | |
2286 | type __val; \ | |
f40606b1 RK |
2287 | int r = ctxt->ops->read_phys(ctxt, smbase + offset, &__val, \ |
2288 | sizeof(__val)); \ | |
660a5d51 PB |
2289 | if (r != X86EMUL_CONTINUE) \ |
2290 | return X86EMUL_UNHANDLEABLE; \ | |
2291 | __val; \ | |
2292 | }) | |
2293 | ||
2294 | static void rsm_set_desc_flags(struct desc_struct *desc, u32 flags) | |
2295 | { | |
2296 | desc->g = (flags >> 23) & 1; | |
2297 | desc->d = (flags >> 22) & 1; | |
2298 | desc->l = (flags >> 21) & 1; | |
2299 | desc->avl = (flags >> 20) & 1; | |
2300 | desc->p = (flags >> 15) & 1; | |
2301 | desc->dpl = (flags >> 13) & 3; | |
2302 | desc->s = (flags >> 12) & 1; | |
2303 | desc->type = (flags >> 8) & 15; | |
2304 | } | |
2305 | ||
2306 | static int rsm_load_seg_32(struct x86_emulate_ctxt *ctxt, u64 smbase, int n) | |
2307 | { | |
2308 | struct desc_struct desc; | |
2309 | int offset; | |
2310 | u16 selector; | |
2311 | ||
2312 | selector = GET_SMSTATE(u32, smbase, 0x7fa8 + n * 4); | |
2313 | ||
2314 | if (n < 3) | |
2315 | offset = 0x7f84 + n * 12; | |
2316 | else | |
2317 | offset = 0x7f2c + (n - 3) * 12; | |
2318 | ||
2319 | set_desc_base(&desc, GET_SMSTATE(u32, smbase, offset + 8)); | |
2320 | set_desc_limit(&desc, GET_SMSTATE(u32, smbase, offset + 4)); | |
2321 | rsm_set_desc_flags(&desc, GET_SMSTATE(u32, smbase, offset)); | |
2322 | ctxt->ops->set_segment(ctxt, selector, &desc, 0, n); | |
2323 | return X86EMUL_CONTINUE; | |
2324 | } | |
2325 | ||
2326 | static int rsm_load_seg_64(struct x86_emulate_ctxt *ctxt, u64 smbase, int n) | |
2327 | { | |
2328 | struct desc_struct desc; | |
2329 | int offset; | |
2330 | u16 selector; | |
2331 | u32 base3; | |
2332 | ||
2333 | offset = 0x7e00 + n * 16; | |
2334 | ||
2335 | selector = GET_SMSTATE(u16, smbase, offset); | |
2336 | rsm_set_desc_flags(&desc, GET_SMSTATE(u16, smbase, offset + 2) << 8); | |
2337 | set_desc_limit(&desc, GET_SMSTATE(u32, smbase, offset + 4)); | |
2338 | set_desc_base(&desc, GET_SMSTATE(u32, smbase, offset + 8)); | |
2339 | base3 = GET_SMSTATE(u32, smbase, offset + 12); | |
2340 | ||
2341 | ctxt->ops->set_segment(ctxt, selector, &desc, base3, n); | |
2342 | return X86EMUL_CONTINUE; | |
2343 | } | |
2344 | ||
2345 | static int rsm_enter_protected_mode(struct x86_emulate_ctxt *ctxt, | |
2346 | u64 cr0, u64 cr4) | |
2347 | { | |
2348 | int bad; | |
2349 | ||
2350 | /* | |
2351 | * First enable PAE, long mode needs it before CR0.PG = 1 is set. | |
2352 | * Then enable protected mode. However, PCID cannot be enabled | |
2353 | * if EFER.LMA=0, so set it separately. | |
2354 | */ | |
2355 | bad = ctxt->ops->set_cr(ctxt, 4, cr4 & ~X86_CR4_PCIDE); | |
2356 | if (bad) | |
2357 | return X86EMUL_UNHANDLEABLE; | |
2358 | ||
2359 | bad = ctxt->ops->set_cr(ctxt, 0, cr0); | |
2360 | if (bad) | |
2361 | return X86EMUL_UNHANDLEABLE; | |
2362 | ||
2363 | if (cr4 & X86_CR4_PCIDE) { | |
2364 | bad = ctxt->ops->set_cr(ctxt, 4, cr4); | |
2365 | if (bad) | |
2366 | return X86EMUL_UNHANDLEABLE; | |
2367 | } | |
2368 | ||
2369 | return X86EMUL_CONTINUE; | |
2370 | } | |
2371 | ||
2372 | static int rsm_load_state_32(struct x86_emulate_ctxt *ctxt, u64 smbase) | |
2373 | { | |
2374 | struct desc_struct desc; | |
2375 | struct desc_ptr dt; | |
2376 | u16 selector; | |
2377 | u32 val, cr0, cr4; | |
2378 | int i; | |
2379 | ||
2380 | cr0 = GET_SMSTATE(u32, smbase, 0x7ffc); | |
2381 | ctxt->ops->set_cr(ctxt, 3, GET_SMSTATE(u32, smbase, 0x7ff8)); | |
2382 | ctxt->eflags = GET_SMSTATE(u32, smbase, 0x7ff4) | X86_EFLAGS_FIXED; | |
2383 | ctxt->_eip = GET_SMSTATE(u32, smbase, 0x7ff0); | |
2384 | ||
2385 | for (i = 0; i < 8; i++) | |
2386 | *reg_write(ctxt, i) = GET_SMSTATE(u32, smbase, 0x7fd0 + i * 4); | |
2387 | ||
2388 | val = GET_SMSTATE(u32, smbase, 0x7fcc); | |
2389 | ctxt->ops->set_dr(ctxt, 6, (val & DR6_VOLATILE) | DR6_FIXED_1); | |
2390 | val = GET_SMSTATE(u32, smbase, 0x7fc8); | |
2391 | ctxt->ops->set_dr(ctxt, 7, (val & DR7_VOLATILE) | DR7_FIXED_1); | |
2392 | ||
2393 | selector = GET_SMSTATE(u32, smbase, 0x7fc4); | |
2394 | set_desc_base(&desc, GET_SMSTATE(u32, smbase, 0x7f64)); | |
2395 | set_desc_limit(&desc, GET_SMSTATE(u32, smbase, 0x7f60)); | |
2396 | rsm_set_desc_flags(&desc, GET_SMSTATE(u32, smbase, 0x7f5c)); | |
2397 | ctxt->ops->set_segment(ctxt, selector, &desc, 0, VCPU_SREG_TR); | |
2398 | ||
2399 | selector = GET_SMSTATE(u32, smbase, 0x7fc0); | |
2400 | set_desc_base(&desc, GET_SMSTATE(u32, smbase, 0x7f80)); | |
2401 | set_desc_limit(&desc, GET_SMSTATE(u32, smbase, 0x7f7c)); | |
2402 | rsm_set_desc_flags(&desc, GET_SMSTATE(u32, smbase, 0x7f78)); | |
2403 | ctxt->ops->set_segment(ctxt, selector, &desc, 0, VCPU_SREG_LDTR); | |
2404 | ||
2405 | dt.address = GET_SMSTATE(u32, smbase, 0x7f74); | |
2406 | dt.size = GET_SMSTATE(u32, smbase, 0x7f70); | |
2407 | ctxt->ops->set_gdt(ctxt, &dt); | |
2408 | ||
2409 | dt.address = GET_SMSTATE(u32, smbase, 0x7f58); | |
2410 | dt.size = GET_SMSTATE(u32, smbase, 0x7f54); | |
2411 | ctxt->ops->set_idt(ctxt, &dt); | |
2412 | ||
2413 | for (i = 0; i < 6; i++) { | |
2414 | int r = rsm_load_seg_32(ctxt, smbase, i); | |
2415 | if (r != X86EMUL_CONTINUE) | |
2416 | return r; | |
2417 | } | |
2418 | ||
2419 | cr4 = GET_SMSTATE(u32, smbase, 0x7f14); | |
2420 | ||
2421 | ctxt->ops->set_smbase(ctxt, GET_SMSTATE(u32, smbase, 0x7ef8)); | |
2422 | ||
2423 | return rsm_enter_protected_mode(ctxt, cr0, cr4); | |
2424 | } | |
2425 | ||
2426 | static int rsm_load_state_64(struct x86_emulate_ctxt *ctxt, u64 smbase) | |
2427 | { | |
2428 | struct desc_struct desc; | |
2429 | struct desc_ptr dt; | |
2430 | u64 val, cr0, cr4; | |
2431 | u32 base3; | |
2432 | u16 selector; | |
b10d92a5 | 2433 | int i, r; |
660a5d51 PB |
2434 | |
2435 | for (i = 0; i < 16; i++) | |
2436 | *reg_write(ctxt, i) = GET_SMSTATE(u64, smbase, 0x7ff8 - i * 8); | |
2437 | ||
2438 | ctxt->_eip = GET_SMSTATE(u64, smbase, 0x7f78); | |
2439 | ctxt->eflags = GET_SMSTATE(u32, smbase, 0x7f70) | X86_EFLAGS_FIXED; | |
2440 | ||
2441 | val = GET_SMSTATE(u32, smbase, 0x7f68); | |
2442 | ctxt->ops->set_dr(ctxt, 6, (val & DR6_VOLATILE) | DR6_FIXED_1); | |
2443 | val = GET_SMSTATE(u32, smbase, 0x7f60); | |
2444 | ctxt->ops->set_dr(ctxt, 7, (val & DR7_VOLATILE) | DR7_FIXED_1); | |
2445 | ||
2446 | cr0 = GET_SMSTATE(u64, smbase, 0x7f58); | |
2447 | ctxt->ops->set_cr(ctxt, 3, GET_SMSTATE(u64, smbase, 0x7f50)); | |
2448 | cr4 = GET_SMSTATE(u64, smbase, 0x7f48); | |
2449 | ctxt->ops->set_smbase(ctxt, GET_SMSTATE(u32, smbase, 0x7f00)); | |
2450 | val = GET_SMSTATE(u64, smbase, 0x7ed0); | |
2451 | ctxt->ops->set_msr(ctxt, MSR_EFER, val & ~EFER_LMA); | |
2452 | ||
2453 | selector = GET_SMSTATE(u32, smbase, 0x7e90); | |
2454 | rsm_set_desc_flags(&desc, GET_SMSTATE(u32, smbase, 0x7e92) << 8); | |
2455 | set_desc_limit(&desc, GET_SMSTATE(u32, smbase, 0x7e94)); | |
2456 | set_desc_base(&desc, GET_SMSTATE(u32, smbase, 0x7e98)); | |
2457 | base3 = GET_SMSTATE(u32, smbase, 0x7e9c); | |
2458 | ctxt->ops->set_segment(ctxt, selector, &desc, base3, VCPU_SREG_TR); | |
2459 | ||
2460 | dt.size = GET_SMSTATE(u32, smbase, 0x7e84); | |
2461 | dt.address = GET_SMSTATE(u64, smbase, 0x7e88); | |
2462 | ctxt->ops->set_idt(ctxt, &dt); | |
2463 | ||
2464 | selector = GET_SMSTATE(u32, smbase, 0x7e70); | |
2465 | rsm_set_desc_flags(&desc, GET_SMSTATE(u32, smbase, 0x7e72) << 8); | |
2466 | set_desc_limit(&desc, GET_SMSTATE(u32, smbase, 0x7e74)); | |
2467 | set_desc_base(&desc, GET_SMSTATE(u32, smbase, 0x7e78)); | |
2468 | base3 = GET_SMSTATE(u32, smbase, 0x7e7c); | |
2469 | ctxt->ops->set_segment(ctxt, selector, &desc, base3, VCPU_SREG_LDTR); | |
2470 | ||
2471 | dt.size = GET_SMSTATE(u32, smbase, 0x7e64); | |
2472 | dt.address = GET_SMSTATE(u64, smbase, 0x7e68); | |
2473 | ctxt->ops->set_gdt(ctxt, &dt); | |
2474 | ||
b10d92a5 PB |
2475 | r = rsm_enter_protected_mode(ctxt, cr0, cr4); |
2476 | if (r != X86EMUL_CONTINUE) | |
2477 | return r; | |
2478 | ||
660a5d51 | 2479 | for (i = 0; i < 6; i++) { |
b10d92a5 | 2480 | r = rsm_load_seg_64(ctxt, smbase, i); |
660a5d51 PB |
2481 | if (r != X86EMUL_CONTINUE) |
2482 | return r; | |
2483 | } | |
2484 | ||
b10d92a5 | 2485 | return X86EMUL_CONTINUE; |
660a5d51 PB |
2486 | } |
2487 | ||
64d60670 PB |
2488 | static int em_rsm(struct x86_emulate_ctxt *ctxt) |
2489 | { | |
660a5d51 PB |
2490 | unsigned long cr0, cr4, efer; |
2491 | u64 smbase; | |
2492 | int ret; | |
2493 | ||
64d60670 PB |
2494 | if ((ctxt->emul_flags & X86EMUL_SMM_MASK) == 0) |
2495 | return emulate_ud(ctxt); | |
2496 | ||
660a5d51 PB |
2497 | /* |
2498 | * Get back to real mode, to prepare a safe state in which to load | |
89651a3d PB |
2499 | * CR0/CR3/CR4/EFER. It's all a bit more complicated if the vCPU |
2500 | * supports long mode. | |
660a5d51 | 2501 | */ |
89651a3d PB |
2502 | cr4 = ctxt->ops->get_cr(ctxt, 4); |
2503 | if (emulator_has_longmode(ctxt)) { | |
2504 | struct desc_struct cs_desc; | |
2505 | ||
2506 | /* Zero CR4.PCIDE before CR0.PG. */ | |
2507 | if (cr4 & X86_CR4_PCIDE) { | |
2508 | ctxt->ops->set_cr(ctxt, 4, cr4 & ~X86_CR4_PCIDE); | |
2509 | cr4 &= ~X86_CR4_PCIDE; | |
2510 | } | |
2511 | ||
2512 | /* A 32-bit code segment is required to clear EFER.LMA. */ | |
2513 | memset(&cs_desc, 0, sizeof(cs_desc)); | |
2514 | cs_desc.type = 0xb; | |
2515 | cs_desc.s = cs_desc.g = cs_desc.p = 1; | |
2516 | ctxt->ops->set_segment(ctxt, 0, &cs_desc, 0, VCPU_SREG_CS); | |
2517 | } | |
2518 | ||
2519 | /* For the 64-bit case, this will clear EFER.LMA. */ | |
660a5d51 PB |
2520 | cr0 = ctxt->ops->get_cr(ctxt, 0); |
2521 | if (cr0 & X86_CR0_PE) | |
2522 | ctxt->ops->set_cr(ctxt, 0, cr0 & ~(X86_CR0_PG | X86_CR0_PE)); | |
89651a3d PB |
2523 | |
2524 | /* Now clear CR4.PAE (which must be done before clearing EFER.LME). */ | |
660a5d51 PB |
2525 | if (cr4 & X86_CR4_PAE) |
2526 | ctxt->ops->set_cr(ctxt, 4, cr4 & ~X86_CR4_PAE); | |
89651a3d PB |
2527 | |
2528 | /* And finally go back to 32-bit mode. */ | |
660a5d51 PB |
2529 | efer = 0; |
2530 | ctxt->ops->set_msr(ctxt, MSR_EFER, efer); | |
2531 | ||
2532 | smbase = ctxt->ops->get_smbase(ctxt); | |
2533 | if (emulator_has_longmode(ctxt)) | |
2534 | ret = rsm_load_state_64(ctxt, smbase + 0x8000); | |
2535 | else | |
2536 | ret = rsm_load_state_32(ctxt, smbase + 0x8000); | |
2537 | ||
2538 | if (ret != X86EMUL_CONTINUE) { | |
2539 | /* FIXME: should triple fault */ | |
2540 | return X86EMUL_UNHANDLEABLE; | |
2541 | } | |
2542 | ||
2543 | if ((ctxt->emul_flags & X86EMUL_SMM_INSIDE_NMI_MASK) == 0) | |
2544 | ctxt->ops->set_nmi_mask(ctxt, false); | |
2545 | ||
2546 | ctxt->emul_flags &= ~X86EMUL_SMM_INSIDE_NMI_MASK; | |
2547 | ctxt->emul_flags &= ~X86EMUL_SMM_MASK; | |
2548 | return X86EMUL_CONTINUE; | |
64d60670 PB |
2549 | } |
2550 | ||
7b105ca2 | 2551 | static void |
e66bb2cc | 2552 | setup_syscalls_segments(struct x86_emulate_ctxt *ctxt, |
7b105ca2 | 2553 | struct desc_struct *cs, struct desc_struct *ss) |
e66bb2cc | 2554 | { |
e66bb2cc | 2555 | cs->l = 0; /* will be adjusted later */ |
79168fd1 | 2556 | set_desc_base(cs, 0); /* flat segment */ |
e66bb2cc | 2557 | cs->g = 1; /* 4kb granularity */ |
79168fd1 | 2558 | set_desc_limit(cs, 0xfffff); /* 4GB limit */ |
e66bb2cc AP |
2559 | cs->type = 0x0b; /* Read, Execute, Accessed */ |
2560 | cs->s = 1; | |
2561 | cs->dpl = 0; /* will be adjusted later */ | |
79168fd1 GN |
2562 | cs->p = 1; |
2563 | cs->d = 1; | |
99245b50 | 2564 | cs->avl = 0; |
e66bb2cc | 2565 | |
79168fd1 GN |
2566 | set_desc_base(ss, 0); /* flat segment */ |
2567 | set_desc_limit(ss, 0xfffff); /* 4GB limit */ | |
e66bb2cc AP |
2568 | ss->g = 1; /* 4kb granularity */ |
2569 | ss->s = 1; | |
2570 | ss->type = 0x03; /* Read/Write, Accessed */ | |
79168fd1 | 2571 | ss->d = 1; /* 32bit stack segment */ |
e66bb2cc | 2572 | ss->dpl = 0; |
79168fd1 | 2573 | ss->p = 1; |
99245b50 GN |
2574 | ss->l = 0; |
2575 | ss->avl = 0; | |
e66bb2cc AP |
2576 | } |
2577 | ||
1a18a69b AK |
2578 | static bool vendor_intel(struct x86_emulate_ctxt *ctxt) |
2579 | { | |
2580 | u32 eax, ebx, ecx, edx; | |
2581 | ||
2582 | eax = ecx = 0; | |
0017f93a AK |
2583 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); |
2584 | return ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx | |
1a18a69b AK |
2585 | && ecx == X86EMUL_CPUID_VENDOR_GenuineIntel_ecx |
2586 | && edx == X86EMUL_CPUID_VENDOR_GenuineIntel_edx; | |
2587 | } | |
2588 | ||
c2226fc9 SB |
2589 | static bool em_syscall_is_enabled(struct x86_emulate_ctxt *ctxt) |
2590 | { | |
0225fb50 | 2591 | const struct x86_emulate_ops *ops = ctxt->ops; |
c2226fc9 SB |
2592 | u32 eax, ebx, ecx, edx; |
2593 | ||
2594 | /* | |
2595 | * syscall should always be enabled in longmode - so only become | |
2596 | * vendor specific (cpuid) if other modes are active... | |
2597 | */ | |
2598 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
2599 | return true; | |
2600 | ||
2601 | eax = 0x00000000; | |
2602 | ecx = 0x00000000; | |
0017f93a AK |
2603 | ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); |
2604 | /* | |
2605 | * Intel ("GenuineIntel") | |
2606 | * remark: Intel CPUs only support "syscall" in 64bit | |
2607 | * longmode. Also an 64bit guest with a | |
2608 | * 32bit compat-app running will #UD !! While this | |
2609 | * behaviour can be fixed (by emulating) into AMD | |
2610 | * response - CPUs of AMD can't behave like Intel. | |
2611 | */ | |
2612 | if (ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx && | |
2613 | ecx == X86EMUL_CPUID_VENDOR_GenuineIntel_ecx && | |
2614 | edx == X86EMUL_CPUID_VENDOR_GenuineIntel_edx) | |
2615 | return false; | |
2616 | ||
2617 | /* AMD ("AuthenticAMD") */ | |
2618 | if (ebx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ebx && | |
2619 | ecx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ecx && | |
2620 | edx == X86EMUL_CPUID_VENDOR_AuthenticAMD_edx) | |
2621 | return true; | |
2622 | ||
2623 | /* AMD ("AMDisbetter!") */ | |
2624 | if (ebx == X86EMUL_CPUID_VENDOR_AMDisbetterI_ebx && | |
2625 | ecx == X86EMUL_CPUID_VENDOR_AMDisbetterI_ecx && | |
2626 | edx == X86EMUL_CPUID_VENDOR_AMDisbetterI_edx) | |
2627 | return true; | |
c2226fc9 SB |
2628 | |
2629 | /* default: (not Intel, not AMD), apply Intel's stricter rules... */ | |
2630 | return false; | |
2631 | } | |
2632 | ||
e01991e7 | 2633 | static int em_syscall(struct x86_emulate_ctxt *ctxt) |
e66bb2cc | 2634 | { |
0225fb50 | 2635 | const struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2636 | struct desc_struct cs, ss; |
e66bb2cc | 2637 | u64 msr_data; |
79168fd1 | 2638 | u16 cs_sel, ss_sel; |
c2ad2bb3 | 2639 | u64 efer = 0; |
e66bb2cc AP |
2640 | |
2641 | /* syscall is not available in real mode */ | |
2e901c4c | 2642 | if (ctxt->mode == X86EMUL_MODE_REAL || |
35d3d4a1 AK |
2643 | ctxt->mode == X86EMUL_MODE_VM86) |
2644 | return emulate_ud(ctxt); | |
e66bb2cc | 2645 | |
c2226fc9 SB |
2646 | if (!(em_syscall_is_enabled(ctxt))) |
2647 | return emulate_ud(ctxt); | |
2648 | ||
c2ad2bb3 | 2649 | ops->get_msr(ctxt, MSR_EFER, &efer); |
7b105ca2 | 2650 | setup_syscalls_segments(ctxt, &cs, &ss); |
e66bb2cc | 2651 | |
c2226fc9 SB |
2652 | if (!(efer & EFER_SCE)) |
2653 | return emulate_ud(ctxt); | |
2654 | ||
717746e3 | 2655 | ops->get_msr(ctxt, MSR_STAR, &msr_data); |
e66bb2cc | 2656 | msr_data >>= 32; |
79168fd1 GN |
2657 | cs_sel = (u16)(msr_data & 0xfffc); |
2658 | ss_sel = (u16)(msr_data + 8); | |
e66bb2cc | 2659 | |
c2ad2bb3 | 2660 | if (efer & EFER_LMA) { |
79168fd1 | 2661 | cs.d = 0; |
e66bb2cc AP |
2662 | cs.l = 1; |
2663 | } | |
1aa36616 AK |
2664 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2665 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
e66bb2cc | 2666 | |
dd856efa | 2667 | *reg_write(ctxt, VCPU_REGS_RCX) = ctxt->_eip; |
c2ad2bb3 | 2668 | if (efer & EFER_LMA) { |
e66bb2cc | 2669 | #ifdef CONFIG_X86_64 |
6c6cb69b | 2670 | *reg_write(ctxt, VCPU_REGS_R11) = ctxt->eflags; |
e66bb2cc | 2671 | |
717746e3 | 2672 | ops->get_msr(ctxt, |
3fb1b5db GN |
2673 | ctxt->mode == X86EMUL_MODE_PROT64 ? |
2674 | MSR_LSTAR : MSR_CSTAR, &msr_data); | |
9dac77fa | 2675 | ctxt->_eip = msr_data; |
e66bb2cc | 2676 | |
717746e3 | 2677 | ops->get_msr(ctxt, MSR_SYSCALL_MASK, &msr_data); |
6c6cb69b | 2678 | ctxt->eflags &= ~msr_data; |
35fd68a3 | 2679 | ctxt->eflags |= X86_EFLAGS_FIXED; |
e66bb2cc AP |
2680 | #endif |
2681 | } else { | |
2682 | /* legacy mode */ | |
717746e3 | 2683 | ops->get_msr(ctxt, MSR_STAR, &msr_data); |
9dac77fa | 2684 | ctxt->_eip = (u32)msr_data; |
e66bb2cc | 2685 | |
0efb0440 | 2686 | ctxt->eflags &= ~(X86_EFLAGS_VM | X86_EFLAGS_IF); |
e66bb2cc AP |
2687 | } |
2688 | ||
e54cfa97 | 2689 | return X86EMUL_CONTINUE; |
e66bb2cc AP |
2690 | } |
2691 | ||
e01991e7 | 2692 | static int em_sysenter(struct x86_emulate_ctxt *ctxt) |
8c604352 | 2693 | { |
0225fb50 | 2694 | const struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2695 | struct desc_struct cs, ss; |
8c604352 | 2696 | u64 msr_data; |
79168fd1 | 2697 | u16 cs_sel, ss_sel; |
c2ad2bb3 | 2698 | u64 efer = 0; |
8c604352 | 2699 | |
7b105ca2 | 2700 | ops->get_msr(ctxt, MSR_EFER, &efer); |
a0044755 | 2701 | /* inject #GP if in real mode */ |
35d3d4a1 AK |
2702 | if (ctxt->mode == X86EMUL_MODE_REAL) |
2703 | return emulate_gp(ctxt, 0); | |
8c604352 | 2704 | |
1a18a69b AK |
2705 | /* |
2706 | * Not recognized on AMD in compat mode (but is recognized in legacy | |
2707 | * mode). | |
2708 | */ | |
f3747379 | 2709 | if ((ctxt->mode != X86EMUL_MODE_PROT64) && (efer & EFER_LMA) |
1a18a69b AK |
2710 | && !vendor_intel(ctxt)) |
2711 | return emulate_ud(ctxt); | |
2712 | ||
b2c9d43e | 2713 | /* sysenter/sysexit have not been tested in 64bit mode. */ |
35d3d4a1 | 2714 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
b2c9d43e | 2715 | return X86EMUL_UNHANDLEABLE; |
8c604352 | 2716 | |
7b105ca2 | 2717 | setup_syscalls_segments(ctxt, &cs, &ss); |
8c604352 | 2718 | |
717746e3 | 2719 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data); |
f3747379 NA |
2720 | if ((msr_data & 0xfffc) == 0x0) |
2721 | return emulate_gp(ctxt, 0); | |
8c604352 | 2722 | |
0efb0440 | 2723 | ctxt->eflags &= ~(X86_EFLAGS_VM | X86_EFLAGS_IF); |
b32a9918 | 2724 | cs_sel = (u16)msr_data & ~SEGMENT_RPL_MASK; |
79168fd1 | 2725 | ss_sel = cs_sel + 8; |
f3747379 | 2726 | if (efer & EFER_LMA) { |
79168fd1 | 2727 | cs.d = 0; |
8c604352 AP |
2728 | cs.l = 1; |
2729 | } | |
2730 | ||
1aa36616 AK |
2731 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2732 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
8c604352 | 2733 | |
717746e3 | 2734 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data); |
f3747379 | 2735 | ctxt->_eip = (efer & EFER_LMA) ? msr_data : (u32)msr_data; |
8c604352 | 2736 | |
717746e3 | 2737 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data); |
f3747379 NA |
2738 | *reg_write(ctxt, VCPU_REGS_RSP) = (efer & EFER_LMA) ? msr_data : |
2739 | (u32)msr_data; | |
8c604352 | 2740 | |
e54cfa97 | 2741 | return X86EMUL_CONTINUE; |
8c604352 AP |
2742 | } |
2743 | ||
e01991e7 | 2744 | static int em_sysexit(struct x86_emulate_ctxt *ctxt) |
4668f050 | 2745 | { |
0225fb50 | 2746 | const struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2747 | struct desc_struct cs, ss; |
234f3ce4 | 2748 | u64 msr_data, rcx, rdx; |
4668f050 | 2749 | int usermode; |
1249b96e | 2750 | u16 cs_sel = 0, ss_sel = 0; |
4668f050 | 2751 | |
a0044755 GN |
2752 | /* inject #GP if in real mode or Virtual 8086 mode */ |
2753 | if (ctxt->mode == X86EMUL_MODE_REAL || | |
35d3d4a1 AK |
2754 | ctxt->mode == X86EMUL_MODE_VM86) |
2755 | return emulate_gp(ctxt, 0); | |
4668f050 | 2756 | |
7b105ca2 | 2757 | setup_syscalls_segments(ctxt, &cs, &ss); |
4668f050 | 2758 | |
9dac77fa | 2759 | if ((ctxt->rex_prefix & 0x8) != 0x0) |
4668f050 AP |
2760 | usermode = X86EMUL_MODE_PROT64; |
2761 | else | |
2762 | usermode = X86EMUL_MODE_PROT32; | |
2763 | ||
234f3ce4 NA |
2764 | rcx = reg_read(ctxt, VCPU_REGS_RCX); |
2765 | rdx = reg_read(ctxt, VCPU_REGS_RDX); | |
2766 | ||
4668f050 AP |
2767 | cs.dpl = 3; |
2768 | ss.dpl = 3; | |
717746e3 | 2769 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data); |
4668f050 AP |
2770 | switch (usermode) { |
2771 | case X86EMUL_MODE_PROT32: | |
79168fd1 | 2772 | cs_sel = (u16)(msr_data + 16); |
35d3d4a1 AK |
2773 | if ((msr_data & 0xfffc) == 0x0) |
2774 | return emulate_gp(ctxt, 0); | |
79168fd1 | 2775 | ss_sel = (u16)(msr_data + 24); |
bf0b682c NA |
2776 | rcx = (u32)rcx; |
2777 | rdx = (u32)rdx; | |
4668f050 AP |
2778 | break; |
2779 | case X86EMUL_MODE_PROT64: | |
79168fd1 | 2780 | cs_sel = (u16)(msr_data + 32); |
35d3d4a1 AK |
2781 | if (msr_data == 0x0) |
2782 | return emulate_gp(ctxt, 0); | |
79168fd1 GN |
2783 | ss_sel = cs_sel + 8; |
2784 | cs.d = 0; | |
4668f050 | 2785 | cs.l = 1; |
234f3ce4 NA |
2786 | if (is_noncanonical_address(rcx) || |
2787 | is_noncanonical_address(rdx)) | |
2788 | return emulate_gp(ctxt, 0); | |
4668f050 AP |
2789 | break; |
2790 | } | |
b32a9918 NA |
2791 | cs_sel |= SEGMENT_RPL_MASK; |
2792 | ss_sel |= SEGMENT_RPL_MASK; | |
4668f050 | 2793 | |
1aa36616 AK |
2794 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2795 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
4668f050 | 2796 | |
234f3ce4 NA |
2797 | ctxt->_eip = rdx; |
2798 | *reg_write(ctxt, VCPU_REGS_RSP) = rcx; | |
4668f050 | 2799 | |
e54cfa97 | 2800 | return X86EMUL_CONTINUE; |
4668f050 AP |
2801 | } |
2802 | ||
7b105ca2 | 2803 | static bool emulator_bad_iopl(struct x86_emulate_ctxt *ctxt) |
f850e2e6 GN |
2804 | { |
2805 | int iopl; | |
2806 | if (ctxt->mode == X86EMUL_MODE_REAL) | |
2807 | return false; | |
2808 | if (ctxt->mode == X86EMUL_MODE_VM86) | |
2809 | return true; | |
0efb0440 | 2810 | iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> X86_EFLAGS_IOPL_BIT; |
7b105ca2 | 2811 | return ctxt->ops->cpl(ctxt) > iopl; |
f850e2e6 GN |
2812 | } |
2813 | ||
2814 | static bool emulator_io_port_access_allowed(struct x86_emulate_ctxt *ctxt, | |
f850e2e6 GN |
2815 | u16 port, u16 len) |
2816 | { | |
0225fb50 | 2817 | const struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2818 | struct desc_struct tr_seg; |
5601d05b | 2819 | u32 base3; |
f850e2e6 | 2820 | int r; |
1aa36616 | 2821 | u16 tr, io_bitmap_ptr, perm, bit_idx = port & 0x7; |
f850e2e6 | 2822 | unsigned mask = (1 << len) - 1; |
5601d05b | 2823 | unsigned long base; |
f850e2e6 | 2824 | |
1aa36616 | 2825 | ops->get_segment(ctxt, &tr, &tr_seg, &base3, VCPU_SREG_TR); |
79168fd1 | 2826 | if (!tr_seg.p) |
f850e2e6 | 2827 | return false; |
79168fd1 | 2828 | if (desc_limit_scaled(&tr_seg) < 103) |
f850e2e6 | 2829 | return false; |
5601d05b GN |
2830 | base = get_desc_base(&tr_seg); |
2831 | #ifdef CONFIG_X86_64 | |
2832 | base |= ((u64)base3) << 32; | |
2833 | #endif | |
0f65dd70 | 2834 | r = ops->read_std(ctxt, base + 102, &io_bitmap_ptr, 2, NULL); |
f850e2e6 GN |
2835 | if (r != X86EMUL_CONTINUE) |
2836 | return false; | |
79168fd1 | 2837 | if (io_bitmap_ptr + port/8 > desc_limit_scaled(&tr_seg)) |
f850e2e6 | 2838 | return false; |
0f65dd70 | 2839 | r = ops->read_std(ctxt, base + io_bitmap_ptr + port/8, &perm, 2, NULL); |
f850e2e6 GN |
2840 | if (r != X86EMUL_CONTINUE) |
2841 | return false; | |
2842 | if ((perm >> bit_idx) & mask) | |
2843 | return false; | |
2844 | return true; | |
2845 | } | |
2846 | ||
2847 | static bool emulator_io_permited(struct x86_emulate_ctxt *ctxt, | |
f850e2e6 GN |
2848 | u16 port, u16 len) |
2849 | { | |
4fc40f07 GN |
2850 | if (ctxt->perm_ok) |
2851 | return true; | |
2852 | ||
7b105ca2 TY |
2853 | if (emulator_bad_iopl(ctxt)) |
2854 | if (!emulator_io_port_access_allowed(ctxt, port, len)) | |
f850e2e6 | 2855 | return false; |
4fc40f07 GN |
2856 | |
2857 | ctxt->perm_ok = true; | |
2858 | ||
f850e2e6 GN |
2859 | return true; |
2860 | } | |
2861 | ||
428e3d08 NA |
2862 | static void string_registers_quirk(struct x86_emulate_ctxt *ctxt) |
2863 | { | |
2864 | /* | |
2865 | * Intel CPUs mask the counter and pointers in quite strange | |
2866 | * manner when ECX is zero due to REP-string optimizations. | |
2867 | */ | |
2868 | #ifdef CONFIG_X86_64 | |
2869 | if (ctxt->ad_bytes != 4 || !vendor_intel(ctxt)) | |
2870 | return; | |
2871 | ||
2872 | *reg_write(ctxt, VCPU_REGS_RCX) = 0; | |
2873 | ||
2874 | switch (ctxt->b) { | |
2875 | case 0xa4: /* movsb */ | |
2876 | case 0xa5: /* movsd/w */ | |
2877 | *reg_rmw(ctxt, VCPU_REGS_RSI) &= (u32)-1; | |
2878 | /* fall through */ | |
2879 | case 0xaa: /* stosb */ | |
2880 | case 0xab: /* stosd/w */ | |
2881 | *reg_rmw(ctxt, VCPU_REGS_RDI) &= (u32)-1; | |
2882 | } | |
2883 | #endif | |
2884 | } | |
2885 | ||
38ba30ba | 2886 | static void save_state_to_tss16(struct x86_emulate_ctxt *ctxt, |
38ba30ba GN |
2887 | struct tss_segment_16 *tss) |
2888 | { | |
9dac77fa | 2889 | tss->ip = ctxt->_eip; |
38ba30ba | 2890 | tss->flag = ctxt->eflags; |
dd856efa AK |
2891 | tss->ax = reg_read(ctxt, VCPU_REGS_RAX); |
2892 | tss->cx = reg_read(ctxt, VCPU_REGS_RCX); | |
2893 | tss->dx = reg_read(ctxt, VCPU_REGS_RDX); | |
2894 | tss->bx = reg_read(ctxt, VCPU_REGS_RBX); | |
2895 | tss->sp = reg_read(ctxt, VCPU_REGS_RSP); | |
2896 | tss->bp = reg_read(ctxt, VCPU_REGS_RBP); | |
2897 | tss->si = reg_read(ctxt, VCPU_REGS_RSI); | |
2898 | tss->di = reg_read(ctxt, VCPU_REGS_RDI); | |
38ba30ba | 2899 | |
1aa36616 AK |
2900 | tss->es = get_segment_selector(ctxt, VCPU_SREG_ES); |
2901 | tss->cs = get_segment_selector(ctxt, VCPU_SREG_CS); | |
2902 | tss->ss = get_segment_selector(ctxt, VCPU_SREG_SS); | |
2903 | tss->ds = get_segment_selector(ctxt, VCPU_SREG_DS); | |
2904 | tss->ldt = get_segment_selector(ctxt, VCPU_SREG_LDTR); | |
38ba30ba GN |
2905 | } |
2906 | ||
2907 | static int load_state_from_tss16(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2908 | struct tss_segment_16 *tss) |
2909 | { | |
38ba30ba | 2910 | int ret; |
2356aaeb | 2911 | u8 cpl; |
38ba30ba | 2912 | |
9dac77fa | 2913 | ctxt->_eip = tss->ip; |
38ba30ba | 2914 | ctxt->eflags = tss->flag | 2; |
dd856efa AK |
2915 | *reg_write(ctxt, VCPU_REGS_RAX) = tss->ax; |
2916 | *reg_write(ctxt, VCPU_REGS_RCX) = tss->cx; | |
2917 | *reg_write(ctxt, VCPU_REGS_RDX) = tss->dx; | |
2918 | *reg_write(ctxt, VCPU_REGS_RBX) = tss->bx; | |
2919 | *reg_write(ctxt, VCPU_REGS_RSP) = tss->sp; | |
2920 | *reg_write(ctxt, VCPU_REGS_RBP) = tss->bp; | |
2921 | *reg_write(ctxt, VCPU_REGS_RSI) = tss->si; | |
2922 | *reg_write(ctxt, VCPU_REGS_RDI) = tss->di; | |
38ba30ba GN |
2923 | |
2924 | /* | |
2925 | * SDM says that segment selectors are loaded before segment | |
2926 | * descriptors | |
2927 | */ | |
1aa36616 AK |
2928 | set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR); |
2929 | set_segment_selector(ctxt, tss->es, VCPU_SREG_ES); | |
2930 | set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS); | |
2931 | set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS); | |
2932 | set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS); | |
38ba30ba | 2933 | |
2356aaeb PB |
2934 | cpl = tss->cs & 3; |
2935 | ||
38ba30ba | 2936 | /* |
fc058680 | 2937 | * Now load segment descriptors. If fault happens at this stage |
38ba30ba GN |
2938 | * it is handled in a context of new task |
2939 | */ | |
d1442d85 | 2940 | ret = __load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl, |
3dc4bc4f | 2941 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
2942 | if (ret != X86EMUL_CONTINUE) |
2943 | return ret; | |
d1442d85 | 2944 | ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, |
3dc4bc4f | 2945 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
2946 | if (ret != X86EMUL_CONTINUE) |
2947 | return ret; | |
d1442d85 | 2948 | ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, |
3dc4bc4f | 2949 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
2950 | if (ret != X86EMUL_CONTINUE) |
2951 | return ret; | |
d1442d85 | 2952 | ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, |
3dc4bc4f | 2953 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
2954 | if (ret != X86EMUL_CONTINUE) |
2955 | return ret; | |
d1442d85 | 2956 | ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, |
3dc4bc4f | 2957 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
2958 | if (ret != X86EMUL_CONTINUE) |
2959 | return ret; | |
2960 | ||
2961 | return X86EMUL_CONTINUE; | |
2962 | } | |
2963 | ||
2964 | static int task_switch_16(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2965 | u16 tss_selector, u16 old_tss_sel, |
2966 | ulong old_tss_base, struct desc_struct *new_desc) | |
2967 | { | |
0225fb50 | 2968 | const struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
2969 | struct tss_segment_16 tss_seg; |
2970 | int ret; | |
bcc55cba | 2971 | u32 new_tss_base = get_desc_base(new_desc); |
38ba30ba | 2972 | |
0f65dd70 | 2973 | ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2974 | &ctxt->exception); |
db297e3d | 2975 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2976 | return ret; |
38ba30ba | 2977 | |
7b105ca2 | 2978 | save_state_to_tss16(ctxt, &tss_seg); |
38ba30ba | 2979 | |
0f65dd70 | 2980 | ret = ops->write_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2981 | &ctxt->exception); |
db297e3d | 2982 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2983 | return ret; |
38ba30ba | 2984 | |
0f65dd70 | 2985 | ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2986 | &ctxt->exception); |
db297e3d | 2987 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2988 | return ret; |
38ba30ba GN |
2989 | |
2990 | if (old_tss_sel != 0xffff) { | |
2991 | tss_seg.prev_task_link = old_tss_sel; | |
2992 | ||
0f65dd70 | 2993 | ret = ops->write_std(ctxt, new_tss_base, |
38ba30ba GN |
2994 | &tss_seg.prev_task_link, |
2995 | sizeof tss_seg.prev_task_link, | |
0f65dd70 | 2996 | &ctxt->exception); |
db297e3d | 2997 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2998 | return ret; |
38ba30ba GN |
2999 | } |
3000 | ||
7b105ca2 | 3001 | return load_state_from_tss16(ctxt, &tss_seg); |
38ba30ba GN |
3002 | } |
3003 | ||
3004 | static void save_state_to_tss32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
3005 | struct tss_segment_32 *tss) |
3006 | { | |
5c7411e2 | 3007 | /* CR3 and ldt selector are not saved intentionally */ |
9dac77fa | 3008 | tss->eip = ctxt->_eip; |
38ba30ba | 3009 | tss->eflags = ctxt->eflags; |
dd856efa AK |
3010 | tss->eax = reg_read(ctxt, VCPU_REGS_RAX); |
3011 | tss->ecx = reg_read(ctxt, VCPU_REGS_RCX); | |
3012 | tss->edx = reg_read(ctxt, VCPU_REGS_RDX); | |
3013 | tss->ebx = reg_read(ctxt, VCPU_REGS_RBX); | |
3014 | tss->esp = reg_read(ctxt, VCPU_REGS_RSP); | |
3015 | tss->ebp = reg_read(ctxt, VCPU_REGS_RBP); | |
3016 | tss->esi = reg_read(ctxt, VCPU_REGS_RSI); | |
3017 | tss->edi = reg_read(ctxt, VCPU_REGS_RDI); | |
38ba30ba | 3018 | |
1aa36616 AK |
3019 | tss->es = get_segment_selector(ctxt, VCPU_SREG_ES); |
3020 | tss->cs = get_segment_selector(ctxt, VCPU_SREG_CS); | |
3021 | tss->ss = get_segment_selector(ctxt, VCPU_SREG_SS); | |
3022 | tss->ds = get_segment_selector(ctxt, VCPU_SREG_DS); | |
3023 | tss->fs = get_segment_selector(ctxt, VCPU_SREG_FS); | |
3024 | tss->gs = get_segment_selector(ctxt, VCPU_SREG_GS); | |
38ba30ba GN |
3025 | } |
3026 | ||
3027 | static int load_state_from_tss32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
3028 | struct tss_segment_32 *tss) |
3029 | { | |
38ba30ba | 3030 | int ret; |
2356aaeb | 3031 | u8 cpl; |
38ba30ba | 3032 | |
7b105ca2 | 3033 | if (ctxt->ops->set_cr(ctxt, 3, tss->cr3)) |
35d3d4a1 | 3034 | return emulate_gp(ctxt, 0); |
9dac77fa | 3035 | ctxt->_eip = tss->eip; |
38ba30ba | 3036 | ctxt->eflags = tss->eflags | 2; |
4cee4798 KW |
3037 | |
3038 | /* General purpose registers */ | |
dd856efa AK |
3039 | *reg_write(ctxt, VCPU_REGS_RAX) = tss->eax; |
3040 | *reg_write(ctxt, VCPU_REGS_RCX) = tss->ecx; | |
3041 | *reg_write(ctxt, VCPU_REGS_RDX) = tss->edx; | |
3042 | *reg_write(ctxt, VCPU_REGS_RBX) = tss->ebx; | |
3043 | *reg_write(ctxt, VCPU_REGS_RSP) = tss->esp; | |
3044 | *reg_write(ctxt, VCPU_REGS_RBP) = tss->ebp; | |
3045 | *reg_write(ctxt, VCPU_REGS_RSI) = tss->esi; | |
3046 | *reg_write(ctxt, VCPU_REGS_RDI) = tss->edi; | |
38ba30ba GN |
3047 | |
3048 | /* | |
3049 | * SDM says that segment selectors are loaded before segment | |
2356aaeb PB |
3050 | * descriptors. This is important because CPL checks will |
3051 | * use CS.RPL. | |
38ba30ba | 3052 | */ |
1aa36616 AK |
3053 | set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR); |
3054 | set_segment_selector(ctxt, tss->es, VCPU_SREG_ES); | |
3055 | set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS); | |
3056 | set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS); | |
3057 | set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS); | |
3058 | set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS); | |
3059 | set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS); | |
38ba30ba | 3060 | |
4cee4798 KW |
3061 | /* |
3062 | * If we're switching between Protected Mode and VM86, we need to make | |
3063 | * sure to update the mode before loading the segment descriptors so | |
3064 | * that the selectors are interpreted correctly. | |
4cee4798 | 3065 | */ |
2356aaeb | 3066 | if (ctxt->eflags & X86_EFLAGS_VM) { |
4cee4798 | 3067 | ctxt->mode = X86EMUL_MODE_VM86; |
2356aaeb PB |
3068 | cpl = 3; |
3069 | } else { | |
4cee4798 | 3070 | ctxt->mode = X86EMUL_MODE_PROT32; |
2356aaeb PB |
3071 | cpl = tss->cs & 3; |
3072 | } | |
4cee4798 | 3073 | |
38ba30ba GN |
3074 | /* |
3075 | * Now load segment descriptors. If fault happenes at this stage | |
3076 | * it is handled in a context of new task | |
3077 | */ | |
d1442d85 | 3078 | ret = __load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR, |
3dc4bc4f | 3079 | cpl, X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
3080 | if (ret != X86EMUL_CONTINUE) |
3081 | return ret; | |
d1442d85 | 3082 | ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, |
3dc4bc4f | 3083 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
3084 | if (ret != X86EMUL_CONTINUE) |
3085 | return ret; | |
d1442d85 | 3086 | ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, |
3dc4bc4f | 3087 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
3088 | if (ret != X86EMUL_CONTINUE) |
3089 | return ret; | |
d1442d85 | 3090 | ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, |
3dc4bc4f | 3091 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
3092 | if (ret != X86EMUL_CONTINUE) |
3093 | return ret; | |
d1442d85 | 3094 | ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, |
3dc4bc4f | 3095 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
3096 | if (ret != X86EMUL_CONTINUE) |
3097 | return ret; | |
d1442d85 | 3098 | ret = __load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl, |
3dc4bc4f | 3099 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba GN |
3100 | if (ret != X86EMUL_CONTINUE) |
3101 | return ret; | |
d1442d85 | 3102 | ret = __load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl, |
3dc4bc4f | 3103 | X86_TRANSFER_TASK_SWITCH, NULL); |
38ba30ba | 3104 | |
2f729b10 | 3105 | return ret; |
38ba30ba GN |
3106 | } |
3107 | ||
3108 | static int task_switch_32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
3109 | u16 tss_selector, u16 old_tss_sel, |
3110 | ulong old_tss_base, struct desc_struct *new_desc) | |
3111 | { | |
0225fb50 | 3112 | const struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
3113 | struct tss_segment_32 tss_seg; |
3114 | int ret; | |
bcc55cba | 3115 | u32 new_tss_base = get_desc_base(new_desc); |
5c7411e2 NA |
3116 | u32 eip_offset = offsetof(struct tss_segment_32, eip); |
3117 | u32 ldt_sel_offset = offsetof(struct tss_segment_32, ldt_selector); | |
38ba30ba | 3118 | |
0f65dd70 | 3119 | ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 3120 | &ctxt->exception); |
db297e3d | 3121 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 3122 | return ret; |
38ba30ba | 3123 | |
7b105ca2 | 3124 | save_state_to_tss32(ctxt, &tss_seg); |
38ba30ba | 3125 | |
5c7411e2 NA |
3126 | /* Only GP registers and segment selectors are saved */ |
3127 | ret = ops->write_std(ctxt, old_tss_base + eip_offset, &tss_seg.eip, | |
3128 | ldt_sel_offset - eip_offset, &ctxt->exception); | |
db297e3d | 3129 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 3130 | return ret; |
38ba30ba | 3131 | |
0f65dd70 | 3132 | ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 3133 | &ctxt->exception); |
db297e3d | 3134 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 3135 | return ret; |
38ba30ba GN |
3136 | |
3137 | if (old_tss_sel != 0xffff) { | |
3138 | tss_seg.prev_task_link = old_tss_sel; | |
3139 | ||
0f65dd70 | 3140 | ret = ops->write_std(ctxt, new_tss_base, |
38ba30ba GN |
3141 | &tss_seg.prev_task_link, |
3142 | sizeof tss_seg.prev_task_link, | |
0f65dd70 | 3143 | &ctxt->exception); |
db297e3d | 3144 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 3145 | return ret; |
38ba30ba GN |
3146 | } |
3147 | ||
7b105ca2 | 3148 | return load_state_from_tss32(ctxt, &tss_seg); |
38ba30ba GN |
3149 | } |
3150 | ||
3151 | static int emulator_do_task_switch(struct x86_emulate_ctxt *ctxt, | |
7f3d35fd | 3152 | u16 tss_selector, int idt_index, int reason, |
e269fb21 | 3153 | bool has_error_code, u32 error_code) |
38ba30ba | 3154 | { |
0225fb50 | 3155 | const struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
3156 | struct desc_struct curr_tss_desc, next_tss_desc; |
3157 | int ret; | |
1aa36616 | 3158 | u16 old_tss_sel = get_segment_selector(ctxt, VCPU_SREG_TR); |
38ba30ba | 3159 | ulong old_tss_base = |
4bff1e86 | 3160 | ops->get_cached_segment_base(ctxt, VCPU_SREG_TR); |
ceffb459 | 3161 | u32 desc_limit; |
3db176d5 | 3162 | ulong desc_addr, dr7; |
38ba30ba GN |
3163 | |
3164 | /* FIXME: old_tss_base == ~0 ? */ | |
3165 | ||
e919464b | 3166 | ret = read_segment_descriptor(ctxt, tss_selector, &next_tss_desc, &desc_addr); |
38ba30ba GN |
3167 | if (ret != X86EMUL_CONTINUE) |
3168 | return ret; | |
e919464b | 3169 | ret = read_segment_descriptor(ctxt, old_tss_sel, &curr_tss_desc, &desc_addr); |
38ba30ba GN |
3170 | if (ret != X86EMUL_CONTINUE) |
3171 | return ret; | |
3172 | ||
3173 | /* FIXME: check that next_tss_desc is tss */ | |
3174 | ||
7f3d35fd KW |
3175 | /* |
3176 | * Check privileges. The three cases are task switch caused by... | |
3177 | * | |
3178 | * 1. jmp/call/int to task gate: Check against DPL of the task gate | |
3179 | * 2. Exception/IRQ/iret: No check is performed | |
2c2ca2d1 NA |
3180 | * 3. jmp/call to TSS/task-gate: No check is performed since the |
3181 | * hardware checks it before exiting. | |
7f3d35fd KW |
3182 | */ |
3183 | if (reason == TASK_SWITCH_GATE) { | |
3184 | if (idt_index != -1) { | |
3185 | /* Software interrupts */ | |
3186 | struct desc_struct task_gate_desc; | |
3187 | int dpl; | |
3188 | ||
3189 | ret = read_interrupt_descriptor(ctxt, idt_index, | |
3190 | &task_gate_desc); | |
3191 | if (ret != X86EMUL_CONTINUE) | |
3192 | return ret; | |
3193 | ||
3194 | dpl = task_gate_desc.dpl; | |
3195 | if ((tss_selector & 3) > dpl || ops->cpl(ctxt) > dpl) | |
3196 | return emulate_gp(ctxt, (idt_index << 3) | 0x2); | |
3197 | } | |
38ba30ba GN |
3198 | } |
3199 | ||
ceffb459 GN |
3200 | desc_limit = desc_limit_scaled(&next_tss_desc); |
3201 | if (!next_tss_desc.p || | |
3202 | ((desc_limit < 0x67 && (next_tss_desc.type & 8)) || | |
3203 | desc_limit < 0x2b)) { | |
592f0858 | 3204 | return emulate_ts(ctxt, tss_selector & 0xfffc); |
38ba30ba GN |
3205 | } |
3206 | ||
3207 | if (reason == TASK_SWITCH_IRET || reason == TASK_SWITCH_JMP) { | |
3208 | curr_tss_desc.type &= ~(1 << 1); /* clear busy flag */ | |
7b105ca2 | 3209 | write_segment_descriptor(ctxt, old_tss_sel, &curr_tss_desc); |
38ba30ba GN |
3210 | } |
3211 | ||
3212 | if (reason == TASK_SWITCH_IRET) | |
3213 | ctxt->eflags = ctxt->eflags & ~X86_EFLAGS_NT; | |
3214 | ||
3215 | /* set back link to prev task only if NT bit is set in eflags | |
fc058680 | 3216 | note that old_tss_sel is not used after this point */ |
38ba30ba GN |
3217 | if (reason != TASK_SWITCH_CALL && reason != TASK_SWITCH_GATE) |
3218 | old_tss_sel = 0xffff; | |
3219 | ||
3220 | if (next_tss_desc.type & 8) | |
7b105ca2 | 3221 | ret = task_switch_32(ctxt, tss_selector, old_tss_sel, |
38ba30ba GN |
3222 | old_tss_base, &next_tss_desc); |
3223 | else | |
7b105ca2 | 3224 | ret = task_switch_16(ctxt, tss_selector, old_tss_sel, |
38ba30ba | 3225 | old_tss_base, &next_tss_desc); |
0760d448 JK |
3226 | if (ret != X86EMUL_CONTINUE) |
3227 | return ret; | |
38ba30ba GN |
3228 | |
3229 | if (reason == TASK_SWITCH_CALL || reason == TASK_SWITCH_GATE) | |
3230 | ctxt->eflags = ctxt->eflags | X86_EFLAGS_NT; | |
3231 | ||
3232 | if (reason != TASK_SWITCH_IRET) { | |
3233 | next_tss_desc.type |= (1 << 1); /* set busy flag */ | |
7b105ca2 | 3234 | write_segment_descriptor(ctxt, tss_selector, &next_tss_desc); |
38ba30ba GN |
3235 | } |
3236 | ||
717746e3 | 3237 | ops->set_cr(ctxt, 0, ops->get_cr(ctxt, 0) | X86_CR0_TS); |
1aa36616 | 3238 | ops->set_segment(ctxt, tss_selector, &next_tss_desc, 0, VCPU_SREG_TR); |
38ba30ba | 3239 | |
e269fb21 | 3240 | if (has_error_code) { |
9dac77fa AK |
3241 | ctxt->op_bytes = ctxt->ad_bytes = (next_tss_desc.type & 8) ? 4 : 2; |
3242 | ctxt->lock_prefix = 0; | |
3243 | ctxt->src.val = (unsigned long) error_code; | |
4487b3b4 | 3244 | ret = em_push(ctxt); |
e269fb21 JK |
3245 | } |
3246 | ||
3db176d5 NA |
3247 | ops->get_dr(ctxt, 7, &dr7); |
3248 | ops->set_dr(ctxt, 7, dr7 & ~(DR_LOCAL_ENABLE_MASK | DR_LOCAL_SLOWDOWN)); | |
3249 | ||
38ba30ba GN |
3250 | return ret; |
3251 | } | |
3252 | ||
3253 | int emulator_task_switch(struct x86_emulate_ctxt *ctxt, | |
7f3d35fd | 3254 | u16 tss_selector, int idt_index, int reason, |
e269fb21 | 3255 | bool has_error_code, u32 error_code) |
38ba30ba | 3256 | { |
38ba30ba GN |
3257 | int rc; |
3258 | ||
dd856efa | 3259 | invalidate_registers(ctxt); |
9dac77fa AK |
3260 | ctxt->_eip = ctxt->eip; |
3261 | ctxt->dst.type = OP_NONE; | |
38ba30ba | 3262 | |
7f3d35fd | 3263 | rc = emulator_do_task_switch(ctxt, tss_selector, idt_index, reason, |
e269fb21 | 3264 | has_error_code, error_code); |
38ba30ba | 3265 | |
dd856efa | 3266 | if (rc == X86EMUL_CONTINUE) { |
9dac77fa | 3267 | ctxt->eip = ctxt->_eip; |
dd856efa AK |
3268 | writeback_registers(ctxt); |
3269 | } | |
38ba30ba | 3270 | |
a0c0ab2f | 3271 | return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK; |
38ba30ba GN |
3272 | } |
3273 | ||
f3bd64c6 GN |
3274 | static void string_addr_inc(struct x86_emulate_ctxt *ctxt, int reg, |
3275 | struct operand *op) | |
a682e354 | 3276 | { |
0efb0440 | 3277 | int df = (ctxt->eflags & X86_EFLAGS_DF) ? -op->count : op->count; |
a682e354 | 3278 | |
01485a22 PB |
3279 | register_address_increment(ctxt, reg, df * op->bytes); |
3280 | op->addr.mem.ea = register_address(ctxt, reg); | |
a682e354 GN |
3281 | } |
3282 | ||
7af04fc0 AK |
3283 | static int em_das(struct x86_emulate_ctxt *ctxt) |
3284 | { | |
7af04fc0 AK |
3285 | u8 al, old_al; |
3286 | bool af, cf, old_cf; | |
3287 | ||
3288 | cf = ctxt->eflags & X86_EFLAGS_CF; | |
9dac77fa | 3289 | al = ctxt->dst.val; |
7af04fc0 AK |
3290 | |
3291 | old_al = al; | |
3292 | old_cf = cf; | |
3293 | cf = false; | |
3294 | af = ctxt->eflags & X86_EFLAGS_AF; | |
3295 | if ((al & 0x0f) > 9 || af) { | |
3296 | al -= 6; | |
3297 | cf = old_cf | (al >= 250); | |
3298 | af = true; | |
3299 | } else { | |
3300 | af = false; | |
3301 | } | |
3302 | if (old_al > 0x99 || old_cf) { | |
3303 | al -= 0x60; | |
3304 | cf = true; | |
3305 | } | |
3306 | ||
9dac77fa | 3307 | ctxt->dst.val = al; |
7af04fc0 | 3308 | /* Set PF, ZF, SF */ |
9dac77fa AK |
3309 | ctxt->src.type = OP_IMM; |
3310 | ctxt->src.val = 0; | |
3311 | ctxt->src.bytes = 1; | |
158de57f | 3312 | fastop(ctxt, em_or); |
7af04fc0 AK |
3313 | ctxt->eflags &= ~(X86_EFLAGS_AF | X86_EFLAGS_CF); |
3314 | if (cf) | |
3315 | ctxt->eflags |= X86_EFLAGS_CF; | |
3316 | if (af) | |
3317 | ctxt->eflags |= X86_EFLAGS_AF; | |
3318 | return X86EMUL_CONTINUE; | |
3319 | } | |
3320 | ||
a035d5c6 PB |
3321 | static int em_aam(struct x86_emulate_ctxt *ctxt) |
3322 | { | |
3323 | u8 al, ah; | |
3324 | ||
3325 | if (ctxt->src.val == 0) | |
3326 | return emulate_de(ctxt); | |
3327 | ||
3328 | al = ctxt->dst.val & 0xff; | |
3329 | ah = al / ctxt->src.val; | |
3330 | al %= ctxt->src.val; | |
3331 | ||
3332 | ctxt->dst.val = (ctxt->dst.val & 0xffff0000) | al | (ah << 8); | |
3333 | ||
3334 | /* Set PF, ZF, SF */ | |
3335 | ctxt->src.type = OP_IMM; | |
3336 | ctxt->src.val = 0; | |
3337 | ctxt->src.bytes = 1; | |
3338 | fastop(ctxt, em_or); | |
3339 | ||
3340 | return X86EMUL_CONTINUE; | |
3341 | } | |
3342 | ||
7f662273 GN |
3343 | static int em_aad(struct x86_emulate_ctxt *ctxt) |
3344 | { | |
3345 | u8 al = ctxt->dst.val & 0xff; | |
3346 | u8 ah = (ctxt->dst.val >> 8) & 0xff; | |
3347 | ||
3348 | al = (al + (ah * ctxt->src.val)) & 0xff; | |
3349 | ||
3350 | ctxt->dst.val = (ctxt->dst.val & 0xffff0000) | al; | |
3351 | ||
f583c29b GN |
3352 | /* Set PF, ZF, SF */ |
3353 | ctxt->src.type = OP_IMM; | |
3354 | ctxt->src.val = 0; | |
3355 | ctxt->src.bytes = 1; | |
3356 | fastop(ctxt, em_or); | |
7f662273 GN |
3357 | |
3358 | return X86EMUL_CONTINUE; | |
3359 | } | |
3360 | ||
d4ddafcd TY |
3361 | static int em_call(struct x86_emulate_ctxt *ctxt) |
3362 | { | |
234f3ce4 | 3363 | int rc; |
d4ddafcd TY |
3364 | long rel = ctxt->src.val; |
3365 | ||
3366 | ctxt->src.val = (unsigned long)ctxt->_eip; | |
234f3ce4 NA |
3367 | rc = jmp_rel(ctxt, rel); |
3368 | if (rc != X86EMUL_CONTINUE) | |
3369 | return rc; | |
d4ddafcd TY |
3370 | return em_push(ctxt); |
3371 | } | |
3372 | ||
0ef753b8 AK |
3373 | static int em_call_far(struct x86_emulate_ctxt *ctxt) |
3374 | { | |
0ef753b8 AK |
3375 | u16 sel, old_cs; |
3376 | ulong old_eip; | |
3377 | int rc; | |
d1442d85 NA |
3378 | struct desc_struct old_desc, new_desc; |
3379 | const struct x86_emulate_ops *ops = ctxt->ops; | |
3380 | int cpl = ctxt->ops->cpl(ctxt); | |
82268083 | 3381 | enum x86emul_mode prev_mode = ctxt->mode; |
0ef753b8 | 3382 | |
9dac77fa | 3383 | old_eip = ctxt->_eip; |
d1442d85 | 3384 | ops->get_segment(ctxt, &old_cs, &old_desc, NULL, VCPU_SREG_CS); |
0ef753b8 | 3385 | |
9dac77fa | 3386 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
3dc4bc4f NA |
3387 | rc = __load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl, |
3388 | X86_TRANSFER_CALL_JMP, &new_desc); | |
d1442d85 | 3389 | if (rc != X86EMUL_CONTINUE) |
80976dbb | 3390 | return rc; |
0ef753b8 | 3391 | |
d50eaa18 | 3392 | rc = assign_eip_far(ctxt, ctxt->src.val, &new_desc); |
d1442d85 NA |
3393 | if (rc != X86EMUL_CONTINUE) |
3394 | goto fail; | |
0ef753b8 | 3395 | |
9dac77fa | 3396 | ctxt->src.val = old_cs; |
4487b3b4 | 3397 | rc = em_push(ctxt); |
0ef753b8 | 3398 | if (rc != X86EMUL_CONTINUE) |
d1442d85 | 3399 | goto fail; |
0ef753b8 | 3400 | |
9dac77fa | 3401 | ctxt->src.val = old_eip; |
d1442d85 NA |
3402 | rc = em_push(ctxt); |
3403 | /* If we failed, we tainted the memory, but the very least we should | |
3404 | restore cs */ | |
82268083 NA |
3405 | if (rc != X86EMUL_CONTINUE) { |
3406 | pr_warn_once("faulting far call emulation tainted memory\n"); | |
d1442d85 | 3407 | goto fail; |
82268083 | 3408 | } |
d1442d85 NA |
3409 | return rc; |
3410 | fail: | |
3411 | ops->set_segment(ctxt, old_cs, &old_desc, 0, VCPU_SREG_CS); | |
82268083 | 3412 | ctxt->mode = prev_mode; |
d1442d85 NA |
3413 | return rc; |
3414 | ||
0ef753b8 AK |
3415 | } |
3416 | ||
40ece7c7 AK |
3417 | static int em_ret_near_imm(struct x86_emulate_ctxt *ctxt) |
3418 | { | |
40ece7c7 | 3419 | int rc; |
234f3ce4 | 3420 | unsigned long eip; |
40ece7c7 | 3421 | |
234f3ce4 NA |
3422 | rc = emulate_pop(ctxt, &eip, ctxt->op_bytes); |
3423 | if (rc != X86EMUL_CONTINUE) | |
3424 | return rc; | |
3425 | rc = assign_eip_near(ctxt, eip); | |
40ece7c7 AK |
3426 | if (rc != X86EMUL_CONTINUE) |
3427 | return rc; | |
5ad105e5 | 3428 | rsp_increment(ctxt, ctxt->src.val); |
40ece7c7 AK |
3429 | return X86EMUL_CONTINUE; |
3430 | } | |
3431 | ||
e4f973ae TY |
3432 | static int em_xchg(struct x86_emulate_ctxt *ctxt) |
3433 | { | |
e4f973ae | 3434 | /* Write back the register source. */ |
9dac77fa AK |
3435 | ctxt->src.val = ctxt->dst.val; |
3436 | write_register_operand(&ctxt->src); | |
e4f973ae TY |
3437 | |
3438 | /* Write back the memory destination with implicit LOCK prefix. */ | |
9dac77fa AK |
3439 | ctxt->dst.val = ctxt->src.orig_val; |
3440 | ctxt->lock_prefix = 1; | |
e4f973ae TY |
3441 | return X86EMUL_CONTINUE; |
3442 | } | |
3443 | ||
5c82aa29 AK |
3444 | static int em_imul_3op(struct x86_emulate_ctxt *ctxt) |
3445 | { | |
9dac77fa | 3446 | ctxt->dst.val = ctxt->src2.val; |
4d758349 | 3447 | return fastop(ctxt, em_imul); |
5c82aa29 AK |
3448 | } |
3449 | ||
61429142 AK |
3450 | static int em_cwd(struct x86_emulate_ctxt *ctxt) |
3451 | { | |
9dac77fa AK |
3452 | ctxt->dst.type = OP_REG; |
3453 | ctxt->dst.bytes = ctxt->src.bytes; | |
dd856efa | 3454 | ctxt->dst.addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX); |
9dac77fa | 3455 | ctxt->dst.val = ~((ctxt->src.val >> (ctxt->src.bytes * 8 - 1)) - 1); |
61429142 AK |
3456 | |
3457 | return X86EMUL_CONTINUE; | |
3458 | } | |
3459 | ||
48bb5d3c AK |
3460 | static int em_rdtsc(struct x86_emulate_ctxt *ctxt) |
3461 | { | |
48bb5d3c AK |
3462 | u64 tsc = 0; |
3463 | ||
717746e3 | 3464 | ctxt->ops->get_msr(ctxt, MSR_IA32_TSC, &tsc); |
dd856efa AK |
3465 | *reg_write(ctxt, VCPU_REGS_RAX) = (u32)tsc; |
3466 | *reg_write(ctxt, VCPU_REGS_RDX) = tsc >> 32; | |
48bb5d3c AK |
3467 | return X86EMUL_CONTINUE; |
3468 | } | |
3469 | ||
222d21aa AK |
3470 | static int em_rdpmc(struct x86_emulate_ctxt *ctxt) |
3471 | { | |
3472 | u64 pmc; | |
3473 | ||
dd856efa | 3474 | if (ctxt->ops->read_pmc(ctxt, reg_read(ctxt, VCPU_REGS_RCX), &pmc)) |
222d21aa | 3475 | return emulate_gp(ctxt, 0); |
dd856efa AK |
3476 | *reg_write(ctxt, VCPU_REGS_RAX) = (u32)pmc; |
3477 | *reg_write(ctxt, VCPU_REGS_RDX) = pmc >> 32; | |
222d21aa AK |
3478 | return X86EMUL_CONTINUE; |
3479 | } | |
3480 | ||
b9eac5f4 AK |
3481 | static int em_mov(struct x86_emulate_ctxt *ctxt) |
3482 | { | |
54cfdb3e | 3483 | memcpy(ctxt->dst.valptr, ctxt->src.valptr, sizeof(ctxt->src.valptr)); |
b9eac5f4 AK |
3484 | return X86EMUL_CONTINUE; |
3485 | } | |
3486 | ||
84cffe49 BP |
3487 | #define FFL(x) bit(X86_FEATURE_##x) |
3488 | ||
3489 | static int em_movbe(struct x86_emulate_ctxt *ctxt) | |
3490 | { | |
3491 | u32 ebx, ecx, edx, eax = 1; | |
3492 | u16 tmp; | |
3493 | ||
3494 | /* | |
3495 | * Check MOVBE is set in the guest-visible CPUID leaf. | |
3496 | */ | |
3497 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); | |
3498 | if (!(ecx & FFL(MOVBE))) | |
3499 | return emulate_ud(ctxt); | |
3500 | ||
3501 | switch (ctxt->op_bytes) { | |
3502 | case 2: | |
3503 | /* | |
3504 | * From MOVBE definition: "...When the operand size is 16 bits, | |
3505 | * the upper word of the destination register remains unchanged | |
3506 | * ..." | |
3507 | * | |
3508 | * Both casting ->valptr and ->val to u16 breaks strict aliasing | |
3509 | * rules so we have to do the operation almost per hand. | |
3510 | */ | |
3511 | tmp = (u16)ctxt->src.val; | |
3512 | ctxt->dst.val &= ~0xffffUL; | |
3513 | ctxt->dst.val |= (unsigned long)swab16(tmp); | |
3514 | break; | |
3515 | case 4: | |
3516 | ctxt->dst.val = swab32((u32)ctxt->src.val); | |
3517 | break; | |
3518 | case 8: | |
3519 | ctxt->dst.val = swab64(ctxt->src.val); | |
3520 | break; | |
3521 | default: | |
592f0858 | 3522 | BUG(); |
84cffe49 BP |
3523 | } |
3524 | return X86EMUL_CONTINUE; | |
3525 | } | |
3526 | ||
bc00f8d2 TY |
3527 | static int em_cr_write(struct x86_emulate_ctxt *ctxt) |
3528 | { | |
3529 | if (ctxt->ops->set_cr(ctxt, ctxt->modrm_reg, ctxt->src.val)) | |
3530 | return emulate_gp(ctxt, 0); | |
3531 | ||
3532 | /* Disable writeback. */ | |
3533 | ctxt->dst.type = OP_NONE; | |
3534 | return X86EMUL_CONTINUE; | |
3535 | } | |
3536 | ||
3537 | static int em_dr_write(struct x86_emulate_ctxt *ctxt) | |
3538 | { | |
3539 | unsigned long val; | |
3540 | ||
3541 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
3542 | val = ctxt->src.val & ~0ULL; | |
3543 | else | |
3544 | val = ctxt->src.val & ~0U; | |
3545 | ||
3546 | /* #UD condition is already handled. */ | |
3547 | if (ctxt->ops->set_dr(ctxt, ctxt->modrm_reg, val) < 0) | |
3548 | return emulate_gp(ctxt, 0); | |
3549 | ||
3550 | /* Disable writeback. */ | |
3551 | ctxt->dst.type = OP_NONE; | |
3552 | return X86EMUL_CONTINUE; | |
3553 | } | |
3554 | ||
e1e210b0 TY |
3555 | static int em_wrmsr(struct x86_emulate_ctxt *ctxt) |
3556 | { | |
3557 | u64 msr_data; | |
3558 | ||
dd856efa AK |
3559 | msr_data = (u32)reg_read(ctxt, VCPU_REGS_RAX) |
3560 | | ((u64)reg_read(ctxt, VCPU_REGS_RDX) << 32); | |
3561 | if (ctxt->ops->set_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), msr_data)) | |
e1e210b0 TY |
3562 | return emulate_gp(ctxt, 0); |
3563 | ||
3564 | return X86EMUL_CONTINUE; | |
3565 | } | |
3566 | ||
3567 | static int em_rdmsr(struct x86_emulate_ctxt *ctxt) | |
3568 | { | |
3569 | u64 msr_data; | |
3570 | ||
dd856efa | 3571 | if (ctxt->ops->get_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), &msr_data)) |
e1e210b0 TY |
3572 | return emulate_gp(ctxt, 0); |
3573 | ||
dd856efa AK |
3574 | *reg_write(ctxt, VCPU_REGS_RAX) = (u32)msr_data; |
3575 | *reg_write(ctxt, VCPU_REGS_RDX) = msr_data >> 32; | |
e1e210b0 TY |
3576 | return X86EMUL_CONTINUE; |
3577 | } | |
3578 | ||
1bd5f469 TY |
3579 | static int em_mov_rm_sreg(struct x86_emulate_ctxt *ctxt) |
3580 | { | |
9dac77fa | 3581 | if (ctxt->modrm_reg > VCPU_SREG_GS) |
1bd5f469 TY |
3582 | return emulate_ud(ctxt); |
3583 | ||
9dac77fa | 3584 | ctxt->dst.val = get_segment_selector(ctxt, ctxt->modrm_reg); |
b5bbf10e NA |
3585 | if (ctxt->dst.bytes == 4 && ctxt->dst.type == OP_MEM) |
3586 | ctxt->dst.bytes = 2; | |
1bd5f469 TY |
3587 | return X86EMUL_CONTINUE; |
3588 | } | |
3589 | ||
3590 | static int em_mov_sreg_rm(struct x86_emulate_ctxt *ctxt) | |
3591 | { | |
9dac77fa | 3592 | u16 sel = ctxt->src.val; |
1bd5f469 | 3593 | |
9dac77fa | 3594 | if (ctxt->modrm_reg == VCPU_SREG_CS || ctxt->modrm_reg > VCPU_SREG_GS) |
1bd5f469 TY |
3595 | return emulate_ud(ctxt); |
3596 | ||
9dac77fa | 3597 | if (ctxt->modrm_reg == VCPU_SREG_SS) |
1bd5f469 TY |
3598 | ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS; |
3599 | ||
3600 | /* Disable writeback. */ | |
9dac77fa AK |
3601 | ctxt->dst.type = OP_NONE; |
3602 | return load_segment_descriptor(ctxt, sel, ctxt->modrm_reg); | |
1bd5f469 TY |
3603 | } |
3604 | ||
a14e579f AK |
3605 | static int em_lldt(struct x86_emulate_ctxt *ctxt) |
3606 | { | |
3607 | u16 sel = ctxt->src.val; | |
3608 | ||
3609 | /* Disable writeback. */ | |
3610 | ctxt->dst.type = OP_NONE; | |
3611 | return load_segment_descriptor(ctxt, sel, VCPU_SREG_LDTR); | |
3612 | } | |
3613 | ||
80890006 AK |
3614 | static int em_ltr(struct x86_emulate_ctxt *ctxt) |
3615 | { | |
3616 | u16 sel = ctxt->src.val; | |
3617 | ||
3618 | /* Disable writeback. */ | |
3619 | ctxt->dst.type = OP_NONE; | |
3620 | return load_segment_descriptor(ctxt, sel, VCPU_SREG_TR); | |
3621 | } | |
3622 | ||
38503911 AK |
3623 | static int em_invlpg(struct x86_emulate_ctxt *ctxt) |
3624 | { | |
9fa088f4 AK |
3625 | int rc; |
3626 | ulong linear; | |
3627 | ||
9dac77fa | 3628 | rc = linearize(ctxt, ctxt->src.addr.mem, 1, false, &linear); |
9fa088f4 | 3629 | if (rc == X86EMUL_CONTINUE) |
3cb16fe7 | 3630 | ctxt->ops->invlpg(ctxt, linear); |
38503911 | 3631 | /* Disable writeback. */ |
9dac77fa | 3632 | ctxt->dst.type = OP_NONE; |
38503911 AK |
3633 | return X86EMUL_CONTINUE; |
3634 | } | |
3635 | ||
2d04a05b AK |
3636 | static int em_clts(struct x86_emulate_ctxt *ctxt) |
3637 | { | |
3638 | ulong cr0; | |
3639 | ||
3640 | cr0 = ctxt->ops->get_cr(ctxt, 0); | |
3641 | cr0 &= ~X86_CR0_TS; | |
3642 | ctxt->ops->set_cr(ctxt, 0, cr0); | |
3643 | return X86EMUL_CONTINUE; | |
3644 | } | |
3645 | ||
b34a8051 | 3646 | static int em_hypercall(struct x86_emulate_ctxt *ctxt) |
26d05cc7 | 3647 | { |
0f54a321 | 3648 | int rc = ctxt->ops->fix_hypercall(ctxt); |
26d05cc7 | 3649 | |
26d05cc7 AK |
3650 | if (rc != X86EMUL_CONTINUE) |
3651 | return rc; | |
3652 | ||
3653 | /* Let the processor re-execute the fixed hypercall */ | |
9dac77fa | 3654 | ctxt->_eip = ctxt->eip; |
26d05cc7 | 3655 | /* Disable writeback. */ |
9dac77fa | 3656 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3657 | return X86EMUL_CONTINUE; |
3658 | } | |
3659 | ||
96051572 AK |
3660 | static int emulate_store_desc_ptr(struct x86_emulate_ctxt *ctxt, |
3661 | void (*get)(struct x86_emulate_ctxt *ctxt, | |
3662 | struct desc_ptr *ptr)) | |
3663 | { | |
3664 | struct desc_ptr desc_ptr; | |
3665 | ||
3666 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
3667 | ctxt->op_bytes = 8; | |
3668 | get(ctxt, &desc_ptr); | |
3669 | if (ctxt->op_bytes == 2) { | |
3670 | ctxt->op_bytes = 4; | |
3671 | desc_ptr.address &= 0x00ffffff; | |
3672 | } | |
3673 | /* Disable writeback. */ | |
3674 | ctxt->dst.type = OP_NONE; | |
3675 | return segmented_write(ctxt, ctxt->dst.addr.mem, | |
3676 | &desc_ptr, 2 + ctxt->op_bytes); | |
3677 | } | |
3678 | ||
3679 | static int em_sgdt(struct x86_emulate_ctxt *ctxt) | |
3680 | { | |
3681 | return emulate_store_desc_ptr(ctxt, ctxt->ops->get_gdt); | |
3682 | } | |
3683 | ||
3684 | static int em_sidt(struct x86_emulate_ctxt *ctxt) | |
3685 | { | |
3686 | return emulate_store_desc_ptr(ctxt, ctxt->ops->get_idt); | |
3687 | } | |
3688 | ||
5b7f6a1e | 3689 | static int em_lgdt_lidt(struct x86_emulate_ctxt *ctxt, bool lgdt) |
26d05cc7 | 3690 | { |
26d05cc7 AK |
3691 | struct desc_ptr desc_ptr; |
3692 | int rc; | |
3693 | ||
510425ff AK |
3694 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
3695 | ctxt->op_bytes = 8; | |
9dac77fa | 3696 | rc = read_descriptor(ctxt, ctxt->src.addr.mem, |
26d05cc7 | 3697 | &desc_ptr.size, &desc_ptr.address, |
9dac77fa | 3698 | ctxt->op_bytes); |
26d05cc7 AK |
3699 | if (rc != X86EMUL_CONTINUE) |
3700 | return rc; | |
9a9abf6b NA |
3701 | if (ctxt->mode == X86EMUL_MODE_PROT64 && |
3702 | is_noncanonical_address(desc_ptr.address)) | |
3703 | return emulate_gp(ctxt, 0); | |
5b7f6a1e NA |
3704 | if (lgdt) |
3705 | ctxt->ops->set_gdt(ctxt, &desc_ptr); | |
3706 | else | |
3707 | ctxt->ops->set_idt(ctxt, &desc_ptr); | |
26d05cc7 | 3708 | /* Disable writeback. */ |
9dac77fa | 3709 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3710 | return X86EMUL_CONTINUE; |
3711 | } | |
3712 | ||
5b7f6a1e NA |
3713 | static int em_lgdt(struct x86_emulate_ctxt *ctxt) |
3714 | { | |
3715 | return em_lgdt_lidt(ctxt, true); | |
3716 | } | |
3717 | ||
26d05cc7 AK |
3718 | static int em_lidt(struct x86_emulate_ctxt *ctxt) |
3719 | { | |
5b7f6a1e | 3720 | return em_lgdt_lidt(ctxt, false); |
26d05cc7 AK |
3721 | } |
3722 | ||
3723 | static int em_smsw(struct x86_emulate_ctxt *ctxt) | |
3724 | { | |
32e94d06 NA |
3725 | if (ctxt->dst.type == OP_MEM) |
3726 | ctxt->dst.bytes = 2; | |
9dac77fa | 3727 | ctxt->dst.val = ctxt->ops->get_cr(ctxt, 0); |
26d05cc7 AK |
3728 | return X86EMUL_CONTINUE; |
3729 | } | |
3730 | ||
3731 | static int em_lmsw(struct x86_emulate_ctxt *ctxt) | |
3732 | { | |
26d05cc7 | 3733 | ctxt->ops->set_cr(ctxt, 0, (ctxt->ops->get_cr(ctxt, 0) & ~0x0eul) |
9dac77fa AK |
3734 | | (ctxt->src.val & 0x0f)); |
3735 | ctxt->dst.type = OP_NONE; | |
26d05cc7 AK |
3736 | return X86EMUL_CONTINUE; |
3737 | } | |
3738 | ||
d06e03ad TY |
3739 | static int em_loop(struct x86_emulate_ctxt *ctxt) |
3740 | { | |
234f3ce4 NA |
3741 | int rc = X86EMUL_CONTINUE; |
3742 | ||
01485a22 | 3743 | register_address_increment(ctxt, VCPU_REGS_RCX, -1); |
dd856efa | 3744 | if ((address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) != 0) && |
9dac77fa | 3745 | (ctxt->b == 0xe2 || test_cc(ctxt->b ^ 0x5, ctxt->eflags))) |
234f3ce4 | 3746 | rc = jmp_rel(ctxt, ctxt->src.val); |
d06e03ad | 3747 | |
234f3ce4 | 3748 | return rc; |
d06e03ad TY |
3749 | } |
3750 | ||
3751 | static int em_jcxz(struct x86_emulate_ctxt *ctxt) | |
3752 | { | |
234f3ce4 NA |
3753 | int rc = X86EMUL_CONTINUE; |
3754 | ||
dd856efa | 3755 | if (address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0) |
234f3ce4 | 3756 | rc = jmp_rel(ctxt, ctxt->src.val); |
d06e03ad | 3757 | |
234f3ce4 | 3758 | return rc; |
d06e03ad TY |
3759 | } |
3760 | ||
d7841a4b TY |
3761 | static int em_in(struct x86_emulate_ctxt *ctxt) |
3762 | { | |
3763 | if (!pio_in_emulated(ctxt, ctxt->dst.bytes, ctxt->src.val, | |
3764 | &ctxt->dst.val)) | |
3765 | return X86EMUL_IO_NEEDED; | |
3766 | ||
3767 | return X86EMUL_CONTINUE; | |
3768 | } | |
3769 | ||
3770 | static int em_out(struct x86_emulate_ctxt *ctxt) | |
3771 | { | |
3772 | ctxt->ops->pio_out_emulated(ctxt, ctxt->src.bytes, ctxt->dst.val, | |
3773 | &ctxt->src.val, 1); | |
3774 | /* Disable writeback. */ | |
3775 | ctxt->dst.type = OP_NONE; | |
3776 | return X86EMUL_CONTINUE; | |
3777 | } | |
3778 | ||
f411e6cd TY |
3779 | static int em_cli(struct x86_emulate_ctxt *ctxt) |
3780 | { | |
3781 | if (emulator_bad_iopl(ctxt)) | |
3782 | return emulate_gp(ctxt, 0); | |
3783 | ||
3784 | ctxt->eflags &= ~X86_EFLAGS_IF; | |
3785 | return X86EMUL_CONTINUE; | |
3786 | } | |
3787 | ||
3788 | static int em_sti(struct x86_emulate_ctxt *ctxt) | |
3789 | { | |
3790 | if (emulator_bad_iopl(ctxt)) | |
3791 | return emulate_gp(ctxt, 0); | |
3792 | ||
3793 | ctxt->interruptibility = KVM_X86_SHADOW_INT_STI; | |
3794 | ctxt->eflags |= X86_EFLAGS_IF; | |
3795 | return X86EMUL_CONTINUE; | |
3796 | } | |
3797 | ||
6d6eede4 AK |
3798 | static int em_cpuid(struct x86_emulate_ctxt *ctxt) |
3799 | { | |
3800 | u32 eax, ebx, ecx, edx; | |
3801 | ||
dd856efa AK |
3802 | eax = reg_read(ctxt, VCPU_REGS_RAX); |
3803 | ecx = reg_read(ctxt, VCPU_REGS_RCX); | |
6d6eede4 | 3804 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); |
dd856efa AK |
3805 | *reg_write(ctxt, VCPU_REGS_RAX) = eax; |
3806 | *reg_write(ctxt, VCPU_REGS_RBX) = ebx; | |
3807 | *reg_write(ctxt, VCPU_REGS_RCX) = ecx; | |
3808 | *reg_write(ctxt, VCPU_REGS_RDX) = edx; | |
6d6eede4 AK |
3809 | return X86EMUL_CONTINUE; |
3810 | } | |
3811 | ||
98f73630 PB |
3812 | static int em_sahf(struct x86_emulate_ctxt *ctxt) |
3813 | { | |
3814 | u32 flags; | |
3815 | ||
0efb0440 NA |
3816 | flags = X86_EFLAGS_CF | X86_EFLAGS_PF | X86_EFLAGS_AF | X86_EFLAGS_ZF | |
3817 | X86_EFLAGS_SF; | |
98f73630 PB |
3818 | flags &= *reg_rmw(ctxt, VCPU_REGS_RAX) >> 8; |
3819 | ||
3820 | ctxt->eflags &= ~0xffUL; | |
3821 | ctxt->eflags |= flags | X86_EFLAGS_FIXED; | |
3822 | return X86EMUL_CONTINUE; | |
3823 | } | |
3824 | ||
2dd7caa0 AK |
3825 | static int em_lahf(struct x86_emulate_ctxt *ctxt) |
3826 | { | |
dd856efa AK |
3827 | *reg_rmw(ctxt, VCPU_REGS_RAX) &= ~0xff00UL; |
3828 | *reg_rmw(ctxt, VCPU_REGS_RAX) |= (ctxt->eflags & 0xff) << 8; | |
2dd7caa0 AK |
3829 | return X86EMUL_CONTINUE; |
3830 | } | |
3831 | ||
9299836e AK |
3832 | static int em_bswap(struct x86_emulate_ctxt *ctxt) |
3833 | { | |
3834 | switch (ctxt->op_bytes) { | |
3835 | #ifdef CONFIG_X86_64 | |
3836 | case 8: | |
3837 | asm("bswap %0" : "+r"(ctxt->dst.val)); | |
3838 | break; | |
3839 | #endif | |
3840 | default: | |
3841 | asm("bswap %0" : "+r"(*(u32 *)&ctxt->dst.val)); | |
3842 | break; | |
3843 | } | |
3844 | return X86EMUL_CONTINUE; | |
3845 | } | |
3846 | ||
13e457e0 NA |
3847 | static int em_clflush(struct x86_emulate_ctxt *ctxt) |
3848 | { | |
3849 | /* emulating clflush regardless of cpuid */ | |
3850 | return X86EMUL_CONTINUE; | |
3851 | } | |
3852 | ||
2276b511 NA |
3853 | static int em_movsxd(struct x86_emulate_ctxt *ctxt) |
3854 | { | |
3855 | ctxt->dst.val = (s32) ctxt->src.val; | |
3856 | return X86EMUL_CONTINUE; | |
3857 | } | |
3858 | ||
cfec82cb JR |
3859 | static bool valid_cr(int nr) |
3860 | { | |
3861 | switch (nr) { | |
3862 | case 0: | |
3863 | case 2 ... 4: | |
3864 | case 8: | |
3865 | return true; | |
3866 | default: | |
3867 | return false; | |
3868 | } | |
3869 | } | |
3870 | ||
3871 | static int check_cr_read(struct x86_emulate_ctxt *ctxt) | |
3872 | { | |
9dac77fa | 3873 | if (!valid_cr(ctxt->modrm_reg)) |
cfec82cb JR |
3874 | return emulate_ud(ctxt); |
3875 | ||
3876 | return X86EMUL_CONTINUE; | |
3877 | } | |
3878 | ||
3879 | static int check_cr_write(struct x86_emulate_ctxt *ctxt) | |
3880 | { | |
9dac77fa AK |
3881 | u64 new_val = ctxt->src.val64; |
3882 | int cr = ctxt->modrm_reg; | |
c2ad2bb3 | 3883 | u64 efer = 0; |
cfec82cb JR |
3884 | |
3885 | static u64 cr_reserved_bits[] = { | |
3886 | 0xffffffff00000000ULL, | |
3887 | 0, 0, 0, /* CR3 checked later */ | |
3888 | CR4_RESERVED_BITS, | |
3889 | 0, 0, 0, | |
3890 | CR8_RESERVED_BITS, | |
3891 | }; | |
3892 | ||
3893 | if (!valid_cr(cr)) | |
3894 | return emulate_ud(ctxt); | |
3895 | ||
3896 | if (new_val & cr_reserved_bits[cr]) | |
3897 | return emulate_gp(ctxt, 0); | |
3898 | ||
3899 | switch (cr) { | |
3900 | case 0: { | |
c2ad2bb3 | 3901 | u64 cr4; |
cfec82cb JR |
3902 | if (((new_val & X86_CR0_PG) && !(new_val & X86_CR0_PE)) || |
3903 | ((new_val & X86_CR0_NW) && !(new_val & X86_CR0_CD))) | |
3904 | return emulate_gp(ctxt, 0); | |
3905 | ||
717746e3 AK |
3906 | cr4 = ctxt->ops->get_cr(ctxt, 4); |
3907 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); | |
cfec82cb JR |
3908 | |
3909 | if ((new_val & X86_CR0_PG) && (efer & EFER_LME) && | |
3910 | !(cr4 & X86_CR4_PAE)) | |
3911 | return emulate_gp(ctxt, 0); | |
3912 | ||
3913 | break; | |
3914 | } | |
3915 | case 3: { | |
3916 | u64 rsvd = 0; | |
3917 | ||
c2ad2bb3 AK |
3918 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
3919 | if (efer & EFER_LMA) | |
9d88fca7 | 3920 | rsvd = CR3_L_MODE_RESERVED_BITS & ~CR3_PCID_INVD; |
cfec82cb JR |
3921 | |
3922 | if (new_val & rsvd) | |
3923 | return emulate_gp(ctxt, 0); | |
3924 | ||
3925 | break; | |
3926 | } | |
3927 | case 4: { | |
717746e3 | 3928 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
cfec82cb JR |
3929 | |
3930 | if ((efer & EFER_LMA) && !(new_val & X86_CR4_PAE)) | |
3931 | return emulate_gp(ctxt, 0); | |
3932 | ||
3933 | break; | |
3934 | } | |
3935 | } | |
3936 | ||
3937 | return X86EMUL_CONTINUE; | |
3938 | } | |
3939 | ||
3b88e41a JR |
3940 | static int check_dr7_gd(struct x86_emulate_ctxt *ctxt) |
3941 | { | |
3942 | unsigned long dr7; | |
3943 | ||
717746e3 | 3944 | ctxt->ops->get_dr(ctxt, 7, &dr7); |
3b88e41a JR |
3945 | |
3946 | /* Check if DR7.Global_Enable is set */ | |
3947 | return dr7 & (1 << 13); | |
3948 | } | |
3949 | ||
3950 | static int check_dr_read(struct x86_emulate_ctxt *ctxt) | |
3951 | { | |
9dac77fa | 3952 | int dr = ctxt->modrm_reg; |
3b88e41a JR |
3953 | u64 cr4; |
3954 | ||
3955 | if (dr > 7) | |
3956 | return emulate_ud(ctxt); | |
3957 | ||
717746e3 | 3958 | cr4 = ctxt->ops->get_cr(ctxt, 4); |
3b88e41a JR |
3959 | if ((cr4 & X86_CR4_DE) && (dr == 4 || dr == 5)) |
3960 | return emulate_ud(ctxt); | |
3961 | ||
6d2a0526 NA |
3962 | if (check_dr7_gd(ctxt)) { |
3963 | ulong dr6; | |
3964 | ||
3965 | ctxt->ops->get_dr(ctxt, 6, &dr6); | |
3966 | dr6 &= ~15; | |
3967 | dr6 |= DR6_BD | DR6_RTM; | |
3968 | ctxt->ops->set_dr(ctxt, 6, dr6); | |
3b88e41a | 3969 | return emulate_db(ctxt); |
6d2a0526 | 3970 | } |
3b88e41a JR |
3971 | |
3972 | return X86EMUL_CONTINUE; | |
3973 | } | |
3974 | ||
3975 | static int check_dr_write(struct x86_emulate_ctxt *ctxt) | |
3976 | { | |
9dac77fa AK |
3977 | u64 new_val = ctxt->src.val64; |
3978 | int dr = ctxt->modrm_reg; | |
3b88e41a JR |
3979 | |
3980 | if ((dr == 6 || dr == 7) && (new_val & 0xffffffff00000000ULL)) | |
3981 | return emulate_gp(ctxt, 0); | |
3982 | ||
3983 | return check_dr_read(ctxt); | |
3984 | } | |
3985 | ||
01de8b09 JR |
3986 | static int check_svme(struct x86_emulate_ctxt *ctxt) |
3987 | { | |
3988 | u64 efer; | |
3989 | ||
717746e3 | 3990 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
01de8b09 JR |
3991 | |
3992 | if (!(efer & EFER_SVME)) | |
3993 | return emulate_ud(ctxt); | |
3994 | ||
3995 | return X86EMUL_CONTINUE; | |
3996 | } | |
3997 | ||
3998 | static int check_svme_pa(struct x86_emulate_ctxt *ctxt) | |
3999 | { | |
dd856efa | 4000 | u64 rax = reg_read(ctxt, VCPU_REGS_RAX); |
01de8b09 JR |
4001 | |
4002 | /* Valid physical address? */ | |
d4224449 | 4003 | if (rax & 0xffff000000000000ULL) |
01de8b09 JR |
4004 | return emulate_gp(ctxt, 0); |
4005 | ||
4006 | return check_svme(ctxt); | |
4007 | } | |
4008 | ||
d7eb8203 JR |
4009 | static int check_rdtsc(struct x86_emulate_ctxt *ctxt) |
4010 | { | |
717746e3 | 4011 | u64 cr4 = ctxt->ops->get_cr(ctxt, 4); |
d7eb8203 | 4012 | |
717746e3 | 4013 | if (cr4 & X86_CR4_TSD && ctxt->ops->cpl(ctxt)) |
d7eb8203 JR |
4014 | return emulate_ud(ctxt); |
4015 | ||
4016 | return X86EMUL_CONTINUE; | |
4017 | } | |
4018 | ||
8061252e JR |
4019 | static int check_rdpmc(struct x86_emulate_ctxt *ctxt) |
4020 | { | |
717746e3 | 4021 | u64 cr4 = ctxt->ops->get_cr(ctxt, 4); |
dd856efa | 4022 | u64 rcx = reg_read(ctxt, VCPU_REGS_RCX); |
8061252e | 4023 | |
717746e3 | 4024 | if ((!(cr4 & X86_CR4_PCE) && ctxt->ops->cpl(ctxt)) || |
67f4d428 | 4025 | ctxt->ops->check_pmc(ctxt, rcx)) |
8061252e JR |
4026 | return emulate_gp(ctxt, 0); |
4027 | ||
4028 | return X86EMUL_CONTINUE; | |
4029 | } | |
4030 | ||
f6511935 JR |
4031 | static int check_perm_in(struct x86_emulate_ctxt *ctxt) |
4032 | { | |
9dac77fa AK |
4033 | ctxt->dst.bytes = min(ctxt->dst.bytes, 4u); |
4034 | if (!emulator_io_permited(ctxt, ctxt->src.val, ctxt->dst.bytes)) | |
f6511935 JR |
4035 | return emulate_gp(ctxt, 0); |
4036 | ||
4037 | return X86EMUL_CONTINUE; | |
4038 | } | |
4039 | ||
4040 | static int check_perm_out(struct x86_emulate_ctxt *ctxt) | |
4041 | { | |
9dac77fa AK |
4042 | ctxt->src.bytes = min(ctxt->src.bytes, 4u); |
4043 | if (!emulator_io_permited(ctxt, ctxt->dst.val, ctxt->src.bytes)) | |
f6511935 JR |
4044 | return emulate_gp(ctxt, 0); |
4045 | ||
4046 | return X86EMUL_CONTINUE; | |
4047 | } | |
4048 | ||
73fba5f4 | 4049 | #define D(_y) { .flags = (_y) } |
d40a6898 PB |
4050 | #define DI(_y, _i) { .flags = (_y)|Intercept, .intercept = x86_intercept_##_i } |
4051 | #define DIP(_y, _i, _p) { .flags = (_y)|Intercept|CheckPerm, \ | |
4052 | .intercept = x86_intercept_##_i, .check_perm = (_p) } | |
0b789eee | 4053 | #define N D(NotImpl) |
01de8b09 | 4054 | #define EXT(_f, _e) { .flags = ((_f) | RMExt), .u.group = (_e) } |
1c2545be TY |
4055 | #define G(_f, _g) { .flags = ((_f) | Group | ModRM), .u.group = (_g) } |
4056 | #define GD(_f, _g) { .flags = ((_f) | GroupDual | ModRM), .u.gdual = (_g) } | |
39f062ff | 4057 | #define ID(_f, _i) { .flags = ((_f) | InstrDual | ModRM), .u.idual = (_i) } |
2276b511 | 4058 | #define MD(_f, _m) { .flags = ((_f) | ModeDual), .u.mdual = (_m) } |
045a282c | 4059 | #define E(_f, _e) { .flags = ((_f) | Escape | ModRM), .u.esc = (_e) } |
73fba5f4 | 4060 | #define I(_f, _e) { .flags = (_f), .u.execute = (_e) } |
e28bbd44 | 4061 | #define F(_f, _e) { .flags = (_f) | Fastop, .u.fastop = (_e) } |
c4f035c6 | 4062 | #define II(_f, _e, _i) \ |
d40a6898 | 4063 | { .flags = (_f)|Intercept, .u.execute = (_e), .intercept = x86_intercept_##_i } |
d09beabd | 4064 | #define IIP(_f, _e, _i, _p) \ |
d40a6898 PB |
4065 | { .flags = (_f)|Intercept|CheckPerm, .u.execute = (_e), \ |
4066 | .intercept = x86_intercept_##_i, .check_perm = (_p) } | |
aa97bb48 | 4067 | #define GP(_f, _g) { .flags = ((_f) | Prefix), .u.gprefix = (_g) } |
73fba5f4 | 4068 | |
8d8f4e9f | 4069 | #define D2bv(_f) D((_f) | ByteOp), D(_f) |
f6511935 | 4070 | #define D2bvIP(_f, _i, _p) DIP((_f) | ByteOp, _i, _p), DIP(_f, _i, _p) |
8d8f4e9f | 4071 | #define I2bv(_f, _e) I((_f) | ByteOp, _e), I(_f, _e) |
f7857f35 | 4072 | #define F2bv(_f, _e) F((_f) | ByteOp, _e), F(_f, _e) |
d7841a4b TY |
4073 | #define I2bvIP(_f, _e, _i, _p) \ |
4074 | IIP((_f) | ByteOp, _e, _i, _p), IIP(_f, _e, _i, _p) | |
8d8f4e9f | 4075 | |
fb864fbc AK |
4076 | #define F6ALU(_f, _e) F2bv((_f) | DstMem | SrcReg | ModRM, _e), \ |
4077 | F2bv(((_f) | DstReg | SrcMem | ModRM) & ~Lock, _e), \ | |
4078 | F2bv(((_f) & ~Lock) | DstAcc | SrcImm, _e) | |
6230f7fc | 4079 | |
0f54a321 NA |
4080 | static const struct opcode group7_rm0[] = { |
4081 | N, | |
b34a8051 | 4082 | I(SrcNone | Priv | EmulateOnUD, em_hypercall), |
0f54a321 NA |
4083 | N, N, N, N, N, N, |
4084 | }; | |
4085 | ||
fd0a0d82 | 4086 | static const struct opcode group7_rm1[] = { |
1c2545be TY |
4087 | DI(SrcNone | Priv, monitor), |
4088 | DI(SrcNone | Priv, mwait), | |
d7eb8203 JR |
4089 | N, N, N, N, N, N, |
4090 | }; | |
4091 | ||
fd0a0d82 | 4092 | static const struct opcode group7_rm3[] = { |
1c2545be | 4093 | DIP(SrcNone | Prot | Priv, vmrun, check_svme_pa), |
b34a8051 | 4094 | II(SrcNone | Prot | EmulateOnUD, em_hypercall, vmmcall), |
1c2545be TY |
4095 | DIP(SrcNone | Prot | Priv, vmload, check_svme_pa), |
4096 | DIP(SrcNone | Prot | Priv, vmsave, check_svme_pa), | |
4097 | DIP(SrcNone | Prot | Priv, stgi, check_svme), | |
4098 | DIP(SrcNone | Prot | Priv, clgi, check_svme), | |
4099 | DIP(SrcNone | Prot | Priv, skinit, check_svme), | |
4100 | DIP(SrcNone | Prot | Priv, invlpga, check_svme), | |
01de8b09 | 4101 | }; |
6230f7fc | 4102 | |
fd0a0d82 | 4103 | static const struct opcode group7_rm7[] = { |
d7eb8203 | 4104 | N, |
1c2545be | 4105 | DIP(SrcNone, rdtscp, check_rdtsc), |
d7eb8203 JR |
4106 | N, N, N, N, N, N, |
4107 | }; | |
d67fc27a | 4108 | |
fd0a0d82 | 4109 | static const struct opcode group1[] = { |
fb864fbc AK |
4110 | F(Lock, em_add), |
4111 | F(Lock | PageTable, em_or), | |
4112 | F(Lock, em_adc), | |
4113 | F(Lock, em_sbb), | |
4114 | F(Lock | PageTable, em_and), | |
4115 | F(Lock, em_sub), | |
4116 | F(Lock, em_xor), | |
4117 | F(NoWrite, em_cmp), | |
73fba5f4 AK |
4118 | }; |
4119 | ||
fd0a0d82 | 4120 | static const struct opcode group1A[] = { |
ab708099 | 4121 | I(DstMem | SrcNone | Mov | Stack | IncSP, em_pop), N, N, N, N, N, N, N, |
73fba5f4 AK |
4122 | }; |
4123 | ||
007a3b54 AK |
4124 | static const struct opcode group2[] = { |
4125 | F(DstMem | ModRM, em_rol), | |
4126 | F(DstMem | ModRM, em_ror), | |
4127 | F(DstMem | ModRM, em_rcl), | |
4128 | F(DstMem | ModRM, em_rcr), | |
4129 | F(DstMem | ModRM, em_shl), | |
4130 | F(DstMem | ModRM, em_shr), | |
4131 | F(DstMem | ModRM, em_shl), | |
4132 | F(DstMem | ModRM, em_sar), | |
4133 | }; | |
4134 | ||
fd0a0d82 | 4135 | static const struct opcode group3[] = { |
fb864fbc AK |
4136 | F(DstMem | SrcImm | NoWrite, em_test), |
4137 | F(DstMem | SrcImm | NoWrite, em_test), | |
45a1467d AK |
4138 | F(DstMem | SrcNone | Lock, em_not), |
4139 | F(DstMem | SrcNone | Lock, em_neg), | |
b9fa409b AK |
4140 | F(DstXacc | Src2Mem, em_mul_ex), |
4141 | F(DstXacc | Src2Mem, em_imul_ex), | |
b8c0b6ae AK |
4142 | F(DstXacc | Src2Mem, em_div_ex), |
4143 | F(DstXacc | Src2Mem, em_idiv_ex), | |
73fba5f4 AK |
4144 | }; |
4145 | ||
fd0a0d82 | 4146 | static const struct opcode group4[] = { |
95413dc4 AK |
4147 | F(ByteOp | DstMem | SrcNone | Lock, em_inc), |
4148 | F(ByteOp | DstMem | SrcNone | Lock, em_dec), | |
73fba5f4 AK |
4149 | N, N, N, N, N, N, |
4150 | }; | |
4151 | ||
fd0a0d82 | 4152 | static const struct opcode group5[] = { |
95413dc4 AK |
4153 | F(DstMem | SrcNone | Lock, em_inc), |
4154 | F(DstMem | SrcNone | Lock, em_dec), | |
58b7075d | 4155 | I(SrcMem | NearBranch, em_call_near_abs), |
acac6f89 | 4156 | I(SrcMemFAddr | ImplicitOps, em_call_far), |
58b7075d | 4157 | I(SrcMem | NearBranch, em_jmp_abs), |
f7784046 NA |
4158 | I(SrcMemFAddr | ImplicitOps, em_jmp_far), |
4159 | I(SrcMem | Stack, em_push), D(Undefined), | |
73fba5f4 AK |
4160 | }; |
4161 | ||
fd0a0d82 | 4162 | static const struct opcode group6[] = { |
63ea0a49 NA |
4163 | DI(Prot | DstMem, sldt), |
4164 | DI(Prot | DstMem, str), | |
a14e579f | 4165 | II(Prot | Priv | SrcMem16, em_lldt, lldt), |
80890006 | 4166 | II(Prot | Priv | SrcMem16, em_ltr, ltr), |
dee6bb70 JR |
4167 | N, N, N, N, |
4168 | }; | |
4169 | ||
fd0a0d82 | 4170 | static const struct group_dual group7 = { { |
606b1c3e NA |
4171 | II(Mov | DstMem, em_sgdt, sgdt), |
4172 | II(Mov | DstMem, em_sidt, sidt), | |
1c2545be TY |
4173 | II(SrcMem | Priv, em_lgdt, lgdt), |
4174 | II(SrcMem | Priv, em_lidt, lidt), | |
4175 | II(SrcNone | DstMem | Mov, em_smsw, smsw), N, | |
4176 | II(SrcMem16 | Mov | Priv, em_lmsw, lmsw), | |
4177 | II(SrcMem | ByteOp | Priv | NoAccess, em_invlpg, invlpg), | |
73fba5f4 | 4178 | }, { |
0f54a321 | 4179 | EXT(0, group7_rm0), |
5ef39c71 | 4180 | EXT(0, group7_rm1), |
01de8b09 | 4181 | N, EXT(0, group7_rm3), |
1c2545be TY |
4182 | II(SrcNone | DstMem | Mov, em_smsw, smsw), N, |
4183 | II(SrcMem16 | Mov | Priv, em_lmsw, lmsw), | |
4184 | EXT(0, group7_rm7), | |
73fba5f4 AK |
4185 | } }; |
4186 | ||
fd0a0d82 | 4187 | static const struct opcode group8[] = { |
73fba5f4 | 4188 | N, N, N, N, |
11c363ba AK |
4189 | F(DstMem | SrcImmByte | NoWrite, em_bt), |
4190 | F(DstMem | SrcImmByte | Lock | PageTable, em_bts), | |
4191 | F(DstMem | SrcImmByte | Lock, em_btr), | |
4192 | F(DstMem | SrcImmByte | Lock | PageTable, em_btc), | |
73fba5f4 AK |
4193 | }; |
4194 | ||
fd0a0d82 | 4195 | static const struct group_dual group9 = { { |
1c2545be | 4196 | N, I(DstMem64 | Lock | PageTable, em_cmpxchg8b), N, N, N, N, N, N, |
73fba5f4 AK |
4197 | }, { |
4198 | N, N, N, N, N, N, N, N, | |
4199 | } }; | |
4200 | ||
fd0a0d82 | 4201 | static const struct opcode group11[] = { |
1c2545be | 4202 | I(DstMem | SrcImm | Mov | PageTable, em_mov), |
d5ae7ce8 | 4203 | X7(D(Undefined)), |
a4d4a7c1 AK |
4204 | }; |
4205 | ||
13e457e0 | 4206 | static const struct gprefix pfx_0f_ae_7 = { |
3f6f1480 | 4207 | I(SrcMem | ByteOp, em_clflush), N, N, N, |
13e457e0 NA |
4208 | }; |
4209 | ||
4210 | static const struct group_dual group15 = { { | |
4211 | N, N, N, N, N, N, N, GP(0, &pfx_0f_ae_7), | |
4212 | }, { | |
4213 | N, N, N, N, N, N, N, N, | |
4214 | } }; | |
4215 | ||
fd0a0d82 | 4216 | static const struct gprefix pfx_0f_6f_0f_7f = { |
e5971755 | 4217 | I(Mmx, em_mov), I(Sse | Aligned, em_mov), N, I(Sse | Unaligned, em_mov), |
aa97bb48 AK |
4218 | }; |
4219 | ||
39f062ff NA |
4220 | static const struct instr_dual instr_dual_0f_2b = { |
4221 | I(0, em_mov), N | |
4222 | }; | |
4223 | ||
d5b77069 | 4224 | static const struct gprefix pfx_0f_2b = { |
39f062ff | 4225 | ID(0, &instr_dual_0f_2b), ID(0, &instr_dual_0f_2b), N, N, |
3e114eb4 AK |
4226 | }; |
4227 | ||
27ce8258 | 4228 | static const struct gprefix pfx_0f_28_0f_29 = { |
6fec27d8 | 4229 | I(Aligned, em_mov), I(Aligned, em_mov), N, N, |
27ce8258 IM |
4230 | }; |
4231 | ||
0a37027e AW |
4232 | static const struct gprefix pfx_0f_e7 = { |
4233 | N, I(Sse, em_mov), N, N, | |
4234 | }; | |
4235 | ||
045a282c | 4236 | static const struct escape escape_d9 = { { |
16bebefe | 4237 | N, N, N, N, N, N, N, I(DstMem16 | Mov, em_fnstcw), |
045a282c GN |
4238 | }, { |
4239 | /* 0xC0 - 0xC7 */ | |
4240 | N, N, N, N, N, N, N, N, | |
4241 | /* 0xC8 - 0xCF */ | |
4242 | N, N, N, N, N, N, N, N, | |
4243 | /* 0xD0 - 0xC7 */ | |
4244 | N, N, N, N, N, N, N, N, | |
4245 | /* 0xD8 - 0xDF */ | |
4246 | N, N, N, N, N, N, N, N, | |
4247 | /* 0xE0 - 0xE7 */ | |
4248 | N, N, N, N, N, N, N, N, | |
4249 | /* 0xE8 - 0xEF */ | |
4250 | N, N, N, N, N, N, N, N, | |
4251 | /* 0xF0 - 0xF7 */ | |
4252 | N, N, N, N, N, N, N, N, | |
4253 | /* 0xF8 - 0xFF */ | |
4254 | N, N, N, N, N, N, N, N, | |
4255 | } }; | |
4256 | ||
4257 | static const struct escape escape_db = { { | |
4258 | N, N, N, N, N, N, N, N, | |
4259 | }, { | |
4260 | /* 0xC0 - 0xC7 */ | |
4261 | N, N, N, N, N, N, N, N, | |
4262 | /* 0xC8 - 0xCF */ | |
4263 | N, N, N, N, N, N, N, N, | |
4264 | /* 0xD0 - 0xC7 */ | |
4265 | N, N, N, N, N, N, N, N, | |
4266 | /* 0xD8 - 0xDF */ | |
4267 | N, N, N, N, N, N, N, N, | |
4268 | /* 0xE0 - 0xE7 */ | |
4269 | N, N, N, I(ImplicitOps, em_fninit), N, N, N, N, | |
4270 | /* 0xE8 - 0xEF */ | |
4271 | N, N, N, N, N, N, N, N, | |
4272 | /* 0xF0 - 0xF7 */ | |
4273 | N, N, N, N, N, N, N, N, | |
4274 | /* 0xF8 - 0xFF */ | |
4275 | N, N, N, N, N, N, N, N, | |
4276 | } }; | |
4277 | ||
4278 | static const struct escape escape_dd = { { | |
16bebefe | 4279 | N, N, N, N, N, N, N, I(DstMem16 | Mov, em_fnstsw), |
045a282c GN |
4280 | }, { |
4281 | /* 0xC0 - 0xC7 */ | |
4282 | N, N, N, N, N, N, N, N, | |
4283 | /* 0xC8 - 0xCF */ | |
4284 | N, N, N, N, N, N, N, N, | |
4285 | /* 0xD0 - 0xC7 */ | |
4286 | N, N, N, N, N, N, N, N, | |
4287 | /* 0xD8 - 0xDF */ | |
4288 | N, N, N, N, N, N, N, N, | |
4289 | /* 0xE0 - 0xE7 */ | |
4290 | N, N, N, N, N, N, N, N, | |
4291 | /* 0xE8 - 0xEF */ | |
4292 | N, N, N, N, N, N, N, N, | |
4293 | /* 0xF0 - 0xF7 */ | |
4294 | N, N, N, N, N, N, N, N, | |
4295 | /* 0xF8 - 0xFF */ | |
4296 | N, N, N, N, N, N, N, N, | |
4297 | } }; | |
4298 | ||
39f062ff NA |
4299 | static const struct instr_dual instr_dual_0f_c3 = { |
4300 | I(DstMem | SrcReg | ModRM | No16 | Mov, em_mov), N | |
4301 | }; | |
4302 | ||
2276b511 NA |
4303 | static const struct mode_dual mode_dual_63 = { |
4304 | N, I(DstReg | SrcMem32 | ModRM | Mov, em_movsxd) | |
4305 | }; | |
4306 | ||
fd0a0d82 | 4307 | static const struct opcode opcode_table[256] = { |
73fba5f4 | 4308 | /* 0x00 - 0x07 */ |
fb864fbc | 4309 | F6ALU(Lock, em_add), |
1cd196ea AK |
4310 | I(ImplicitOps | Stack | No64 | Src2ES, em_push_sreg), |
4311 | I(ImplicitOps | Stack | No64 | Src2ES, em_pop_sreg), | |
73fba5f4 | 4312 | /* 0x08 - 0x0F */ |
fb864fbc | 4313 | F6ALU(Lock | PageTable, em_or), |
1cd196ea AK |
4314 | I(ImplicitOps | Stack | No64 | Src2CS, em_push_sreg), |
4315 | N, | |
73fba5f4 | 4316 | /* 0x10 - 0x17 */ |
fb864fbc | 4317 | F6ALU(Lock, em_adc), |
1cd196ea AK |
4318 | I(ImplicitOps | Stack | No64 | Src2SS, em_push_sreg), |
4319 | I(ImplicitOps | Stack | No64 | Src2SS, em_pop_sreg), | |
73fba5f4 | 4320 | /* 0x18 - 0x1F */ |
fb864fbc | 4321 | F6ALU(Lock, em_sbb), |
1cd196ea AK |
4322 | I(ImplicitOps | Stack | No64 | Src2DS, em_push_sreg), |
4323 | I(ImplicitOps | Stack | No64 | Src2DS, em_pop_sreg), | |
73fba5f4 | 4324 | /* 0x20 - 0x27 */ |
fb864fbc | 4325 | F6ALU(Lock | PageTable, em_and), N, N, |
73fba5f4 | 4326 | /* 0x28 - 0x2F */ |
fb864fbc | 4327 | F6ALU(Lock, em_sub), N, I(ByteOp | DstAcc | No64, em_das), |
73fba5f4 | 4328 | /* 0x30 - 0x37 */ |
fb864fbc | 4329 | F6ALU(Lock, em_xor), N, N, |
73fba5f4 | 4330 | /* 0x38 - 0x3F */ |
fb864fbc | 4331 | F6ALU(NoWrite, em_cmp), N, N, |
73fba5f4 | 4332 | /* 0x40 - 0x4F */ |
95413dc4 | 4333 | X8(F(DstReg, em_inc)), X8(F(DstReg, em_dec)), |
73fba5f4 | 4334 | /* 0x50 - 0x57 */ |
63540382 | 4335 | X8(I(SrcReg | Stack, em_push)), |
73fba5f4 | 4336 | /* 0x58 - 0x5F */ |
c54fe504 | 4337 | X8(I(DstReg | Stack, em_pop)), |
73fba5f4 | 4338 | /* 0x60 - 0x67 */ |
b96a7fad TY |
4339 | I(ImplicitOps | Stack | No64, em_pusha), |
4340 | I(ImplicitOps | Stack | No64, em_popa), | |
2276b511 | 4341 | N, MD(ModRM, &mode_dual_63), |
73fba5f4 AK |
4342 | N, N, N, N, |
4343 | /* 0x68 - 0x6F */ | |
d46164db AK |
4344 | I(SrcImm | Mov | Stack, em_push), |
4345 | I(DstReg | SrcMem | ModRM | Src2Imm, em_imul_3op), | |
f3a1b9f4 AK |
4346 | I(SrcImmByte | Mov | Stack, em_push), |
4347 | I(DstReg | SrcMem | ModRM | Src2ImmByte, em_imul_3op), | |
b3356bf0 | 4348 | I2bvIP(DstDI | SrcDX | Mov | String | Unaligned, em_in, ins, check_perm_in), /* insb, insw/insd */ |
2b5e97e1 | 4349 | I2bvIP(SrcSI | DstDX | String, em_out, outs, check_perm_out), /* outsb, outsw/outsd */ |
73fba5f4 | 4350 | /* 0x70 - 0x7F */ |
58b7075d | 4351 | X16(D(SrcImmByte | NearBranch)), |
73fba5f4 | 4352 | /* 0x80 - 0x87 */ |
1c2545be TY |
4353 | G(ByteOp | DstMem | SrcImm, group1), |
4354 | G(DstMem | SrcImm, group1), | |
4355 | G(ByteOp | DstMem | SrcImm | No64, group1), | |
4356 | G(DstMem | SrcImmByte, group1), | |
fb864fbc | 4357 | F2bv(DstMem | SrcReg | ModRM | NoWrite, em_test), |
d5ae7ce8 | 4358 | I2bv(DstMem | SrcReg | ModRM | Lock | PageTable, em_xchg), |
73fba5f4 | 4359 | /* 0x88 - 0x8F */ |
d5ae7ce8 | 4360 | I2bv(DstMem | SrcReg | ModRM | Mov | PageTable, em_mov), |
b9eac5f4 | 4361 | I2bv(DstReg | SrcMem | ModRM | Mov, em_mov), |
d5ae7ce8 | 4362 | I(DstMem | SrcNone | ModRM | Mov | PageTable, em_mov_rm_sreg), |
1bd5f469 TY |
4363 | D(ModRM | SrcMem | NoAccess | DstReg), |
4364 | I(ImplicitOps | SrcMem16 | ModRM, em_mov_sreg_rm), | |
4365 | G(0, group1A), | |
73fba5f4 | 4366 | /* 0x90 - 0x97 */ |
bf608f88 | 4367 | DI(SrcAcc | DstReg, pause), X7(D(SrcAcc | DstReg)), |
73fba5f4 | 4368 | /* 0x98 - 0x9F */ |
61429142 | 4369 | D(DstAcc | SrcNone), I(ImplicitOps | SrcAcc, em_cwd), |
cc4feed5 | 4370 | I(SrcImmFAddr | No64, em_call_far), N, |
62aaa2f0 | 4371 | II(ImplicitOps | Stack, em_pushf, pushf), |
98f73630 PB |
4372 | II(ImplicitOps | Stack, em_popf, popf), |
4373 | I(ImplicitOps, em_sahf), I(ImplicitOps, em_lahf), | |
73fba5f4 | 4374 | /* 0xA0 - 0xA7 */ |
b9eac5f4 | 4375 | I2bv(DstAcc | SrcMem | Mov | MemAbs, em_mov), |
d5ae7ce8 | 4376 | I2bv(DstMem | SrcAcc | Mov | MemAbs | PageTable, em_mov), |
b9eac5f4 | 4377 | I2bv(SrcSI | DstDI | Mov | String, em_mov), |
5aca3722 | 4378 | F2bv(SrcSI | DstDI | String | NoWrite, em_cmp_r), |
73fba5f4 | 4379 | /* 0xA8 - 0xAF */ |
fb864fbc | 4380 | F2bv(DstAcc | SrcImm | NoWrite, em_test), |
b9eac5f4 AK |
4381 | I2bv(SrcAcc | DstDI | Mov | String, em_mov), |
4382 | I2bv(SrcSI | DstAcc | Mov | String, em_mov), | |
5aca3722 | 4383 | F2bv(SrcAcc | DstDI | String | NoWrite, em_cmp_r), |
73fba5f4 | 4384 | /* 0xB0 - 0xB7 */ |
b9eac5f4 | 4385 | X8(I(ByteOp | DstReg | SrcImm | Mov, em_mov)), |
73fba5f4 | 4386 | /* 0xB8 - 0xBF */ |
5e2c6883 | 4387 | X8(I(DstReg | SrcImm64 | Mov, em_mov)), |
73fba5f4 | 4388 | /* 0xC0 - 0xC7 */ |
007a3b54 | 4389 | G(ByteOp | Src2ImmByte, group2), G(Src2ImmByte, group2), |
58b7075d NA |
4390 | I(ImplicitOps | NearBranch | SrcImmU16, em_ret_near_imm), |
4391 | I(ImplicitOps | NearBranch, em_ret), | |
d4b4325f AK |
4392 | I(DstReg | SrcMemFAddr | ModRM | No64 | Src2ES, em_lseg), |
4393 | I(DstReg | SrcMemFAddr | ModRM | No64 | Src2DS, em_lseg), | |
a4d4a7c1 | 4394 | G(ByteOp, group11), G(0, group11), |
73fba5f4 | 4395 | /* 0xC8 - 0xCF */ |
612e89f0 | 4396 | I(Stack | SrcImmU16 | Src2ImmByte, em_enter), I(Stack, em_leave), |
16794aaa NA |
4397 | I(ImplicitOps | SrcImmU16, em_ret_far_imm), |
4398 | I(ImplicitOps, em_ret_far), | |
3c6e276f | 4399 | D(ImplicitOps), DI(SrcImmByte, intn), |
db5b0762 | 4400 | D(ImplicitOps | No64), II(ImplicitOps, em_iret, iret), |
73fba5f4 | 4401 | /* 0xD0 - 0xD7 */ |
007a3b54 AK |
4402 | G(Src2One | ByteOp, group2), G(Src2One, group2), |
4403 | G(Src2CL | ByteOp, group2), G(Src2CL, group2), | |
a035d5c6 | 4404 | I(DstAcc | SrcImmUByte | No64, em_aam), |
326f578f PB |
4405 | I(DstAcc | SrcImmUByte | No64, em_aad), |
4406 | F(DstAcc | ByteOp | No64, em_salc), | |
7fa57952 | 4407 | I(DstAcc | SrcXLat | ByteOp, em_mov), |
73fba5f4 | 4408 | /* 0xD8 - 0xDF */ |
045a282c | 4409 | N, E(0, &escape_d9), N, E(0, &escape_db), N, E(0, &escape_dd), N, N, |
73fba5f4 | 4410 | /* 0xE0 - 0xE7 */ |
58b7075d NA |
4411 | X3(I(SrcImmByte | NearBranch, em_loop)), |
4412 | I(SrcImmByte | NearBranch, em_jcxz), | |
d7841a4b TY |
4413 | I2bvIP(SrcImmUByte | DstAcc, em_in, in, check_perm_in), |
4414 | I2bvIP(SrcAcc | DstImmUByte, em_out, out, check_perm_out), | |
73fba5f4 | 4415 | /* 0xE8 - 0xEF */ |
58b7075d NA |
4416 | I(SrcImm | NearBranch, em_call), D(SrcImm | ImplicitOps | NearBranch), |
4417 | I(SrcImmFAddr | No64, em_jmp_far), | |
4418 | D(SrcImmByte | ImplicitOps | NearBranch), | |
d7841a4b TY |
4419 | I2bvIP(SrcDX | DstAcc, em_in, in, check_perm_in), |
4420 | I2bvIP(SrcAcc | DstDX, em_out, out, check_perm_out), | |
73fba5f4 | 4421 | /* 0xF0 - 0xF7 */ |
bf608f88 | 4422 | N, DI(ImplicitOps, icebp), N, N, |
3c6e276f AK |
4423 | DI(ImplicitOps | Priv, hlt), D(ImplicitOps), |
4424 | G(ByteOp, group3), G(0, group3), | |
73fba5f4 | 4425 | /* 0xF8 - 0xFF */ |
f411e6cd TY |
4426 | D(ImplicitOps), D(ImplicitOps), |
4427 | I(ImplicitOps, em_cli), I(ImplicitOps, em_sti), | |
73fba5f4 AK |
4428 | D(ImplicitOps), D(ImplicitOps), G(0, group4), G(0, group5), |
4429 | }; | |
4430 | ||
fd0a0d82 | 4431 | static const struct opcode twobyte_table[256] = { |
73fba5f4 | 4432 | /* 0x00 - 0x0F */ |
dee6bb70 | 4433 | G(0, group6), GD(0, &group7), N, N, |
b51e974f | 4434 | N, I(ImplicitOps | EmulateOnUD, em_syscall), |
db5b0762 | 4435 | II(ImplicitOps | Priv, em_clts, clts), N, |
3c6e276f | 4436 | DI(ImplicitOps | Priv, invd), DI(ImplicitOps | Priv, wbinvd), N, N, |
3f6f1480 | 4437 | N, D(ImplicitOps | ModRM | SrcMem | NoAccess), N, N, |
73fba5f4 | 4438 | /* 0x10 - 0x1F */ |
103f98ea | 4439 | N, N, N, N, N, N, N, N, |
3f6f1480 NA |
4440 | D(ImplicitOps | ModRM | SrcMem | NoAccess), |
4441 | N, N, N, N, N, N, D(ImplicitOps | ModRM | SrcMem | NoAccess), | |
73fba5f4 | 4442 | /* 0x20 - 0x2F */ |
9b88ae99 NA |
4443 | DIP(ModRM | DstMem | Priv | Op3264 | NoMod, cr_read, check_cr_read), |
4444 | DIP(ModRM | DstMem | Priv | Op3264 | NoMod, dr_read, check_dr_read), | |
4445 | IIP(ModRM | SrcMem | Priv | Op3264 | NoMod, em_cr_write, cr_write, | |
4446 | check_cr_write), | |
4447 | IIP(ModRM | SrcMem | Priv | Op3264 | NoMod, em_dr_write, dr_write, | |
4448 | check_dr_write), | |
73fba5f4 | 4449 | N, N, N, N, |
27ce8258 IM |
4450 | GP(ModRM | DstReg | SrcMem | Mov | Sse, &pfx_0f_28_0f_29), |
4451 | GP(ModRM | DstMem | SrcReg | Mov | Sse, &pfx_0f_28_0f_29), | |
d5b77069 | 4452 | N, GP(ModRM | DstMem | SrcReg | Mov | Sse, &pfx_0f_2b), |
3e114eb4 | 4453 | N, N, N, N, |
73fba5f4 | 4454 | /* 0x30 - 0x3F */ |
e1e210b0 | 4455 | II(ImplicitOps | Priv, em_wrmsr, wrmsr), |
8061252e | 4456 | IIP(ImplicitOps, em_rdtsc, rdtsc, check_rdtsc), |
e1e210b0 | 4457 | II(ImplicitOps | Priv, em_rdmsr, rdmsr), |
222d21aa | 4458 | IIP(ImplicitOps, em_rdpmc, rdpmc, check_rdpmc), |
b51e974f BP |
4459 | I(ImplicitOps | EmulateOnUD, em_sysenter), |
4460 | I(ImplicitOps | Priv | EmulateOnUD, em_sysexit), | |
d867162c | 4461 | N, N, |
73fba5f4 AK |
4462 | N, N, N, N, N, N, N, N, |
4463 | /* 0x40 - 0x4F */ | |
140bad89 | 4464 | X16(D(DstReg | SrcMem | ModRM)), |
73fba5f4 AK |
4465 | /* 0x50 - 0x5F */ |
4466 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, | |
4467 | /* 0x60 - 0x6F */ | |
aa97bb48 AK |
4468 | N, N, N, N, |
4469 | N, N, N, N, | |
4470 | N, N, N, N, | |
4471 | N, N, N, GP(SrcMem | DstReg | ModRM | Mov, &pfx_0f_6f_0f_7f), | |
73fba5f4 | 4472 | /* 0x70 - 0x7F */ |
aa97bb48 AK |
4473 | N, N, N, N, |
4474 | N, N, N, N, | |
4475 | N, N, N, N, | |
4476 | N, N, N, GP(SrcReg | DstMem | ModRM | Mov, &pfx_0f_6f_0f_7f), | |
73fba5f4 | 4477 | /* 0x80 - 0x8F */ |
58b7075d | 4478 | X16(D(SrcImm | NearBranch)), |
73fba5f4 | 4479 | /* 0x90 - 0x9F */ |
ee45b58e | 4480 | X16(D(ByteOp | DstMem | SrcNone | ModRM| Mov)), |
73fba5f4 | 4481 | /* 0xA0 - 0xA7 */ |
1cd196ea | 4482 | I(Stack | Src2FS, em_push_sreg), I(Stack | Src2FS, em_pop_sreg), |
11c363ba AK |
4483 | II(ImplicitOps, em_cpuid, cpuid), |
4484 | F(DstMem | SrcReg | ModRM | BitOp | NoWrite, em_bt), | |
0bdea068 AK |
4485 | F(DstMem | SrcReg | Src2ImmByte | ModRM, em_shld), |
4486 | F(DstMem | SrcReg | Src2CL | ModRM, em_shld), N, N, | |
73fba5f4 | 4487 | /* 0xA8 - 0xAF */ |
1cd196ea | 4488 | I(Stack | Src2GS, em_push_sreg), I(Stack | Src2GS, em_pop_sreg), |
89651a3d | 4489 | II(EmulateOnUD | ImplicitOps, em_rsm, rsm), |
11c363ba | 4490 | F(DstMem | SrcReg | ModRM | BitOp | Lock | PageTable, em_bts), |
0bdea068 AK |
4491 | F(DstMem | SrcReg | Src2ImmByte | ModRM, em_shrd), |
4492 | F(DstMem | SrcReg | Src2CL | ModRM, em_shrd), | |
13e457e0 | 4493 | GD(0, &group15), F(DstReg | SrcMem | ModRM, em_imul), |
73fba5f4 | 4494 | /* 0xB0 - 0xB7 */ |
2fcf5c8a | 4495 | I2bv(DstMem | SrcReg | ModRM | Lock | PageTable | SrcWrite, em_cmpxchg), |
d4b4325f | 4496 | I(DstReg | SrcMemFAddr | ModRM | Src2SS, em_lseg), |
11c363ba | 4497 | F(DstMem | SrcReg | ModRM | BitOp | Lock, em_btr), |
d4b4325f AK |
4498 | I(DstReg | SrcMemFAddr | ModRM | Src2FS, em_lseg), |
4499 | I(DstReg | SrcMemFAddr | ModRM | Src2GS, em_lseg), | |
2adb5ad9 | 4500 | D(DstReg | SrcMem8 | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov), |
73fba5f4 AK |
4501 | /* 0xB8 - 0xBF */ |
4502 | N, N, | |
ce7faab2 | 4503 | G(BitOp, group8), |
11c363ba | 4504 | F(DstMem | SrcReg | ModRM | BitOp | Lock | PageTable, em_btc), |
900efe20 NA |
4505 | I(DstReg | SrcMem | ModRM, em_bsf_c), |
4506 | I(DstReg | SrcMem | ModRM, em_bsr_c), | |
2adb5ad9 | 4507 | D(DstReg | SrcMem8 | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov), |
9299836e | 4508 | /* 0xC0 - 0xC7 */ |
e47a5f5f | 4509 | F2bv(DstMem | SrcReg | ModRM | SrcWrite | Lock, em_xadd), |
39f062ff | 4510 | N, ID(0, &instr_dual_0f_c3), |
73fba5f4 | 4511 | N, N, N, GD(0, &group9), |
9299836e AK |
4512 | /* 0xC8 - 0xCF */ |
4513 | X8(I(DstReg, em_bswap)), | |
73fba5f4 AK |
4514 | /* 0xD0 - 0xDF */ |
4515 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, | |
4516 | /* 0xE0 - 0xEF */ | |
0a37027e AW |
4517 | N, N, N, N, N, N, N, GP(SrcReg | DstMem | ModRM | Mov, &pfx_0f_e7), |
4518 | N, N, N, N, N, N, N, N, | |
73fba5f4 AK |
4519 | /* 0xF0 - 0xFF */ |
4520 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N | |
4521 | }; | |
4522 | ||
39f062ff NA |
4523 | static const struct instr_dual instr_dual_0f_38_f0 = { |
4524 | I(DstReg | SrcMem | Mov, em_movbe), N | |
4525 | }; | |
4526 | ||
4527 | static const struct instr_dual instr_dual_0f_38_f1 = { | |
4528 | I(DstMem | SrcReg | Mov, em_movbe), N | |
4529 | }; | |
4530 | ||
0bc5eedb | 4531 | static const struct gprefix three_byte_0f_38_f0 = { |
39f062ff | 4532 | ID(0, &instr_dual_0f_38_f0), N, N, N |
0bc5eedb BP |
4533 | }; |
4534 | ||
4535 | static const struct gprefix three_byte_0f_38_f1 = { | |
39f062ff | 4536 | ID(0, &instr_dual_0f_38_f1), N, N, N |
0bc5eedb BP |
4537 | }; |
4538 | ||
4539 | /* | |
4540 | * Insns below are selected by the prefix which indexed by the third opcode | |
4541 | * byte. | |
4542 | */ | |
4543 | static const struct opcode opcode_map_0f_38[256] = { | |
4544 | /* 0x00 - 0x7f */ | |
4545 | X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), | |
84cffe49 BP |
4546 | /* 0x80 - 0xef */ |
4547 | X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), | |
4548 | /* 0xf0 - 0xf1 */ | |
53bb4f78 NA |
4549 | GP(EmulateOnUD | ModRM, &three_byte_0f_38_f0), |
4550 | GP(EmulateOnUD | ModRM, &three_byte_0f_38_f1), | |
84cffe49 BP |
4551 | /* 0xf2 - 0xff */ |
4552 | N, N, X4(N), X8(N) | |
0bc5eedb BP |
4553 | }; |
4554 | ||
73fba5f4 AK |
4555 | #undef D |
4556 | #undef N | |
4557 | #undef G | |
4558 | #undef GD | |
4559 | #undef I | |
aa97bb48 | 4560 | #undef GP |
01de8b09 | 4561 | #undef EXT |
2276b511 | 4562 | #undef MD |
2b42fce6 | 4563 | #undef ID |
73fba5f4 | 4564 | |
8d8f4e9f | 4565 | #undef D2bv |
f6511935 | 4566 | #undef D2bvIP |
8d8f4e9f | 4567 | #undef I2bv |
d7841a4b | 4568 | #undef I2bvIP |
d67fc27a | 4569 | #undef I6ALU |
8d8f4e9f | 4570 | |
9dac77fa | 4571 | static unsigned imm_size(struct x86_emulate_ctxt *ctxt) |
39f21ee5 AK |
4572 | { |
4573 | unsigned size; | |
4574 | ||
9dac77fa | 4575 | size = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
39f21ee5 AK |
4576 | if (size == 8) |
4577 | size = 4; | |
4578 | return size; | |
4579 | } | |
4580 | ||
4581 | static int decode_imm(struct x86_emulate_ctxt *ctxt, struct operand *op, | |
4582 | unsigned size, bool sign_extension) | |
4583 | { | |
39f21ee5 AK |
4584 | int rc = X86EMUL_CONTINUE; |
4585 | ||
4586 | op->type = OP_IMM; | |
4587 | op->bytes = size; | |
9dac77fa | 4588 | op->addr.mem.ea = ctxt->_eip; |
39f21ee5 AK |
4589 | /* NB. Immediates are sign-extended as necessary. */ |
4590 | switch (op->bytes) { | |
4591 | case 1: | |
e85a1085 | 4592 | op->val = insn_fetch(s8, ctxt); |
39f21ee5 AK |
4593 | break; |
4594 | case 2: | |
e85a1085 | 4595 | op->val = insn_fetch(s16, ctxt); |
39f21ee5 AK |
4596 | break; |
4597 | case 4: | |
e85a1085 | 4598 | op->val = insn_fetch(s32, ctxt); |
39f21ee5 | 4599 | break; |
5e2c6883 NA |
4600 | case 8: |
4601 | op->val = insn_fetch(s64, ctxt); | |
4602 | break; | |
39f21ee5 AK |
4603 | } |
4604 | if (!sign_extension) { | |
4605 | switch (op->bytes) { | |
4606 | case 1: | |
4607 | op->val &= 0xff; | |
4608 | break; | |
4609 | case 2: | |
4610 | op->val &= 0xffff; | |
4611 | break; | |
4612 | case 4: | |
4613 | op->val &= 0xffffffff; | |
4614 | break; | |
4615 | } | |
4616 | } | |
4617 | done: | |
4618 | return rc; | |
4619 | } | |
4620 | ||
a9945549 AK |
4621 | static int decode_operand(struct x86_emulate_ctxt *ctxt, struct operand *op, |
4622 | unsigned d) | |
4623 | { | |
4624 | int rc = X86EMUL_CONTINUE; | |
4625 | ||
4626 | switch (d) { | |
4627 | case OpReg: | |
2adb5ad9 | 4628 | decode_register_operand(ctxt, op); |
a9945549 AK |
4629 | break; |
4630 | case OpImmUByte: | |
608aabe3 | 4631 | rc = decode_imm(ctxt, op, 1, false); |
a9945549 AK |
4632 | break; |
4633 | case OpMem: | |
41ddf978 | 4634 | ctxt->memop.bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
0fe59128 AK |
4635 | mem_common: |
4636 | *op = ctxt->memop; | |
4637 | ctxt->memopp = op; | |
96888977 | 4638 | if (ctxt->d & BitOp) |
a9945549 AK |
4639 | fetch_bit_operand(ctxt); |
4640 | op->orig_val = op->val; | |
4641 | break; | |
41ddf978 | 4642 | case OpMem64: |
aaa05f24 | 4643 | ctxt->memop.bytes = (ctxt->op_bytes == 8) ? 16 : 8; |
41ddf978 | 4644 | goto mem_common; |
a9945549 AK |
4645 | case OpAcc: |
4646 | op->type = OP_REG; | |
4647 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
dd856efa | 4648 | op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX); |
a9945549 AK |
4649 | fetch_register_operand(op); |
4650 | op->orig_val = op->val; | |
4651 | break; | |
820207c8 AK |
4652 | case OpAccLo: |
4653 | op->type = OP_REG; | |
4654 | op->bytes = (ctxt->d & ByteOp) ? 2 : ctxt->op_bytes; | |
4655 | op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX); | |
4656 | fetch_register_operand(op); | |
4657 | op->orig_val = op->val; | |
4658 | break; | |
4659 | case OpAccHi: | |
4660 | if (ctxt->d & ByteOp) { | |
4661 | op->type = OP_NONE; | |
4662 | break; | |
4663 | } | |
4664 | op->type = OP_REG; | |
4665 | op->bytes = ctxt->op_bytes; | |
4666 | op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX); | |
4667 | fetch_register_operand(op); | |
4668 | op->orig_val = op->val; | |
4669 | break; | |
a9945549 AK |
4670 | case OpDI: |
4671 | op->type = OP_MEM; | |
4672 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
4673 | op->addr.mem.ea = | |
01485a22 | 4674 | register_address(ctxt, VCPU_REGS_RDI); |
a9945549 AK |
4675 | op->addr.mem.seg = VCPU_SREG_ES; |
4676 | op->val = 0; | |
b3356bf0 | 4677 | op->count = 1; |
a9945549 AK |
4678 | break; |
4679 | case OpDX: | |
4680 | op->type = OP_REG; | |
4681 | op->bytes = 2; | |
dd856efa | 4682 | op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX); |
a9945549 AK |
4683 | fetch_register_operand(op); |
4684 | break; | |
4dd6a57d | 4685 | case OpCL: |
d29b9d7e | 4686 | op->type = OP_IMM; |
4dd6a57d | 4687 | op->bytes = 1; |
dd856efa | 4688 | op->val = reg_read(ctxt, VCPU_REGS_RCX) & 0xff; |
4dd6a57d AK |
4689 | break; |
4690 | case OpImmByte: | |
4691 | rc = decode_imm(ctxt, op, 1, true); | |
4692 | break; | |
4693 | case OpOne: | |
d29b9d7e | 4694 | op->type = OP_IMM; |
4dd6a57d AK |
4695 | op->bytes = 1; |
4696 | op->val = 1; | |
4697 | break; | |
4698 | case OpImm: | |
4699 | rc = decode_imm(ctxt, op, imm_size(ctxt), true); | |
4700 | break; | |
5e2c6883 NA |
4701 | case OpImm64: |
4702 | rc = decode_imm(ctxt, op, ctxt->op_bytes, true); | |
4703 | break; | |
28867cee AK |
4704 | case OpMem8: |
4705 | ctxt->memop.bytes = 1; | |
660696d1 | 4706 | if (ctxt->memop.type == OP_REG) { |
aa9ac1a6 GN |
4707 | ctxt->memop.addr.reg = decode_register(ctxt, |
4708 | ctxt->modrm_rm, true); | |
660696d1 GN |
4709 | fetch_register_operand(&ctxt->memop); |
4710 | } | |
28867cee | 4711 | goto mem_common; |
0fe59128 AK |
4712 | case OpMem16: |
4713 | ctxt->memop.bytes = 2; | |
4714 | goto mem_common; | |
4715 | case OpMem32: | |
4716 | ctxt->memop.bytes = 4; | |
4717 | goto mem_common; | |
4718 | case OpImmU16: | |
4719 | rc = decode_imm(ctxt, op, 2, false); | |
4720 | break; | |
4721 | case OpImmU: | |
4722 | rc = decode_imm(ctxt, op, imm_size(ctxt), false); | |
4723 | break; | |
4724 | case OpSI: | |
4725 | op->type = OP_MEM; | |
4726 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
4727 | op->addr.mem.ea = | |
01485a22 | 4728 | register_address(ctxt, VCPU_REGS_RSI); |
573e80fe | 4729 | op->addr.mem.seg = ctxt->seg_override; |
0fe59128 | 4730 | op->val = 0; |
b3356bf0 | 4731 | op->count = 1; |
0fe59128 | 4732 | break; |
7fa57952 PB |
4733 | case OpXLat: |
4734 | op->type = OP_MEM; | |
4735 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
4736 | op->addr.mem.ea = | |
01485a22 | 4737 | address_mask(ctxt, |
7fa57952 PB |
4738 | reg_read(ctxt, VCPU_REGS_RBX) + |
4739 | (reg_read(ctxt, VCPU_REGS_RAX) & 0xff)); | |
573e80fe | 4740 | op->addr.mem.seg = ctxt->seg_override; |
7fa57952 PB |
4741 | op->val = 0; |
4742 | break; | |
0fe59128 AK |
4743 | case OpImmFAddr: |
4744 | op->type = OP_IMM; | |
4745 | op->addr.mem.ea = ctxt->_eip; | |
4746 | op->bytes = ctxt->op_bytes + 2; | |
4747 | insn_fetch_arr(op->valptr, op->bytes, ctxt); | |
4748 | break; | |
4749 | case OpMemFAddr: | |
4750 | ctxt->memop.bytes = ctxt->op_bytes + 2; | |
4751 | goto mem_common; | |
c191a7a0 | 4752 | case OpES: |
d29b9d7e | 4753 | op->type = OP_IMM; |
c191a7a0 AK |
4754 | op->val = VCPU_SREG_ES; |
4755 | break; | |
4756 | case OpCS: | |
d29b9d7e | 4757 | op->type = OP_IMM; |
c191a7a0 AK |
4758 | op->val = VCPU_SREG_CS; |
4759 | break; | |
4760 | case OpSS: | |
d29b9d7e | 4761 | op->type = OP_IMM; |
c191a7a0 AK |
4762 | op->val = VCPU_SREG_SS; |
4763 | break; | |
4764 | case OpDS: | |
d29b9d7e | 4765 | op->type = OP_IMM; |
c191a7a0 AK |
4766 | op->val = VCPU_SREG_DS; |
4767 | break; | |
4768 | case OpFS: | |
d29b9d7e | 4769 | op->type = OP_IMM; |
c191a7a0 AK |
4770 | op->val = VCPU_SREG_FS; |
4771 | break; | |
4772 | case OpGS: | |
d29b9d7e | 4773 | op->type = OP_IMM; |
c191a7a0 AK |
4774 | op->val = VCPU_SREG_GS; |
4775 | break; | |
a9945549 AK |
4776 | case OpImplicit: |
4777 | /* Special instructions do their own operand decoding. */ | |
4778 | default: | |
4779 | op->type = OP_NONE; /* Disable writeback. */ | |
4780 | break; | |
4781 | } | |
4782 | ||
4783 | done: | |
4784 | return rc; | |
4785 | } | |
4786 | ||
ef5d75cc | 4787 | int x86_decode_insn(struct x86_emulate_ctxt *ctxt, void *insn, int insn_len) |
dde7e6d1 | 4788 | { |
dde7e6d1 AK |
4789 | int rc = X86EMUL_CONTINUE; |
4790 | int mode = ctxt->mode; | |
46561646 | 4791 | int def_op_bytes, def_ad_bytes, goffset, simd_prefix; |
0d7cdee8 | 4792 | bool op_prefix = false; |
573e80fe | 4793 | bool has_seg_override = false; |
46561646 | 4794 | struct opcode opcode; |
dde7e6d1 | 4795 | |
f09ed83e AK |
4796 | ctxt->memop.type = OP_NONE; |
4797 | ctxt->memopp = NULL; | |
9dac77fa | 4798 | ctxt->_eip = ctxt->eip; |
17052f16 PB |
4799 | ctxt->fetch.ptr = ctxt->fetch.data; |
4800 | ctxt->fetch.end = ctxt->fetch.data + insn_len; | |
1ce19dc1 | 4801 | ctxt->opcode_len = 1; |
dc25e89e | 4802 | if (insn_len > 0) |
9dac77fa | 4803 | memcpy(ctxt->fetch.data, insn, insn_len); |
285ca9e9 | 4804 | else { |
9506d57d | 4805 | rc = __do_insn_fetch_bytes(ctxt, 1); |
285ca9e9 PB |
4806 | if (rc != X86EMUL_CONTINUE) |
4807 | return rc; | |
4808 | } | |
dde7e6d1 AK |
4809 | |
4810 | switch (mode) { | |
4811 | case X86EMUL_MODE_REAL: | |
4812 | case X86EMUL_MODE_VM86: | |
4813 | case X86EMUL_MODE_PROT16: | |
4814 | def_op_bytes = def_ad_bytes = 2; | |
4815 | break; | |
4816 | case X86EMUL_MODE_PROT32: | |
4817 | def_op_bytes = def_ad_bytes = 4; | |
4818 | break; | |
4819 | #ifdef CONFIG_X86_64 | |
4820 | case X86EMUL_MODE_PROT64: | |
4821 | def_op_bytes = 4; | |
4822 | def_ad_bytes = 8; | |
4823 | break; | |
4824 | #endif | |
4825 | default: | |
1d2887e2 | 4826 | return EMULATION_FAILED; |
dde7e6d1 AK |
4827 | } |
4828 | ||
9dac77fa AK |
4829 | ctxt->op_bytes = def_op_bytes; |
4830 | ctxt->ad_bytes = def_ad_bytes; | |
dde7e6d1 AK |
4831 | |
4832 | /* Legacy prefixes. */ | |
4833 | for (;;) { | |
e85a1085 | 4834 | switch (ctxt->b = insn_fetch(u8, ctxt)) { |
dde7e6d1 | 4835 | case 0x66: /* operand-size override */ |
0d7cdee8 | 4836 | op_prefix = true; |
dde7e6d1 | 4837 | /* switch between 2/4 bytes */ |
9dac77fa | 4838 | ctxt->op_bytes = def_op_bytes ^ 6; |
dde7e6d1 AK |
4839 | break; |
4840 | case 0x67: /* address-size override */ | |
4841 | if (mode == X86EMUL_MODE_PROT64) | |
4842 | /* switch between 4/8 bytes */ | |
9dac77fa | 4843 | ctxt->ad_bytes = def_ad_bytes ^ 12; |
dde7e6d1 AK |
4844 | else |
4845 | /* switch between 2/4 bytes */ | |
9dac77fa | 4846 | ctxt->ad_bytes = def_ad_bytes ^ 6; |
dde7e6d1 AK |
4847 | break; |
4848 | case 0x26: /* ES override */ | |
4849 | case 0x2e: /* CS override */ | |
4850 | case 0x36: /* SS override */ | |
4851 | case 0x3e: /* DS override */ | |
573e80fe BD |
4852 | has_seg_override = true; |
4853 | ctxt->seg_override = (ctxt->b >> 3) & 3; | |
dde7e6d1 AK |
4854 | break; |
4855 | case 0x64: /* FS override */ | |
4856 | case 0x65: /* GS override */ | |
573e80fe BD |
4857 | has_seg_override = true; |
4858 | ctxt->seg_override = ctxt->b & 7; | |
dde7e6d1 AK |
4859 | break; |
4860 | case 0x40 ... 0x4f: /* REX */ | |
4861 | if (mode != X86EMUL_MODE_PROT64) | |
4862 | goto done_prefixes; | |
9dac77fa | 4863 | ctxt->rex_prefix = ctxt->b; |
dde7e6d1 AK |
4864 | continue; |
4865 | case 0xf0: /* LOCK */ | |
9dac77fa | 4866 | ctxt->lock_prefix = 1; |
dde7e6d1 AK |
4867 | break; |
4868 | case 0xf2: /* REPNE/REPNZ */ | |
dde7e6d1 | 4869 | case 0xf3: /* REP/REPE/REPZ */ |
9dac77fa | 4870 | ctxt->rep_prefix = ctxt->b; |
dde7e6d1 AK |
4871 | break; |
4872 | default: | |
4873 | goto done_prefixes; | |
4874 | } | |
4875 | ||
4876 | /* Any legacy prefix after a REX prefix nullifies its effect. */ | |
4877 | ||
9dac77fa | 4878 | ctxt->rex_prefix = 0; |
dde7e6d1 AK |
4879 | } |
4880 | ||
4881 | done_prefixes: | |
4882 | ||
4883 | /* REX prefix. */ | |
9dac77fa AK |
4884 | if (ctxt->rex_prefix & 8) |
4885 | ctxt->op_bytes = 8; /* REX.W */ | |
dde7e6d1 AK |
4886 | |
4887 | /* Opcode byte(s). */ | |
9dac77fa | 4888 | opcode = opcode_table[ctxt->b]; |
d3ad6243 | 4889 | /* Two-byte opcode? */ |
9dac77fa | 4890 | if (ctxt->b == 0x0f) { |
1ce19dc1 | 4891 | ctxt->opcode_len = 2; |
e85a1085 | 4892 | ctxt->b = insn_fetch(u8, ctxt); |
9dac77fa | 4893 | opcode = twobyte_table[ctxt->b]; |
0bc5eedb BP |
4894 | |
4895 | /* 0F_38 opcode map */ | |
4896 | if (ctxt->b == 0x38) { | |
4897 | ctxt->opcode_len = 3; | |
4898 | ctxt->b = insn_fetch(u8, ctxt); | |
4899 | opcode = opcode_map_0f_38[ctxt->b]; | |
4900 | } | |
dde7e6d1 | 4901 | } |
9dac77fa | 4902 | ctxt->d = opcode.flags; |
dde7e6d1 | 4903 | |
9f4260e7 TY |
4904 | if (ctxt->d & ModRM) |
4905 | ctxt->modrm = insn_fetch(u8, ctxt); | |
4906 | ||
7fe864dc NA |
4907 | /* vex-prefix instructions are not implemented */ |
4908 | if (ctxt->opcode_len == 1 && (ctxt->b == 0xc5 || ctxt->b == 0xc4) && | |
d14cb5df | 4909 | (mode == X86EMUL_MODE_PROT64 || (ctxt->modrm & 0xc0) == 0xc0)) { |
7fe864dc NA |
4910 | ctxt->d = NotImpl; |
4911 | } | |
4912 | ||
9dac77fa AK |
4913 | while (ctxt->d & GroupMask) { |
4914 | switch (ctxt->d & GroupMask) { | |
46561646 | 4915 | case Group: |
9dac77fa | 4916 | goffset = (ctxt->modrm >> 3) & 7; |
46561646 AK |
4917 | opcode = opcode.u.group[goffset]; |
4918 | break; | |
4919 | case GroupDual: | |
9dac77fa AK |
4920 | goffset = (ctxt->modrm >> 3) & 7; |
4921 | if ((ctxt->modrm >> 6) == 3) | |
46561646 AK |
4922 | opcode = opcode.u.gdual->mod3[goffset]; |
4923 | else | |
4924 | opcode = opcode.u.gdual->mod012[goffset]; | |
4925 | break; | |
4926 | case RMExt: | |
9dac77fa | 4927 | goffset = ctxt->modrm & 7; |
01de8b09 | 4928 | opcode = opcode.u.group[goffset]; |
46561646 AK |
4929 | break; |
4930 | case Prefix: | |
9dac77fa | 4931 | if (ctxt->rep_prefix && op_prefix) |
1d2887e2 | 4932 | return EMULATION_FAILED; |
9dac77fa | 4933 | simd_prefix = op_prefix ? 0x66 : ctxt->rep_prefix; |
46561646 AK |
4934 | switch (simd_prefix) { |
4935 | case 0x00: opcode = opcode.u.gprefix->pfx_no; break; | |
4936 | case 0x66: opcode = opcode.u.gprefix->pfx_66; break; | |
4937 | case 0xf2: opcode = opcode.u.gprefix->pfx_f2; break; | |
4938 | case 0xf3: opcode = opcode.u.gprefix->pfx_f3; break; | |
4939 | } | |
4940 | break; | |
045a282c GN |
4941 | case Escape: |
4942 | if (ctxt->modrm > 0xbf) | |
4943 | opcode = opcode.u.esc->high[ctxt->modrm - 0xc0]; | |
4944 | else | |
4945 | opcode = opcode.u.esc->op[(ctxt->modrm >> 3) & 7]; | |
4946 | break; | |
39f062ff NA |
4947 | case InstrDual: |
4948 | if ((ctxt->modrm >> 6) == 3) | |
4949 | opcode = opcode.u.idual->mod3; | |
4950 | else | |
4951 | opcode = opcode.u.idual->mod012; | |
4952 | break; | |
2276b511 NA |
4953 | case ModeDual: |
4954 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
4955 | opcode = opcode.u.mdual->mode64; | |
4956 | else | |
4957 | opcode = opcode.u.mdual->mode32; | |
4958 | break; | |
46561646 | 4959 | default: |
1d2887e2 | 4960 | return EMULATION_FAILED; |
0d7cdee8 | 4961 | } |
46561646 | 4962 | |
b1ea50b2 | 4963 | ctxt->d &= ~(u64)GroupMask; |
9dac77fa | 4964 | ctxt->d |= opcode.flags; |
0d7cdee8 AK |
4965 | } |
4966 | ||
e24186e0 PB |
4967 | /* Unrecognised? */ |
4968 | if (ctxt->d == 0) | |
4969 | return EMULATION_FAILED; | |
4970 | ||
9dac77fa | 4971 | ctxt->execute = opcode.u.execute; |
dde7e6d1 | 4972 | |
3a6095a0 NA |
4973 | if (unlikely(ctxt->ud) && likely(!(ctxt->d & EmulateOnUD))) |
4974 | return EMULATION_FAILED; | |
4975 | ||
d40a6898 | 4976 | if (unlikely(ctxt->d & |
ed9aad21 NA |
4977 | (NotImpl|Stack|Op3264|Sse|Mmx|Intercept|CheckPerm|NearBranch| |
4978 | No16))) { | |
d40a6898 PB |
4979 | /* |
4980 | * These are copied unconditionally here, and checked unconditionally | |
4981 | * in x86_emulate_insn. | |
4982 | */ | |
4983 | ctxt->check_perm = opcode.check_perm; | |
4984 | ctxt->intercept = opcode.intercept; | |
dde7e6d1 | 4985 | |
d40a6898 PB |
4986 | if (ctxt->d & NotImpl) |
4987 | return EMULATION_FAILED; | |
d867162c | 4988 | |
58b7075d NA |
4989 | if (mode == X86EMUL_MODE_PROT64) { |
4990 | if (ctxt->op_bytes == 4 && (ctxt->d & Stack)) | |
4991 | ctxt->op_bytes = 8; | |
4992 | else if (ctxt->d & NearBranch) | |
4993 | ctxt->op_bytes = 8; | |
4994 | } | |
7f9b4b75 | 4995 | |
d40a6898 PB |
4996 | if (ctxt->d & Op3264) { |
4997 | if (mode == X86EMUL_MODE_PROT64) | |
4998 | ctxt->op_bytes = 8; | |
4999 | else | |
5000 | ctxt->op_bytes = 4; | |
5001 | } | |
5002 | ||
ed9aad21 NA |
5003 | if ((ctxt->d & No16) && ctxt->op_bytes == 2) |
5004 | ctxt->op_bytes = 4; | |
5005 | ||
d40a6898 PB |
5006 | if (ctxt->d & Sse) |
5007 | ctxt->op_bytes = 16; | |
5008 | else if (ctxt->d & Mmx) | |
5009 | ctxt->op_bytes = 8; | |
5010 | } | |
1253791d | 5011 | |
dde7e6d1 | 5012 | /* ModRM and SIB bytes. */ |
9dac77fa | 5013 | if (ctxt->d & ModRM) { |
f09ed83e | 5014 | rc = decode_modrm(ctxt, &ctxt->memop); |
573e80fe BD |
5015 | if (!has_seg_override) { |
5016 | has_seg_override = true; | |
5017 | ctxt->seg_override = ctxt->modrm_seg; | |
5018 | } | |
9dac77fa | 5019 | } else if (ctxt->d & MemAbs) |
f09ed83e | 5020 | rc = decode_abs(ctxt, &ctxt->memop); |
dde7e6d1 AK |
5021 | if (rc != X86EMUL_CONTINUE) |
5022 | goto done; | |
5023 | ||
573e80fe BD |
5024 | if (!has_seg_override) |
5025 | ctxt->seg_override = VCPU_SREG_DS; | |
dde7e6d1 | 5026 | |
573e80fe | 5027 | ctxt->memop.addr.mem.seg = ctxt->seg_override; |
dde7e6d1 | 5028 | |
dde7e6d1 AK |
5029 | /* |
5030 | * Decode and fetch the source operand: register, memory | |
5031 | * or immediate. | |
5032 | */ | |
0fe59128 | 5033 | rc = decode_operand(ctxt, &ctxt->src, (ctxt->d >> SrcShift) & OpMask); |
39f21ee5 AK |
5034 | if (rc != X86EMUL_CONTINUE) |
5035 | goto done; | |
5036 | ||
dde7e6d1 AK |
5037 | /* |
5038 | * Decode and fetch the second source operand: register, memory | |
5039 | * or immediate. | |
5040 | */ | |
4dd6a57d | 5041 | rc = decode_operand(ctxt, &ctxt->src2, (ctxt->d >> Src2Shift) & OpMask); |
39f21ee5 AK |
5042 | if (rc != X86EMUL_CONTINUE) |
5043 | goto done; | |
5044 | ||
dde7e6d1 | 5045 | /* Decode and fetch the destination operand: register or memory. */ |
a9945549 | 5046 | rc = decode_operand(ctxt, &ctxt->dst, (ctxt->d >> DstShift) & OpMask); |
dde7e6d1 | 5047 | |
41061cdb | 5048 | if (ctxt->rip_relative) |
1c1c35ae NA |
5049 | ctxt->memopp->addr.mem.ea = address_mask(ctxt, |
5050 | ctxt->memopp->addr.mem.ea + ctxt->_eip); | |
cb16c348 | 5051 | |
a430c916 | 5052 | done: |
1d2887e2 | 5053 | return (rc != X86EMUL_CONTINUE) ? EMULATION_FAILED : EMULATION_OK; |
dde7e6d1 AK |
5054 | } |
5055 | ||
1cb3f3ae XG |
5056 | bool x86_page_table_writing_insn(struct x86_emulate_ctxt *ctxt) |
5057 | { | |
5058 | return ctxt->d & PageTable; | |
5059 | } | |
5060 | ||
3e2f65d5 GN |
5061 | static bool string_insn_completed(struct x86_emulate_ctxt *ctxt) |
5062 | { | |
3e2f65d5 GN |
5063 | /* The second termination condition only applies for REPE |
5064 | * and REPNE. Test if the repeat string operation prefix is | |
5065 | * REPE/REPZ or REPNE/REPNZ and if it's the case it tests the | |
5066 | * corresponding termination condition according to: | |
5067 | * - if REPE/REPZ and ZF = 0 then done | |
5068 | * - if REPNE/REPNZ and ZF = 1 then done | |
5069 | */ | |
9dac77fa AK |
5070 | if (((ctxt->b == 0xa6) || (ctxt->b == 0xa7) || |
5071 | (ctxt->b == 0xae) || (ctxt->b == 0xaf)) | |
5072 | && (((ctxt->rep_prefix == REPE_PREFIX) && | |
0efb0440 | 5073 | ((ctxt->eflags & X86_EFLAGS_ZF) == 0)) |
9dac77fa | 5074 | || ((ctxt->rep_prefix == REPNE_PREFIX) && |
0efb0440 | 5075 | ((ctxt->eflags & X86_EFLAGS_ZF) == X86_EFLAGS_ZF)))) |
3e2f65d5 GN |
5076 | return true; |
5077 | ||
5078 | return false; | |
5079 | } | |
5080 | ||
cbe2c9d3 AK |
5081 | static int flush_pending_x87_faults(struct x86_emulate_ctxt *ctxt) |
5082 | { | |
5083 | bool fault = false; | |
5084 | ||
5085 | ctxt->ops->get_fpu(ctxt); | |
5086 | asm volatile("1: fwait \n\t" | |
5087 | "2: \n\t" | |
5088 | ".pushsection .fixup,\"ax\" \n\t" | |
5089 | "3: \n\t" | |
5090 | "movb $1, %[fault] \n\t" | |
5091 | "jmp 2b \n\t" | |
5092 | ".popsection \n\t" | |
5093 | _ASM_EXTABLE(1b, 3b) | |
38e8a2dd | 5094 | : [fault]"+qm"(fault)); |
cbe2c9d3 AK |
5095 | ctxt->ops->put_fpu(ctxt); |
5096 | ||
5097 | if (unlikely(fault)) | |
5098 | return emulate_exception(ctxt, MF_VECTOR, 0, false); | |
5099 | ||
5100 | return X86EMUL_CONTINUE; | |
5101 | } | |
5102 | ||
5103 | static void fetch_possible_mmx_operand(struct x86_emulate_ctxt *ctxt, | |
5104 | struct operand *op) | |
5105 | { | |
5106 | if (op->type == OP_MM) | |
5107 | read_mmx_reg(ctxt, &op->mm_val, op->addr.mm); | |
5108 | } | |
5109 | ||
e28bbd44 AK |
5110 | static int fastop(struct x86_emulate_ctxt *ctxt, void (*fop)(struct fastop *)) |
5111 | { | |
4548f63e | 5112 | register void *__sp asm(_ASM_SP); |
e28bbd44 | 5113 | ulong flags = (ctxt->eflags & EFLAGS_MASK) | X86_EFLAGS_IF; |
4548f63e | 5114 | |
b9fa409b AK |
5115 | if (!(ctxt->d & ByteOp)) |
5116 | fop += __ffs(ctxt->dst.bytes) * FASTOP_SIZE; | |
4548f63e | 5117 | |
e28bbd44 | 5118 | asm("push %[flags]; popf; call *%[fastop]; pushf; pop %[flags]\n" |
b8c0b6ae | 5119 | : "+a"(ctxt->dst.val), "+d"(ctxt->src.val), [flags]"+D"(flags), |
4548f63e | 5120 | [fastop]"+S"(fop), "+r"(__sp) |
b8c0b6ae | 5121 | : "c"(ctxt->src2.val)); |
4548f63e | 5122 | |
e28bbd44 | 5123 | ctxt->eflags = (ctxt->eflags & ~EFLAGS_MASK) | (flags & EFLAGS_MASK); |
b8c0b6ae AK |
5124 | if (!fop) /* exception is returned in fop variable */ |
5125 | return emulate_de(ctxt); | |
e28bbd44 AK |
5126 | return X86EMUL_CONTINUE; |
5127 | } | |
dd856efa | 5128 | |
1498507a BD |
5129 | void init_decode_cache(struct x86_emulate_ctxt *ctxt) |
5130 | { | |
573e80fe BD |
5131 | memset(&ctxt->rip_relative, 0, |
5132 | (void *)&ctxt->modrm - (void *)&ctxt->rip_relative); | |
1498507a | 5133 | |
1498507a BD |
5134 | ctxt->io_read.pos = 0; |
5135 | ctxt->io_read.end = 0; | |
1498507a BD |
5136 | ctxt->mem_read.end = 0; |
5137 | } | |
5138 | ||
7b105ca2 | 5139 | int x86_emulate_insn(struct x86_emulate_ctxt *ctxt) |
8b4caf66 | 5140 | { |
0225fb50 | 5141 | const struct x86_emulate_ops *ops = ctxt->ops; |
1b30eaa8 | 5142 | int rc = X86EMUL_CONTINUE; |
9dac77fa | 5143 | int saved_dst_type = ctxt->dst.type; |
8b4caf66 | 5144 | |
9dac77fa | 5145 | ctxt->mem_read.pos = 0; |
310b5d30 | 5146 | |
e24186e0 PB |
5147 | /* LOCK prefix is allowed only with some instructions */ |
5148 | if (ctxt->lock_prefix && (!(ctxt->d & Lock) || ctxt->dst.type != OP_MEM)) { | |
35d3d4a1 | 5149 | rc = emulate_ud(ctxt); |
1161624f GN |
5150 | goto done; |
5151 | } | |
5152 | ||
e24186e0 | 5153 | if ((ctxt->d & SrcMask) == SrcMemFAddr && ctxt->src.type != OP_MEM) { |
35d3d4a1 | 5154 | rc = emulate_ud(ctxt); |
d380a5e4 GN |
5155 | goto done; |
5156 | } | |
5157 | ||
d40a6898 PB |
5158 | if (unlikely(ctxt->d & |
5159 | (No64|Undefined|Sse|Mmx|Intercept|CheckPerm|Priv|Prot|String))) { | |
5160 | if ((ctxt->mode == X86EMUL_MODE_PROT64 && (ctxt->d & No64)) || | |
5161 | (ctxt->d & Undefined)) { | |
5162 | rc = emulate_ud(ctxt); | |
5163 | goto done; | |
5164 | } | |
1253791d | 5165 | |
d40a6898 PB |
5166 | if (((ctxt->d & (Sse|Mmx)) && ((ops->get_cr(ctxt, 0) & X86_CR0_EM))) |
5167 | || ((ctxt->d & Sse) && !(ops->get_cr(ctxt, 4) & X86_CR4_OSFXSR))) { | |
5168 | rc = emulate_ud(ctxt); | |
cbe2c9d3 | 5169 | goto done; |
d40a6898 | 5170 | } |
cbe2c9d3 | 5171 | |
d40a6898 PB |
5172 | if ((ctxt->d & (Sse|Mmx)) && (ops->get_cr(ctxt, 0) & X86_CR0_TS)) { |
5173 | rc = emulate_nm(ctxt); | |
c4f035c6 | 5174 | goto done; |
d40a6898 | 5175 | } |
c4f035c6 | 5176 | |
d40a6898 PB |
5177 | if (ctxt->d & Mmx) { |
5178 | rc = flush_pending_x87_faults(ctxt); | |
5179 | if (rc != X86EMUL_CONTINUE) | |
5180 | goto done; | |
5181 | /* | |
5182 | * Now that we know the fpu is exception safe, we can fetch | |
5183 | * operands from it. | |
5184 | */ | |
5185 | fetch_possible_mmx_operand(ctxt, &ctxt->src); | |
5186 | fetch_possible_mmx_operand(ctxt, &ctxt->src2); | |
5187 | if (!(ctxt->d & Mov)) | |
5188 | fetch_possible_mmx_operand(ctxt, &ctxt->dst); | |
5189 | } | |
e92805ac | 5190 | |
a584539b | 5191 | if (unlikely(ctxt->emul_flags & X86EMUL_GUEST_MASK) && ctxt->intercept) { |
d40a6898 PB |
5192 | rc = emulator_check_intercept(ctxt, ctxt->intercept, |
5193 | X86_ICPT_PRE_EXCEPT); | |
5194 | if (rc != X86EMUL_CONTINUE) | |
5195 | goto done; | |
5196 | } | |
8ea7d6ae | 5197 | |
64a38292 NA |
5198 | /* Instruction can only be executed in protected mode */ |
5199 | if ((ctxt->d & Prot) && ctxt->mode < X86EMUL_MODE_PROT16) { | |
5200 | rc = emulate_ud(ctxt); | |
5201 | goto done; | |
5202 | } | |
5203 | ||
d40a6898 PB |
5204 | /* Privileged instruction can be executed only in CPL=0 */ |
5205 | if ((ctxt->d & Priv) && ops->cpl(ctxt)) { | |
68efa764 NA |
5206 | if (ctxt->d & PrivUD) |
5207 | rc = emulate_ud(ctxt); | |
5208 | else | |
5209 | rc = emulate_gp(ctxt, 0); | |
d09beabd | 5210 | goto done; |
d40a6898 | 5211 | } |
d09beabd | 5212 | |
d40a6898 | 5213 | /* Do instruction specific permission checks */ |
685bbf4a | 5214 | if (ctxt->d & CheckPerm) { |
d40a6898 PB |
5215 | rc = ctxt->check_perm(ctxt); |
5216 | if (rc != X86EMUL_CONTINUE) | |
5217 | goto done; | |
5218 | } | |
5219 | ||
a584539b | 5220 | if (unlikely(ctxt->emul_flags & X86EMUL_GUEST_MASK) && (ctxt->d & Intercept)) { |
d40a6898 PB |
5221 | rc = emulator_check_intercept(ctxt, ctxt->intercept, |
5222 | X86_ICPT_POST_EXCEPT); | |
5223 | if (rc != X86EMUL_CONTINUE) | |
5224 | goto done; | |
5225 | } | |
5226 | ||
5227 | if (ctxt->rep_prefix && (ctxt->d & String)) { | |
5228 | /* All REP prefixes have the same first termination condition */ | |
5229 | if (address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0) { | |
428e3d08 | 5230 | string_registers_quirk(ctxt); |
d40a6898 | 5231 | ctxt->eip = ctxt->_eip; |
0efb0440 | 5232 | ctxt->eflags &= ~X86_EFLAGS_RF; |
d40a6898 PB |
5233 | goto done; |
5234 | } | |
b9fa9d6b | 5235 | } |
b9fa9d6b AK |
5236 | } |
5237 | ||
9dac77fa AK |
5238 | if ((ctxt->src.type == OP_MEM) && !(ctxt->d & NoAccess)) { |
5239 | rc = segmented_read(ctxt, ctxt->src.addr.mem, | |
5240 | ctxt->src.valptr, ctxt->src.bytes); | |
b60d513c | 5241 | if (rc != X86EMUL_CONTINUE) |
8b4caf66 | 5242 | goto done; |
9dac77fa | 5243 | ctxt->src.orig_val64 = ctxt->src.val64; |
8b4caf66 LV |
5244 | } |
5245 | ||
9dac77fa AK |
5246 | if (ctxt->src2.type == OP_MEM) { |
5247 | rc = segmented_read(ctxt, ctxt->src2.addr.mem, | |
5248 | &ctxt->src2.val, ctxt->src2.bytes); | |
e35b7b9c GN |
5249 | if (rc != X86EMUL_CONTINUE) |
5250 | goto done; | |
5251 | } | |
5252 | ||
9dac77fa | 5253 | if ((ctxt->d & DstMask) == ImplicitOps) |
8b4caf66 LV |
5254 | goto special_insn; |
5255 | ||
5256 | ||
9dac77fa | 5257 | if ((ctxt->dst.type == OP_MEM) && !(ctxt->d & Mov)) { |
69f55cb1 | 5258 | /* optimisation - avoid slow emulated read if Mov */ |
9dac77fa AK |
5259 | rc = segmented_read(ctxt, ctxt->dst.addr.mem, |
5260 | &ctxt->dst.val, ctxt->dst.bytes); | |
c205fb7d | 5261 | if (rc != X86EMUL_CONTINUE) { |
d44e1212 PB |
5262 | if (!(ctxt->d & NoWrite) && |
5263 | rc == X86EMUL_PROPAGATE_FAULT && | |
c205fb7d NA |
5264 | ctxt->exception.vector == PF_VECTOR) |
5265 | ctxt->exception.error_code |= PFERR_WRITE_MASK; | |
69f55cb1 | 5266 | goto done; |
c205fb7d | 5267 | } |
038e51de | 5268 | } |
4ff6f8e6 PB |
5269 | /* Copy full 64-bit value for CMPXCHG8B. */ |
5270 | ctxt->dst.orig_val64 = ctxt->dst.val64; | |
038e51de | 5271 | |
018a98db AK |
5272 | special_insn: |
5273 | ||
a584539b | 5274 | if (unlikely(ctxt->emul_flags & X86EMUL_GUEST_MASK) && (ctxt->d & Intercept)) { |
9dac77fa | 5275 | rc = emulator_check_intercept(ctxt, ctxt->intercept, |
8a76d7f2 | 5276 | X86_ICPT_POST_MEMACCESS); |
c4f035c6 AK |
5277 | if (rc != X86EMUL_CONTINUE) |
5278 | goto done; | |
5279 | } | |
5280 | ||
b9a1ecb9 | 5281 | if (ctxt->rep_prefix && (ctxt->d & String)) |
0efb0440 | 5282 | ctxt->eflags |= X86_EFLAGS_RF; |
b9a1ecb9 | 5283 | else |
0efb0440 | 5284 | ctxt->eflags &= ~X86_EFLAGS_RF; |
4467c3f1 | 5285 | |
9dac77fa | 5286 | if (ctxt->execute) { |
e28bbd44 AK |
5287 | if (ctxt->d & Fastop) { |
5288 | void (*fop)(struct fastop *) = (void *)ctxt->execute; | |
5289 | rc = fastop(ctxt, fop); | |
5290 | if (rc != X86EMUL_CONTINUE) | |
5291 | goto done; | |
5292 | goto writeback; | |
5293 | } | |
9dac77fa | 5294 | rc = ctxt->execute(ctxt); |
ef65c889 AK |
5295 | if (rc != X86EMUL_CONTINUE) |
5296 | goto done; | |
5297 | goto writeback; | |
5298 | } | |
5299 | ||
1ce19dc1 | 5300 | if (ctxt->opcode_len == 2) |
6aa8b732 | 5301 | goto twobyte_insn; |
0bc5eedb BP |
5302 | else if (ctxt->opcode_len == 3) |
5303 | goto threebyte_insn; | |
6aa8b732 | 5304 | |
9dac77fa | 5305 | switch (ctxt->b) { |
b2833e3c | 5306 | case 0x70 ... 0x7f: /* jcc (short) */ |
9dac77fa | 5307 | if (test_cc(ctxt->b, ctxt->eflags)) |
234f3ce4 | 5308 | rc = jmp_rel(ctxt, ctxt->src.val); |
018a98db | 5309 | break; |
7e0b54b1 | 5310 | case 0x8d: /* lea r16/r32, m */ |
9dac77fa | 5311 | ctxt->dst.val = ctxt->src.addr.mem.ea; |
7e0b54b1 | 5312 | break; |
3d9e77df | 5313 | case 0x90 ... 0x97: /* nop / xchg reg, rax */ |
dd856efa | 5314 | if (ctxt->dst.addr.reg == reg_rmw(ctxt, VCPU_REGS_RAX)) |
a825f5cc NA |
5315 | ctxt->dst.type = OP_NONE; |
5316 | else | |
5317 | rc = em_xchg(ctxt); | |
e4f973ae | 5318 | break; |
e8b6fa70 | 5319 | case 0x98: /* cbw/cwde/cdqe */ |
9dac77fa AK |
5320 | switch (ctxt->op_bytes) { |
5321 | case 2: ctxt->dst.val = (s8)ctxt->dst.val; break; | |
5322 | case 4: ctxt->dst.val = (s16)ctxt->dst.val; break; | |
5323 | case 8: ctxt->dst.val = (s32)ctxt->dst.val; break; | |
e8b6fa70 WY |
5324 | } |
5325 | break; | |
6e154e56 | 5326 | case 0xcc: /* int3 */ |
5c5df76b TY |
5327 | rc = emulate_int(ctxt, 3); |
5328 | break; | |
6e154e56 | 5329 | case 0xcd: /* int n */ |
9dac77fa | 5330 | rc = emulate_int(ctxt, ctxt->src.val); |
6e154e56 MG |
5331 | break; |
5332 | case 0xce: /* into */ | |
0efb0440 | 5333 | if (ctxt->eflags & X86_EFLAGS_OF) |
5c5df76b | 5334 | rc = emulate_int(ctxt, 4); |
6e154e56 | 5335 | break; |
1a52e051 | 5336 | case 0xe9: /* jmp rel */ |
db5b0762 | 5337 | case 0xeb: /* jmp rel short */ |
234f3ce4 | 5338 | rc = jmp_rel(ctxt, ctxt->src.val); |
9dac77fa | 5339 | ctxt->dst.type = OP_NONE; /* Disable writeback. */ |
1a52e051 | 5340 | break; |
111de5d6 | 5341 | case 0xf4: /* hlt */ |
6c3287f7 | 5342 | ctxt->ops->halt(ctxt); |
19fdfa0d | 5343 | break; |
111de5d6 AK |
5344 | case 0xf5: /* cmc */ |
5345 | /* complement carry flag from eflags reg */ | |
0efb0440 | 5346 | ctxt->eflags ^= X86_EFLAGS_CF; |
111de5d6 AK |
5347 | break; |
5348 | case 0xf8: /* clc */ | |
0efb0440 | 5349 | ctxt->eflags &= ~X86_EFLAGS_CF; |
111de5d6 | 5350 | break; |
8744aa9a | 5351 | case 0xf9: /* stc */ |
0efb0440 | 5352 | ctxt->eflags |= X86_EFLAGS_CF; |
8744aa9a | 5353 | break; |
fb4616f4 | 5354 | case 0xfc: /* cld */ |
0efb0440 | 5355 | ctxt->eflags &= ~X86_EFLAGS_DF; |
fb4616f4 MG |
5356 | break; |
5357 | case 0xfd: /* std */ | |
0efb0440 | 5358 | ctxt->eflags |= X86_EFLAGS_DF; |
fb4616f4 | 5359 | break; |
91269b8f AK |
5360 | default: |
5361 | goto cannot_emulate; | |
6aa8b732 | 5362 | } |
018a98db | 5363 | |
7d9ddaed AK |
5364 | if (rc != X86EMUL_CONTINUE) |
5365 | goto done; | |
5366 | ||
018a98db | 5367 | writeback: |
fb32b1ed AK |
5368 | if (ctxt->d & SrcWrite) { |
5369 | BUG_ON(ctxt->src.type == OP_MEM || ctxt->src.type == OP_MEM_STR); | |
5370 | rc = writeback(ctxt, &ctxt->src); | |
5371 | if (rc != X86EMUL_CONTINUE) | |
5372 | goto done; | |
5373 | } | |
ee212297 NA |
5374 | if (!(ctxt->d & NoWrite)) { |
5375 | rc = writeback(ctxt, &ctxt->dst); | |
5376 | if (rc != X86EMUL_CONTINUE) | |
5377 | goto done; | |
5378 | } | |
018a98db | 5379 | |
5cd21917 GN |
5380 | /* |
5381 | * restore dst type in case the decoding will be reused | |
5382 | * (happens for string instruction ) | |
5383 | */ | |
9dac77fa | 5384 | ctxt->dst.type = saved_dst_type; |
5cd21917 | 5385 | |
9dac77fa | 5386 | if ((ctxt->d & SrcMask) == SrcSI) |
f3bd64c6 | 5387 | string_addr_inc(ctxt, VCPU_REGS_RSI, &ctxt->src); |
a682e354 | 5388 | |
9dac77fa | 5389 | if ((ctxt->d & DstMask) == DstDI) |
f3bd64c6 | 5390 | string_addr_inc(ctxt, VCPU_REGS_RDI, &ctxt->dst); |
d9271123 | 5391 | |
9dac77fa | 5392 | if (ctxt->rep_prefix && (ctxt->d & String)) { |
b3356bf0 | 5393 | unsigned int count; |
9dac77fa | 5394 | struct read_cache *r = &ctxt->io_read; |
b3356bf0 GN |
5395 | if ((ctxt->d & SrcMask) == SrcSI) |
5396 | count = ctxt->src.count; | |
5397 | else | |
5398 | count = ctxt->dst.count; | |
01485a22 | 5399 | register_address_increment(ctxt, VCPU_REGS_RCX, -count); |
3e2f65d5 | 5400 | |
d2ddd1c4 GN |
5401 | if (!string_insn_completed(ctxt)) { |
5402 | /* | |
5403 | * Re-enter guest when pio read ahead buffer is empty | |
5404 | * or, if it is not used, after each 1024 iteration. | |
5405 | */ | |
dd856efa | 5406 | if ((r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) && |
d2ddd1c4 GN |
5407 | (r->end == 0 || r->end != r->pos)) { |
5408 | /* | |
5409 | * Reset read cache. Usually happens before | |
5410 | * decode, but since instruction is restarted | |
5411 | * we have to do it here. | |
5412 | */ | |
9dac77fa | 5413 | ctxt->mem_read.end = 0; |
dd856efa | 5414 | writeback_registers(ctxt); |
d2ddd1c4 GN |
5415 | return EMULATION_RESTART; |
5416 | } | |
5417 | goto done; /* skip rip writeback */ | |
0fa6ccbd | 5418 | } |
0efb0440 | 5419 | ctxt->eflags &= ~X86_EFLAGS_RF; |
5cd21917 | 5420 | } |
d2ddd1c4 | 5421 | |
9dac77fa | 5422 | ctxt->eip = ctxt->_eip; |
018a98db AK |
5423 | |
5424 | done: | |
e0ad0b47 PB |
5425 | if (rc == X86EMUL_PROPAGATE_FAULT) { |
5426 | WARN_ON(ctxt->exception.vector > 0x1f); | |
da9cb575 | 5427 | ctxt->have_exception = true; |
e0ad0b47 | 5428 | } |
775fde86 JR |
5429 | if (rc == X86EMUL_INTERCEPTED) |
5430 | return EMULATION_INTERCEPTED; | |
5431 | ||
dd856efa AK |
5432 | if (rc == X86EMUL_CONTINUE) |
5433 | writeback_registers(ctxt); | |
5434 | ||
d2ddd1c4 | 5435 | return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK; |
6aa8b732 AK |
5436 | |
5437 | twobyte_insn: | |
9dac77fa | 5438 | switch (ctxt->b) { |
018a98db | 5439 | case 0x09: /* wbinvd */ |
cfb22375 | 5440 | (ctxt->ops->wbinvd)(ctxt); |
f5f48ee1 SY |
5441 | break; |
5442 | case 0x08: /* invd */ | |
018a98db AK |
5443 | case 0x0d: /* GrpP (prefetch) */ |
5444 | case 0x18: /* Grp16 (prefetch/nop) */ | |
103f98ea | 5445 | case 0x1f: /* nop */ |
018a98db AK |
5446 | break; |
5447 | case 0x20: /* mov cr, reg */ | |
9dac77fa | 5448 | ctxt->dst.val = ops->get_cr(ctxt, ctxt->modrm_reg); |
018a98db | 5449 | break; |
6aa8b732 | 5450 | case 0x21: /* mov from dr to reg */ |
9dac77fa | 5451 | ops->get_dr(ctxt, ctxt->modrm_reg, &ctxt->dst.val); |
6aa8b732 | 5452 | break; |
6aa8b732 | 5453 | case 0x40 ... 0x4f: /* cmov */ |
140bad89 NA |
5454 | if (test_cc(ctxt->b, ctxt->eflags)) |
5455 | ctxt->dst.val = ctxt->src.val; | |
b91aa14d | 5456 | else if (ctxt->op_bytes != 4) |
9dac77fa | 5457 | ctxt->dst.type = OP_NONE; /* no writeback */ |
6aa8b732 | 5458 | break; |
b2833e3c | 5459 | case 0x80 ... 0x8f: /* jnz rel, etc*/ |
9dac77fa | 5460 | if (test_cc(ctxt->b, ctxt->eflags)) |
234f3ce4 | 5461 | rc = jmp_rel(ctxt, ctxt->src.val); |
018a98db | 5462 | break; |
ee45b58e | 5463 | case 0x90 ... 0x9f: /* setcc r/m8 */ |
9dac77fa | 5464 | ctxt->dst.val = test_cc(ctxt->b, ctxt->eflags); |
ee45b58e | 5465 | break; |
6aa8b732 | 5466 | case 0xb6 ... 0xb7: /* movzx */ |
9dac77fa | 5467 | ctxt->dst.bytes = ctxt->op_bytes; |
361cad2b | 5468 | ctxt->dst.val = (ctxt->src.bytes == 1) ? (u8) ctxt->src.val |
9dac77fa | 5469 | : (u16) ctxt->src.val; |
6aa8b732 | 5470 | break; |
6aa8b732 | 5471 | case 0xbe ... 0xbf: /* movsx */ |
9dac77fa | 5472 | ctxt->dst.bytes = ctxt->op_bytes; |
361cad2b | 5473 | ctxt->dst.val = (ctxt->src.bytes == 1) ? (s8) ctxt->src.val : |
9dac77fa | 5474 | (s16) ctxt->src.val; |
6aa8b732 | 5475 | break; |
91269b8f AK |
5476 | default: |
5477 | goto cannot_emulate; | |
6aa8b732 | 5478 | } |
7d9ddaed | 5479 | |
0bc5eedb BP |
5480 | threebyte_insn: |
5481 | ||
7d9ddaed AK |
5482 | if (rc != X86EMUL_CONTINUE) |
5483 | goto done; | |
5484 | ||
6aa8b732 AK |
5485 | goto writeback; |
5486 | ||
5487 | cannot_emulate: | |
a0c0ab2f | 5488 | return EMULATION_FAILED; |
6aa8b732 | 5489 | } |
dd856efa AK |
5490 | |
5491 | void emulator_invalidate_register_cache(struct x86_emulate_ctxt *ctxt) | |
5492 | { | |
5493 | invalidate_registers(ctxt); | |
5494 | } | |
5495 | ||
5496 | void emulator_writeback_register_cache(struct x86_emulate_ctxt *ctxt) | |
5497 | { | |
5498 | writeback_registers(ctxt); | |
5499 | } |