Commit | Line | Data |
---|---|---|
97222cc8 ED |
1 | |
2 | /* | |
3 | * Local APIC virtualization | |
4 | * | |
5 | * Copyright (C) 2006 Qumranet, Inc. | |
6 | * Copyright (C) 2007 Novell | |
7 | * Copyright (C) 2007 Intel | |
9611c187 | 8 | * Copyright 2009 Red Hat, Inc. and/or its affiliates. |
97222cc8 ED |
9 | * |
10 | * Authors: | |
11 | * Dor Laor <dor.laor@qumranet.com> | |
12 | * Gregory Haskins <ghaskins@novell.com> | |
13 | * Yaozu (Eddie) Dong <eddie.dong@intel.com> | |
14 | * | |
15 | * Based on Xen 3.1 code, Copyright (c) 2004, Intel Corporation. | |
16 | * | |
17 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
18 | * the COPYING file in the top-level directory. | |
19 | */ | |
20 | ||
edf88417 | 21 | #include <linux/kvm_host.h> |
97222cc8 ED |
22 | #include <linux/kvm.h> |
23 | #include <linux/mm.h> | |
24 | #include <linux/highmem.h> | |
25 | #include <linux/smp.h> | |
26 | #include <linux/hrtimer.h> | |
27 | #include <linux/io.h> | |
28 | #include <linux/module.h> | |
6f6d6a1a | 29 | #include <linux/math64.h> |
5a0e3ad6 | 30 | #include <linux/slab.h> |
97222cc8 ED |
31 | #include <asm/processor.h> |
32 | #include <asm/msr.h> | |
33 | #include <asm/page.h> | |
34 | #include <asm/current.h> | |
35 | #include <asm/apicdef.h> | |
d0659d94 | 36 | #include <asm/delay.h> |
60063497 | 37 | #include <linux/atomic.h> |
c5cc421b | 38 | #include <linux/jump_label.h> |
5fdbf976 | 39 | #include "kvm_cache_regs.h" |
97222cc8 | 40 | #include "irq.h" |
229456fc | 41 | #include "trace.h" |
fc61b800 | 42 | #include "x86.h" |
00b27a3e | 43 | #include "cpuid.h" |
97222cc8 | 44 | |
b682b814 MT |
45 | #ifndef CONFIG_X86_64 |
46 | #define mod_64(x, y) ((x) - (y) * div64_u64(x, y)) | |
47 | #else | |
48 | #define mod_64(x, y) ((x) % (y)) | |
49 | #endif | |
50 | ||
97222cc8 ED |
51 | #define PRId64 "d" |
52 | #define PRIx64 "llx" | |
53 | #define PRIu64 "u" | |
54 | #define PRIo64 "o" | |
55 | ||
56 | #define APIC_BUS_CYCLE_NS 1 | |
57 | ||
58 | /* #define apic_debug(fmt,arg...) printk(KERN_WARNING fmt,##arg) */ | |
59 | #define apic_debug(fmt, arg...) | |
60 | ||
61 | #define APIC_LVT_NUM 6 | |
62 | /* 14 is the version for Xeon and Pentium 8.4.8*/ | |
63 | #define APIC_VERSION (0x14UL | ((APIC_LVT_NUM - 1) << 16)) | |
64 | #define LAPIC_MMIO_LENGTH (1 << 12) | |
65 | /* followed define is not in apicdef.h */ | |
66 | #define APIC_SHORT_MASK 0xc0000 | |
67 | #define APIC_DEST_NOSHORT 0x0 | |
68 | #define APIC_DEST_MASK 0x800 | |
69 | #define MAX_APIC_VECTOR 256 | |
ecba9a52 | 70 | #define APIC_VECTORS_PER_REG 32 |
97222cc8 | 71 | |
394457a9 NA |
72 | #define APIC_BROADCAST 0xFF |
73 | #define X2APIC_BROADCAST 0xFFFFFFFFul | |
74 | ||
97222cc8 ED |
75 | #define VEC_POS(v) ((v) & (32 - 1)) |
76 | #define REG_POS(v) (((v) >> 5) << 4) | |
ad312c7c | 77 | |
97222cc8 ED |
78 | static inline void apic_set_reg(struct kvm_lapic *apic, int reg_off, u32 val) |
79 | { | |
80 | *((u32 *) (apic->regs + reg_off)) = val; | |
81 | } | |
82 | ||
a0c9a822 MT |
83 | static inline int apic_test_vector(int vec, void *bitmap) |
84 | { | |
85 | return test_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
86 | } | |
87 | ||
10606919 YZ |
88 | bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector) |
89 | { | |
90 | struct kvm_lapic *apic = vcpu->arch.apic; | |
91 | ||
92 | return apic_test_vector(vector, apic->regs + APIC_ISR) || | |
93 | apic_test_vector(vector, apic->regs + APIC_IRR); | |
94 | } | |
95 | ||
97222cc8 ED |
96 | static inline void apic_set_vector(int vec, void *bitmap) |
97 | { | |
98 | set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
99 | } | |
100 | ||
101 | static inline void apic_clear_vector(int vec, void *bitmap) | |
102 | { | |
103 | clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
104 | } | |
105 | ||
8680b94b MT |
106 | static inline int __apic_test_and_set_vector(int vec, void *bitmap) |
107 | { | |
108 | return __test_and_set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
109 | } | |
110 | ||
111 | static inline int __apic_test_and_clear_vector(int vec, void *bitmap) | |
112 | { | |
113 | return __test_and_clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
114 | } | |
115 | ||
c5cc421b | 116 | struct static_key_deferred apic_hw_disabled __read_mostly; |
f8c1ea10 GN |
117 | struct static_key_deferred apic_sw_disabled __read_mostly; |
118 | ||
97222cc8 ED |
119 | static inline int apic_enabled(struct kvm_lapic *apic) |
120 | { | |
c48f1496 | 121 | return kvm_apic_sw_enabled(apic) && kvm_apic_hw_enabled(apic); |
54e9818f GN |
122 | } |
123 | ||
97222cc8 ED |
124 | #define LVT_MASK \ |
125 | (APIC_LVT_MASKED | APIC_SEND_PENDING | APIC_VECTOR_MASK) | |
126 | ||
127 | #define LINT_MASK \ | |
128 | (LVT_MASK | APIC_MODE_MASK | APIC_INPUT_POLARITY | \ | |
129 | APIC_LVT_REMOTE_IRR | APIC_LVT_LEVEL_TRIGGER) | |
130 | ||
131 | static inline int kvm_apic_id(struct kvm_lapic *apic) | |
132 | { | |
c48f1496 | 133 | return (kvm_apic_get_reg(apic, APIC_ID) >> 24) & 0xff; |
97222cc8 ED |
134 | } |
135 | ||
3548a259 RK |
136 | /* The logical map is definitely wrong if we have multiple |
137 | * modes at the same time. (Physical map is always right.) | |
138 | */ | |
139 | static inline bool kvm_apic_logical_map_valid(struct kvm_apic_map *map) | |
140 | { | |
141 | return !(map->mode & (map->mode - 1)); | |
142 | } | |
143 | ||
3b5a5ffa RK |
144 | static inline void |
145 | apic_logical_id(struct kvm_apic_map *map, u32 dest_id, u16 *cid, u16 *lid) | |
146 | { | |
147 | unsigned lid_bits; | |
148 | ||
149 | BUILD_BUG_ON(KVM_APIC_MODE_XAPIC_CLUSTER != 4); | |
150 | BUILD_BUG_ON(KVM_APIC_MODE_XAPIC_FLAT != 8); | |
151 | BUILD_BUG_ON(KVM_APIC_MODE_X2APIC != 16); | |
152 | lid_bits = map->mode; | |
153 | ||
154 | *cid = dest_id >> lid_bits; | |
155 | *lid = dest_id & ((1 << lid_bits) - 1); | |
156 | } | |
157 | ||
1e08ec4a GN |
158 | static void recalculate_apic_map(struct kvm *kvm) |
159 | { | |
160 | struct kvm_apic_map *new, *old = NULL; | |
161 | struct kvm_vcpu *vcpu; | |
162 | int i; | |
163 | ||
164 | new = kzalloc(sizeof(struct kvm_apic_map), GFP_KERNEL); | |
165 | ||
166 | mutex_lock(&kvm->arch.apic_map_lock); | |
167 | ||
168 | if (!new) | |
169 | goto out; | |
170 | ||
173beedc NA |
171 | kvm_for_each_vcpu(i, vcpu, kvm) { |
172 | struct kvm_lapic *apic = vcpu->arch.apic; | |
173 | u16 cid, lid; | |
25995e5b | 174 | u32 ldr, aid; |
1e08ec4a | 175 | |
df04d1d1 RK |
176 | if (!kvm_apic_present(vcpu)) |
177 | continue; | |
178 | ||
25995e5b | 179 | aid = kvm_apic_id(apic); |
1e08ec4a | 180 | ldr = kvm_apic_get_reg(apic, APIC_LDR); |
1e08ec4a | 181 | |
25995e5b RK |
182 | if (aid < ARRAY_SIZE(new->phys_map)) |
183 | new->phys_map[aid] = apic; | |
3548a259 | 184 | |
3b5a5ffa RK |
185 | if (apic_x2apic_mode(apic)) { |
186 | new->mode |= KVM_APIC_MODE_X2APIC; | |
187 | } else if (ldr) { | |
188 | ldr = GET_APIC_LOGICAL_ID(ldr); | |
189 | if (kvm_apic_get_reg(apic, APIC_DFR) == APIC_DFR_FLAT) | |
190 | new->mode |= KVM_APIC_MODE_XAPIC_FLAT; | |
191 | else | |
192 | new->mode |= KVM_APIC_MODE_XAPIC_CLUSTER; | |
193 | } | |
194 | ||
195 | if (!kvm_apic_logical_map_valid(new)) | |
3548a259 RK |
196 | continue; |
197 | ||
3b5a5ffa RK |
198 | apic_logical_id(new, ldr, &cid, &lid); |
199 | ||
25995e5b | 200 | if (lid && cid < ARRAY_SIZE(new->logical_map)) |
1e08ec4a GN |
201 | new->logical_map[cid][ffs(lid) - 1] = apic; |
202 | } | |
203 | out: | |
204 | old = rcu_dereference_protected(kvm->arch.apic_map, | |
205 | lockdep_is_held(&kvm->arch.apic_map_lock)); | |
206 | rcu_assign_pointer(kvm->arch.apic_map, new); | |
207 | mutex_unlock(&kvm->arch.apic_map_lock); | |
208 | ||
209 | if (old) | |
210 | kfree_rcu(old, rcu); | |
c7c9c56c | 211 | |
b053b2ae | 212 | kvm_make_scan_ioapic_request(kvm); |
1e08ec4a GN |
213 | } |
214 | ||
1e1b6c26 NA |
215 | static inline void apic_set_spiv(struct kvm_lapic *apic, u32 val) |
216 | { | |
e462755c | 217 | bool enabled = val & APIC_SPIV_APIC_ENABLED; |
1e1b6c26 NA |
218 | |
219 | apic_set_reg(apic, APIC_SPIV, val); | |
e462755c RK |
220 | |
221 | if (enabled != apic->sw_enabled) { | |
222 | apic->sw_enabled = enabled; | |
223 | if (enabled) { | |
1e1b6c26 NA |
224 | static_key_slow_dec_deferred(&apic_sw_disabled); |
225 | recalculate_apic_map(apic->vcpu->kvm); | |
226 | } else | |
227 | static_key_slow_inc(&apic_sw_disabled.key); | |
228 | } | |
229 | } | |
230 | ||
1e08ec4a GN |
231 | static inline void kvm_apic_set_id(struct kvm_lapic *apic, u8 id) |
232 | { | |
233 | apic_set_reg(apic, APIC_ID, id << 24); | |
234 | recalculate_apic_map(apic->vcpu->kvm); | |
235 | } | |
236 | ||
237 | static inline void kvm_apic_set_ldr(struct kvm_lapic *apic, u32 id) | |
238 | { | |
239 | apic_set_reg(apic, APIC_LDR, id); | |
240 | recalculate_apic_map(apic->vcpu->kvm); | |
241 | } | |
242 | ||
257b9a5f RK |
243 | static inline void kvm_apic_set_x2apic_id(struct kvm_lapic *apic, u8 id) |
244 | { | |
245 | u32 ldr = ((id >> 4) << 16) | (1 << (id & 0xf)); | |
246 | ||
247 | apic_set_reg(apic, APIC_ID, id << 24); | |
248 | apic_set_reg(apic, APIC_LDR, ldr); | |
249 | recalculate_apic_map(apic->vcpu->kvm); | |
250 | } | |
251 | ||
97222cc8 ED |
252 | static inline int apic_lvt_enabled(struct kvm_lapic *apic, int lvt_type) |
253 | { | |
c48f1496 | 254 | return !(kvm_apic_get_reg(apic, lvt_type) & APIC_LVT_MASKED); |
97222cc8 ED |
255 | } |
256 | ||
257 | static inline int apic_lvt_vector(struct kvm_lapic *apic, int lvt_type) | |
258 | { | |
c48f1496 | 259 | return kvm_apic_get_reg(apic, lvt_type) & APIC_VECTOR_MASK; |
97222cc8 ED |
260 | } |
261 | ||
a3e06bbe LJ |
262 | static inline int apic_lvtt_oneshot(struct kvm_lapic *apic) |
263 | { | |
f30ebc31 | 264 | return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_ONESHOT; |
a3e06bbe LJ |
265 | } |
266 | ||
97222cc8 ED |
267 | static inline int apic_lvtt_period(struct kvm_lapic *apic) |
268 | { | |
f30ebc31 | 269 | return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_PERIODIC; |
a3e06bbe LJ |
270 | } |
271 | ||
272 | static inline int apic_lvtt_tscdeadline(struct kvm_lapic *apic) | |
273 | { | |
f30ebc31 | 274 | return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_TSCDEADLINE; |
97222cc8 ED |
275 | } |
276 | ||
cc6e462c JK |
277 | static inline int apic_lvt_nmi_mode(u32 lvt_val) |
278 | { | |
279 | return (lvt_val & (APIC_MODE_MASK | APIC_LVT_MASKED)) == APIC_DM_NMI; | |
280 | } | |
281 | ||
fc61b800 GN |
282 | void kvm_apic_set_version(struct kvm_vcpu *vcpu) |
283 | { | |
284 | struct kvm_lapic *apic = vcpu->arch.apic; | |
285 | struct kvm_cpuid_entry2 *feat; | |
286 | u32 v = APIC_VERSION; | |
287 | ||
c48f1496 | 288 | if (!kvm_vcpu_has_lapic(vcpu)) |
fc61b800 GN |
289 | return; |
290 | ||
291 | feat = kvm_find_cpuid_entry(apic->vcpu, 0x1, 0); | |
292 | if (feat && (feat->ecx & (1 << (X86_FEATURE_X2APIC & 31)))) | |
293 | v |= APIC_LVR_DIRECTED_EOI; | |
294 | apic_set_reg(apic, APIC_LVR, v); | |
295 | } | |
296 | ||
f1d24831 | 297 | static const unsigned int apic_lvt_mask[APIC_LVT_NUM] = { |
a3e06bbe | 298 | LVT_MASK , /* part LVTT mask, timer mode mask added at runtime */ |
97222cc8 ED |
299 | LVT_MASK | APIC_MODE_MASK, /* LVTTHMR */ |
300 | LVT_MASK | APIC_MODE_MASK, /* LVTPC */ | |
301 | LINT_MASK, LINT_MASK, /* LVT0-1 */ | |
302 | LVT_MASK /* LVTERR */ | |
303 | }; | |
304 | ||
305 | static int find_highest_vector(void *bitmap) | |
306 | { | |
ecba9a52 TY |
307 | int vec; |
308 | u32 *reg; | |
97222cc8 | 309 | |
ecba9a52 TY |
310 | for (vec = MAX_APIC_VECTOR - APIC_VECTORS_PER_REG; |
311 | vec >= 0; vec -= APIC_VECTORS_PER_REG) { | |
312 | reg = bitmap + REG_POS(vec); | |
313 | if (*reg) | |
314 | return fls(*reg) - 1 + vec; | |
315 | } | |
97222cc8 | 316 | |
ecba9a52 | 317 | return -1; |
97222cc8 ED |
318 | } |
319 | ||
8680b94b MT |
320 | static u8 count_vectors(void *bitmap) |
321 | { | |
ecba9a52 TY |
322 | int vec; |
323 | u32 *reg; | |
8680b94b | 324 | u8 count = 0; |
ecba9a52 TY |
325 | |
326 | for (vec = 0; vec < MAX_APIC_VECTOR; vec += APIC_VECTORS_PER_REG) { | |
327 | reg = bitmap + REG_POS(vec); | |
328 | count += hweight32(*reg); | |
329 | } | |
330 | ||
8680b94b MT |
331 | return count; |
332 | } | |
333 | ||
705699a1 | 334 | void __kvm_apic_update_irr(u32 *pir, void *regs) |
a20ed54d YZ |
335 | { |
336 | u32 i, pir_val; | |
a20ed54d YZ |
337 | |
338 | for (i = 0; i <= 7; i++) { | |
339 | pir_val = xchg(&pir[i], 0); | |
340 | if (pir_val) | |
705699a1 | 341 | *((u32 *)(regs + APIC_IRR + i * 0x10)) |= pir_val; |
a20ed54d YZ |
342 | } |
343 | } | |
705699a1 WV |
344 | EXPORT_SYMBOL_GPL(__kvm_apic_update_irr); |
345 | ||
346 | void kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir) | |
347 | { | |
348 | struct kvm_lapic *apic = vcpu->arch.apic; | |
349 | ||
350 | __kvm_apic_update_irr(pir, apic->regs); | |
351 | } | |
a20ed54d YZ |
352 | EXPORT_SYMBOL_GPL(kvm_apic_update_irr); |
353 | ||
11f5cc05 | 354 | static inline void apic_set_irr(int vec, struct kvm_lapic *apic) |
97222cc8 | 355 | { |
11f5cc05 | 356 | apic_set_vector(vec, apic->regs + APIC_IRR); |
f210f757 NA |
357 | /* |
358 | * irr_pending must be true if any interrupt is pending; set it after | |
359 | * APIC_IRR to avoid race with apic_clear_irr | |
360 | */ | |
361 | apic->irr_pending = true; | |
97222cc8 ED |
362 | } |
363 | ||
33e4c686 | 364 | static inline int apic_search_irr(struct kvm_lapic *apic) |
97222cc8 | 365 | { |
33e4c686 | 366 | return find_highest_vector(apic->regs + APIC_IRR); |
97222cc8 ED |
367 | } |
368 | ||
369 | static inline int apic_find_highest_irr(struct kvm_lapic *apic) | |
370 | { | |
371 | int result; | |
372 | ||
c7c9c56c YZ |
373 | /* |
374 | * Note that irr_pending is just a hint. It will be always | |
375 | * true with virtual interrupt delivery enabled. | |
376 | */ | |
33e4c686 GN |
377 | if (!apic->irr_pending) |
378 | return -1; | |
379 | ||
5a71785d | 380 | kvm_x86_ops->sync_pir_to_irr(apic->vcpu); |
33e4c686 | 381 | result = apic_search_irr(apic); |
97222cc8 ED |
382 | ASSERT(result == -1 || result >= 16); |
383 | ||
384 | return result; | |
385 | } | |
386 | ||
33e4c686 GN |
387 | static inline void apic_clear_irr(int vec, struct kvm_lapic *apic) |
388 | { | |
56cc2406 WL |
389 | struct kvm_vcpu *vcpu; |
390 | ||
391 | vcpu = apic->vcpu; | |
392 | ||
d50ab6c1 | 393 | if (unlikely(kvm_vcpu_apic_vid_enabled(vcpu))) { |
56cc2406 | 394 | /* try to update RVI */ |
f210f757 | 395 | apic_clear_vector(vec, apic->regs + APIC_IRR); |
56cc2406 | 396 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
f210f757 NA |
397 | } else { |
398 | apic->irr_pending = false; | |
399 | apic_clear_vector(vec, apic->regs + APIC_IRR); | |
400 | if (apic_search_irr(apic) != -1) | |
401 | apic->irr_pending = true; | |
56cc2406 | 402 | } |
33e4c686 GN |
403 | } |
404 | ||
8680b94b MT |
405 | static inline void apic_set_isr(int vec, struct kvm_lapic *apic) |
406 | { | |
56cc2406 WL |
407 | struct kvm_vcpu *vcpu; |
408 | ||
409 | if (__apic_test_and_set_vector(vec, apic->regs + APIC_ISR)) | |
410 | return; | |
411 | ||
412 | vcpu = apic->vcpu; | |
fc57ac2c | 413 | |
8680b94b | 414 | /* |
56cc2406 WL |
415 | * With APIC virtualization enabled, all caching is disabled |
416 | * because the processor can modify ISR under the hood. Instead | |
417 | * just set SVI. | |
8680b94b | 418 | */ |
b4eef9b3 | 419 | if (unlikely(kvm_x86_ops->hwapic_isr_update)) |
56cc2406 WL |
420 | kvm_x86_ops->hwapic_isr_update(vcpu->kvm, vec); |
421 | else { | |
422 | ++apic->isr_count; | |
423 | BUG_ON(apic->isr_count > MAX_APIC_VECTOR); | |
424 | /* | |
425 | * ISR (in service register) bit is set when injecting an interrupt. | |
426 | * The highest vector is injected. Thus the latest bit set matches | |
427 | * the highest bit in ISR. | |
428 | */ | |
429 | apic->highest_isr_cache = vec; | |
430 | } | |
8680b94b MT |
431 | } |
432 | ||
fc57ac2c PB |
433 | static inline int apic_find_highest_isr(struct kvm_lapic *apic) |
434 | { | |
435 | int result; | |
436 | ||
437 | /* | |
438 | * Note that isr_count is always 1, and highest_isr_cache | |
439 | * is always -1, with APIC virtualization enabled. | |
440 | */ | |
441 | if (!apic->isr_count) | |
442 | return -1; | |
443 | if (likely(apic->highest_isr_cache != -1)) | |
444 | return apic->highest_isr_cache; | |
445 | ||
446 | result = find_highest_vector(apic->regs + APIC_ISR); | |
447 | ASSERT(result == -1 || result >= 16); | |
448 | ||
449 | return result; | |
450 | } | |
451 | ||
8680b94b MT |
452 | static inline void apic_clear_isr(int vec, struct kvm_lapic *apic) |
453 | { | |
fc57ac2c PB |
454 | struct kvm_vcpu *vcpu; |
455 | if (!__apic_test_and_clear_vector(vec, apic->regs + APIC_ISR)) | |
456 | return; | |
457 | ||
458 | vcpu = apic->vcpu; | |
459 | ||
460 | /* | |
461 | * We do get here for APIC virtualization enabled if the guest | |
462 | * uses the Hyper-V APIC enlightenment. In this case we may need | |
463 | * to trigger a new interrupt delivery by writing the SVI field; | |
464 | * on the other hand isr_count and highest_isr_cache are unused | |
465 | * and must be left alone. | |
466 | */ | |
b4eef9b3 | 467 | if (unlikely(kvm_x86_ops->hwapic_isr_update)) |
fc57ac2c PB |
468 | kvm_x86_ops->hwapic_isr_update(vcpu->kvm, |
469 | apic_find_highest_isr(apic)); | |
470 | else { | |
8680b94b | 471 | --apic->isr_count; |
fc57ac2c PB |
472 | BUG_ON(apic->isr_count < 0); |
473 | apic->highest_isr_cache = -1; | |
474 | } | |
8680b94b MT |
475 | } |
476 | ||
6e5d865c YS |
477 | int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu) |
478 | { | |
6e5d865c YS |
479 | int highest_irr; |
480 | ||
33e4c686 GN |
481 | /* This may race with setting of irr in __apic_accept_irq() and |
482 | * value returned may be wrong, but kvm_vcpu_kick() in __apic_accept_irq | |
483 | * will cause vmexit immediately and the value will be recalculated | |
484 | * on the next vmentry. | |
485 | */ | |
c48f1496 | 486 | if (!kvm_vcpu_has_lapic(vcpu)) |
6e5d865c | 487 | return 0; |
54e9818f | 488 | highest_irr = apic_find_highest_irr(vcpu->arch.apic); |
6e5d865c YS |
489 | |
490 | return highest_irr; | |
491 | } | |
6e5d865c | 492 | |
6da7e3f6 | 493 | static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode, |
b4f2225c YZ |
494 | int vector, int level, int trig_mode, |
495 | unsigned long *dest_map); | |
6da7e3f6 | 496 | |
b4f2225c YZ |
497 | int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq, |
498 | unsigned long *dest_map) | |
97222cc8 | 499 | { |
ad312c7c | 500 | struct kvm_lapic *apic = vcpu->arch.apic; |
8be5453f | 501 | |
58c2dde1 | 502 | return __apic_accept_irq(apic, irq->delivery_mode, irq->vector, |
b4f2225c | 503 | irq->level, irq->trig_mode, dest_map); |
97222cc8 ED |
504 | } |
505 | ||
ae7a2a3f MT |
506 | static int pv_eoi_put_user(struct kvm_vcpu *vcpu, u8 val) |
507 | { | |
508 | ||
509 | return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, &val, | |
510 | sizeof(val)); | |
511 | } | |
512 | ||
513 | static int pv_eoi_get_user(struct kvm_vcpu *vcpu, u8 *val) | |
514 | { | |
515 | ||
516 | return kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, val, | |
517 | sizeof(*val)); | |
518 | } | |
519 | ||
520 | static inline bool pv_eoi_enabled(struct kvm_vcpu *vcpu) | |
521 | { | |
522 | return vcpu->arch.pv_eoi.msr_val & KVM_MSR_ENABLED; | |
523 | } | |
524 | ||
525 | static bool pv_eoi_get_pending(struct kvm_vcpu *vcpu) | |
526 | { | |
527 | u8 val; | |
528 | if (pv_eoi_get_user(vcpu, &val) < 0) | |
529 | apic_debug("Can't read EOI MSR value: 0x%llx\n", | |
96893977 | 530 | (unsigned long long)vcpu->arch.pv_eoi.msr_val); |
ae7a2a3f MT |
531 | return val & 0x1; |
532 | } | |
533 | ||
534 | static void pv_eoi_set_pending(struct kvm_vcpu *vcpu) | |
535 | { | |
536 | if (pv_eoi_put_user(vcpu, KVM_PV_EOI_ENABLED) < 0) { | |
537 | apic_debug("Can't set EOI MSR value: 0x%llx\n", | |
96893977 | 538 | (unsigned long long)vcpu->arch.pv_eoi.msr_val); |
ae7a2a3f MT |
539 | return; |
540 | } | |
541 | __set_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention); | |
542 | } | |
543 | ||
544 | static void pv_eoi_clr_pending(struct kvm_vcpu *vcpu) | |
545 | { | |
546 | if (pv_eoi_put_user(vcpu, KVM_PV_EOI_DISABLED) < 0) { | |
547 | apic_debug("Can't clear EOI MSR value: 0x%llx\n", | |
96893977 | 548 | (unsigned long long)vcpu->arch.pv_eoi.msr_val); |
ae7a2a3f MT |
549 | return; |
550 | } | |
551 | __clear_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention); | |
552 | } | |
553 | ||
97222cc8 ED |
554 | static void apic_update_ppr(struct kvm_lapic *apic) |
555 | { | |
3842d135 | 556 | u32 tpr, isrv, ppr, old_ppr; |
97222cc8 ED |
557 | int isr; |
558 | ||
c48f1496 GN |
559 | old_ppr = kvm_apic_get_reg(apic, APIC_PROCPRI); |
560 | tpr = kvm_apic_get_reg(apic, APIC_TASKPRI); | |
97222cc8 ED |
561 | isr = apic_find_highest_isr(apic); |
562 | isrv = (isr != -1) ? isr : 0; | |
563 | ||
564 | if ((tpr & 0xf0) >= (isrv & 0xf0)) | |
565 | ppr = tpr & 0xff; | |
566 | else | |
567 | ppr = isrv & 0xf0; | |
568 | ||
569 | apic_debug("vlapic %p, ppr 0x%x, isr 0x%x, isrv 0x%x", | |
570 | apic, ppr, isr, isrv); | |
571 | ||
3842d135 AK |
572 | if (old_ppr != ppr) { |
573 | apic_set_reg(apic, APIC_PROCPRI, ppr); | |
83bcacb1 AK |
574 | if (ppr < old_ppr) |
575 | kvm_make_request(KVM_REQ_EVENT, apic->vcpu); | |
3842d135 | 576 | } |
97222cc8 ED |
577 | } |
578 | ||
579 | static void apic_set_tpr(struct kvm_lapic *apic, u32 tpr) | |
580 | { | |
581 | apic_set_reg(apic, APIC_TASKPRI, tpr); | |
582 | apic_update_ppr(apic); | |
583 | } | |
584 | ||
03d2249e | 585 | static bool kvm_apic_broadcast(struct kvm_lapic *apic, u32 mda) |
394457a9 | 586 | { |
03d2249e RK |
587 | if (apic_x2apic_mode(apic)) |
588 | return mda == X2APIC_BROADCAST; | |
589 | ||
590 | return GET_APIC_DEST_FIELD(mda) == APIC_BROADCAST; | |
394457a9 NA |
591 | } |
592 | ||
03d2249e | 593 | static bool kvm_apic_match_physical_addr(struct kvm_lapic *apic, u32 mda) |
97222cc8 | 594 | { |
03d2249e RK |
595 | if (kvm_apic_broadcast(apic, mda)) |
596 | return true; | |
597 | ||
598 | if (apic_x2apic_mode(apic)) | |
599 | return mda == kvm_apic_id(apic); | |
600 | ||
601 | return mda == SET_APIC_DEST_FIELD(kvm_apic_id(apic)); | |
97222cc8 ED |
602 | } |
603 | ||
52c233a4 | 604 | static bool kvm_apic_match_logical_addr(struct kvm_lapic *apic, u32 mda) |
97222cc8 | 605 | { |
0105d1a5 GN |
606 | u32 logical_id; |
607 | ||
394457a9 | 608 | if (kvm_apic_broadcast(apic, mda)) |
9368b567 | 609 | return true; |
394457a9 | 610 | |
9368b567 | 611 | logical_id = kvm_apic_get_reg(apic, APIC_LDR); |
97222cc8 | 612 | |
9368b567 | 613 | if (apic_x2apic_mode(apic)) |
8a395363 RK |
614 | return ((logical_id >> 16) == (mda >> 16)) |
615 | && (logical_id & mda & 0xffff) != 0; | |
97222cc8 | 616 | |
9368b567 | 617 | logical_id = GET_APIC_LOGICAL_ID(logical_id); |
03d2249e | 618 | mda = GET_APIC_DEST_FIELD(mda); |
97222cc8 | 619 | |
c48f1496 | 620 | switch (kvm_apic_get_reg(apic, APIC_DFR)) { |
97222cc8 | 621 | case APIC_DFR_FLAT: |
9368b567 | 622 | return (logical_id & mda) != 0; |
97222cc8 | 623 | case APIC_DFR_CLUSTER: |
9368b567 RK |
624 | return ((logical_id >> 4) == (mda >> 4)) |
625 | && (logical_id & mda & 0xf) != 0; | |
97222cc8 | 626 | default: |
7712de87 | 627 | apic_debug("Bad DFR vcpu %d: %08x\n", |
c48f1496 | 628 | apic->vcpu->vcpu_id, kvm_apic_get_reg(apic, APIC_DFR)); |
9368b567 | 629 | return false; |
97222cc8 | 630 | } |
97222cc8 ED |
631 | } |
632 | ||
03d2249e RK |
633 | /* KVM APIC implementation has two quirks |
634 | * - dest always begins at 0 while xAPIC MDA has offset 24, | |
635 | * - IOxAPIC messages have to be delivered (directly) to x2APIC. | |
636 | */ | |
637 | static u32 kvm_apic_mda(unsigned int dest_id, struct kvm_lapic *source, | |
638 | struct kvm_lapic *target) | |
639 | { | |
640 | bool ipi = source != NULL; | |
641 | bool x2apic_mda = apic_x2apic_mode(ipi ? source : target); | |
642 | ||
643 | if (!ipi && dest_id == APIC_BROADCAST && x2apic_mda) | |
644 | return X2APIC_BROADCAST; | |
645 | ||
646 | return x2apic_mda ? dest_id : SET_APIC_DEST_FIELD(dest_id); | |
647 | } | |
648 | ||
52c233a4 | 649 | bool kvm_apic_match_dest(struct kvm_vcpu *vcpu, struct kvm_lapic *source, |
394457a9 | 650 | int short_hand, unsigned int dest, int dest_mode) |
97222cc8 | 651 | { |
ad312c7c | 652 | struct kvm_lapic *target = vcpu->arch.apic; |
03d2249e | 653 | u32 mda = kvm_apic_mda(dest, source, target); |
97222cc8 ED |
654 | |
655 | apic_debug("target %p, source %p, dest 0x%x, " | |
343f94fe | 656 | "dest_mode 0x%x, short_hand 0x%x\n", |
97222cc8 ED |
657 | target, source, dest, dest_mode, short_hand); |
658 | ||
bd371396 | 659 | ASSERT(target); |
97222cc8 ED |
660 | switch (short_hand) { |
661 | case APIC_DEST_NOSHORT: | |
3697f302 | 662 | if (dest_mode == APIC_DEST_PHYSICAL) |
03d2249e | 663 | return kvm_apic_match_physical_addr(target, mda); |
343f94fe | 664 | else |
03d2249e | 665 | return kvm_apic_match_logical_addr(target, mda); |
97222cc8 | 666 | case APIC_DEST_SELF: |
9368b567 | 667 | return target == source; |
97222cc8 | 668 | case APIC_DEST_ALLINC: |
9368b567 | 669 | return true; |
97222cc8 | 670 | case APIC_DEST_ALLBUT: |
9368b567 | 671 | return target != source; |
97222cc8 | 672 | default: |
7712de87 JK |
673 | apic_debug("kvm: apic: Bad dest shorthand value %x\n", |
674 | short_hand); | |
9368b567 | 675 | return false; |
97222cc8 | 676 | } |
97222cc8 ED |
677 | } |
678 | ||
1e08ec4a | 679 | bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src, |
b4f2225c | 680 | struct kvm_lapic_irq *irq, int *r, unsigned long *dest_map) |
1e08ec4a GN |
681 | { |
682 | struct kvm_apic_map *map; | |
683 | unsigned long bitmap = 1; | |
684 | struct kvm_lapic **dst; | |
685 | int i; | |
bea15428 | 686 | bool ret, x2apic_ipi; |
1e08ec4a GN |
687 | |
688 | *r = -1; | |
689 | ||
690 | if (irq->shorthand == APIC_DEST_SELF) { | |
b4f2225c | 691 | *r = kvm_apic_set_irq(src->vcpu, irq, dest_map); |
1e08ec4a GN |
692 | return true; |
693 | } | |
694 | ||
695 | if (irq->shorthand) | |
696 | return false; | |
697 | ||
bea15428 | 698 | x2apic_ipi = src && apic_x2apic_mode(src); |
9ea369b0 RK |
699 | if (irq->dest_id == (x2apic_ipi ? X2APIC_BROADCAST : APIC_BROADCAST)) |
700 | return false; | |
701 | ||
bea15428 | 702 | ret = true; |
1e08ec4a GN |
703 | rcu_read_lock(); |
704 | map = rcu_dereference(kvm->arch.apic_map); | |
705 | ||
bea15428 PB |
706 | if (!map) { |
707 | ret = false; | |
1e08ec4a | 708 | goto out; |
bea15428 | 709 | } |
698f9755 | 710 | |
3697f302 | 711 | if (irq->dest_mode == APIC_DEST_PHYSICAL) { |
fa834e91 RK |
712 | if (irq->dest_id >= ARRAY_SIZE(map->phys_map)) |
713 | goto out; | |
714 | ||
715 | dst = &map->phys_map[irq->dest_id]; | |
1e08ec4a | 716 | } else { |
3548a259 RK |
717 | u16 cid; |
718 | ||
719 | if (!kvm_apic_logical_map_valid(map)) { | |
720 | ret = false; | |
721 | goto out; | |
722 | } | |
723 | ||
3b5a5ffa | 724 | apic_logical_id(map, irq->dest_id, &cid, (u16 *)&bitmap); |
45c3094a RK |
725 | |
726 | if (cid >= ARRAY_SIZE(map->logical_map)) | |
727 | goto out; | |
1e08ec4a | 728 | |
45c3094a | 729 | dst = map->logical_map[cid]; |
1e08ec4a | 730 | |
d1ebdbf9 | 731 | if (kvm_lowest_prio_delivery(irq)) { |
1e08ec4a GN |
732 | int l = -1; |
733 | for_each_set_bit(i, &bitmap, 16) { | |
734 | if (!dst[i]) | |
735 | continue; | |
736 | if (l < 0) | |
737 | l = i; | |
738 | else if (kvm_apic_compare_prio(dst[i]->vcpu, dst[l]->vcpu) < 0) | |
739 | l = i; | |
740 | } | |
741 | ||
742 | bitmap = (l >= 0) ? 1 << l : 0; | |
743 | } | |
744 | } | |
745 | ||
746 | for_each_set_bit(i, &bitmap, 16) { | |
747 | if (!dst[i]) | |
748 | continue; | |
749 | if (*r < 0) | |
750 | *r = 0; | |
b4f2225c | 751 | *r += kvm_apic_set_irq(dst[i]->vcpu, irq, dest_map); |
1e08ec4a | 752 | } |
1e08ec4a GN |
753 | out: |
754 | rcu_read_unlock(); | |
755 | return ret; | |
756 | } | |
757 | ||
8feb4a04 FW |
758 | bool kvm_intr_is_single_vcpu_fast(struct kvm *kvm, struct kvm_lapic_irq *irq, |
759 | struct kvm_vcpu **dest_vcpu) | |
760 | { | |
761 | struct kvm_apic_map *map; | |
762 | bool ret = false; | |
763 | struct kvm_lapic *dst = NULL; | |
764 | ||
765 | if (irq->shorthand) | |
766 | return false; | |
767 | ||
768 | rcu_read_lock(); | |
769 | map = rcu_dereference(kvm->arch.apic_map); | |
770 | ||
771 | if (!map) | |
772 | goto out; | |
773 | ||
774 | if (irq->dest_mode == APIC_DEST_PHYSICAL) { | |
775 | if (irq->dest_id == 0xFF) | |
776 | goto out; | |
777 | ||
778 | if (irq->dest_id >= ARRAY_SIZE(map->phys_map)) | |
779 | goto out; | |
780 | ||
781 | dst = map->phys_map[irq->dest_id]; | |
782 | if (dst && kvm_apic_present(dst->vcpu)) | |
783 | *dest_vcpu = dst->vcpu; | |
784 | else | |
785 | goto out; | |
786 | } else { | |
787 | u16 cid; | |
788 | unsigned long bitmap = 1; | |
789 | int i, r = 0; | |
790 | ||
791 | if (!kvm_apic_logical_map_valid(map)) | |
792 | goto out; | |
793 | ||
794 | apic_logical_id(map, irq->dest_id, &cid, (u16 *)&bitmap); | |
795 | ||
796 | if (cid >= ARRAY_SIZE(map->logical_map)) | |
797 | goto out; | |
798 | ||
799 | for_each_set_bit(i, &bitmap, 16) { | |
800 | dst = map->logical_map[cid][i]; | |
801 | if (++r == 2) | |
802 | goto out; | |
803 | } | |
804 | ||
805 | if (dst && kvm_apic_present(dst->vcpu)) | |
806 | *dest_vcpu = dst->vcpu; | |
807 | else | |
808 | goto out; | |
809 | } | |
810 | ||
811 | ret = true; | |
812 | out: | |
813 | rcu_read_unlock(); | |
814 | return ret; | |
815 | } | |
816 | ||
97222cc8 ED |
817 | /* |
818 | * Add a pending IRQ into lapic. | |
819 | * Return 1 if successfully added and 0 if discarded. | |
820 | */ | |
821 | static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode, | |
b4f2225c YZ |
822 | int vector, int level, int trig_mode, |
823 | unsigned long *dest_map) | |
97222cc8 | 824 | { |
6da7e3f6 | 825 | int result = 0; |
c5ec1534 | 826 | struct kvm_vcpu *vcpu = apic->vcpu; |
97222cc8 | 827 | |
a183b638 PB |
828 | trace_kvm_apic_accept_irq(vcpu->vcpu_id, delivery_mode, |
829 | trig_mode, vector); | |
97222cc8 | 830 | switch (delivery_mode) { |
97222cc8 | 831 | case APIC_DM_LOWEST: |
e1035715 GN |
832 | vcpu->arch.apic_arb_prio++; |
833 | case APIC_DM_FIXED: | |
bdaffe1d PB |
834 | if (unlikely(trig_mode && !level)) |
835 | break; | |
836 | ||
97222cc8 ED |
837 | /* FIXME add logic for vcpu on reset */ |
838 | if (unlikely(!apic_enabled(apic))) | |
839 | break; | |
840 | ||
11f5cc05 JK |
841 | result = 1; |
842 | ||
b4f2225c YZ |
843 | if (dest_map) |
844 | __set_bit(vcpu->vcpu_id, dest_map); | |
a5d36f82 | 845 | |
bdaffe1d PB |
846 | if (apic_test_vector(vector, apic->regs + APIC_TMR) != !!trig_mode) { |
847 | if (trig_mode) | |
848 | apic_set_vector(vector, apic->regs + APIC_TMR); | |
849 | else | |
850 | apic_clear_vector(vector, apic->regs + APIC_TMR); | |
851 | } | |
852 | ||
11f5cc05 | 853 | if (kvm_x86_ops->deliver_posted_interrupt) |
5a71785d | 854 | kvm_x86_ops->deliver_posted_interrupt(vcpu, vector); |
11f5cc05 JK |
855 | else { |
856 | apic_set_irr(vector, apic); | |
5a71785d YZ |
857 | |
858 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
859 | kvm_vcpu_kick(vcpu); | |
860 | } | |
97222cc8 ED |
861 | break; |
862 | ||
863 | case APIC_DM_REMRD: | |
24d2166b R |
864 | result = 1; |
865 | vcpu->arch.pv.pv_unhalted = 1; | |
866 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
867 | kvm_vcpu_kick(vcpu); | |
97222cc8 ED |
868 | break; |
869 | ||
870 | case APIC_DM_SMI: | |
64d60670 PB |
871 | result = 1; |
872 | kvm_make_request(KVM_REQ_SMI, vcpu); | |
873 | kvm_vcpu_kick(vcpu); | |
97222cc8 | 874 | break; |
3419ffc8 | 875 | |
97222cc8 | 876 | case APIC_DM_NMI: |
6da7e3f6 | 877 | result = 1; |
3419ffc8 | 878 | kvm_inject_nmi(vcpu); |
26df99c6 | 879 | kvm_vcpu_kick(vcpu); |
97222cc8 ED |
880 | break; |
881 | ||
882 | case APIC_DM_INIT: | |
a52315e1 | 883 | if (!trig_mode || level) { |
6da7e3f6 | 884 | result = 1; |
66450a21 JK |
885 | /* assumes that there are only KVM_APIC_INIT/SIPI */ |
886 | apic->pending_events = (1UL << KVM_APIC_INIT); | |
887 | /* make sure pending_events is visible before sending | |
888 | * the request */ | |
889 | smp_wmb(); | |
3842d135 | 890 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
c5ec1534 HQ |
891 | kvm_vcpu_kick(vcpu); |
892 | } else { | |
1b10bf31 JK |
893 | apic_debug("Ignoring de-assert INIT to vcpu %d\n", |
894 | vcpu->vcpu_id); | |
c5ec1534 | 895 | } |
97222cc8 ED |
896 | break; |
897 | ||
898 | case APIC_DM_STARTUP: | |
1b10bf31 JK |
899 | apic_debug("SIPI to vcpu %d vector 0x%02x\n", |
900 | vcpu->vcpu_id, vector); | |
66450a21 JK |
901 | result = 1; |
902 | apic->sipi_vector = vector; | |
903 | /* make sure sipi_vector is visible for the receiver */ | |
904 | smp_wmb(); | |
905 | set_bit(KVM_APIC_SIPI, &apic->pending_events); | |
906 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
907 | kvm_vcpu_kick(vcpu); | |
97222cc8 ED |
908 | break; |
909 | ||
23930f95 JK |
910 | case APIC_DM_EXTINT: |
911 | /* | |
912 | * Should only be called by kvm_apic_local_deliver() with LVT0, | |
913 | * before NMI watchdog was enabled. Already handled by | |
914 | * kvm_apic_accept_pic_intr(). | |
915 | */ | |
916 | break; | |
917 | ||
97222cc8 ED |
918 | default: |
919 | printk(KERN_ERR "TODO: unsupported delivery mode %x\n", | |
920 | delivery_mode); | |
921 | break; | |
922 | } | |
923 | return result; | |
924 | } | |
925 | ||
e1035715 | 926 | int kvm_apic_compare_prio(struct kvm_vcpu *vcpu1, struct kvm_vcpu *vcpu2) |
8be5453f | 927 | { |
e1035715 | 928 | return vcpu1->arch.apic_arb_prio - vcpu2->arch.apic_arb_prio; |
8be5453f ZX |
929 | } |
930 | ||
3bb345f3 PB |
931 | static bool kvm_ioapic_handles_vector(struct kvm_lapic *apic, int vector) |
932 | { | |
933 | return test_bit(vector, (ulong *)apic->vcpu->arch.eoi_exit_bitmap); | |
934 | } | |
935 | ||
c7c9c56c YZ |
936 | static void kvm_ioapic_send_eoi(struct kvm_lapic *apic, int vector) |
937 | { | |
7543a635 SR |
938 | int trigger_mode; |
939 | ||
940 | /* Eoi the ioapic only if the ioapic doesn't own the vector. */ | |
941 | if (!kvm_ioapic_handles_vector(apic, vector)) | |
942 | return; | |
3bb345f3 | 943 | |
7543a635 SR |
944 | /* Request a KVM exit to inform the userspace IOAPIC. */ |
945 | if (irqchip_split(apic->vcpu->kvm)) { | |
946 | apic->vcpu->arch.pending_ioapic_eoi = vector; | |
947 | kvm_make_request(KVM_REQ_IOAPIC_EOI_EXIT, apic->vcpu); | |
948 | return; | |
c7c9c56c | 949 | } |
7543a635 SR |
950 | |
951 | if (apic_test_vector(vector, apic->regs + APIC_TMR)) | |
952 | trigger_mode = IOAPIC_LEVEL_TRIG; | |
953 | else | |
954 | trigger_mode = IOAPIC_EDGE_TRIG; | |
955 | ||
956 | kvm_ioapic_update_eoi(apic->vcpu, vector, trigger_mode); | |
c7c9c56c YZ |
957 | } |
958 | ||
ae7a2a3f | 959 | static int apic_set_eoi(struct kvm_lapic *apic) |
97222cc8 ED |
960 | { |
961 | int vector = apic_find_highest_isr(apic); | |
ae7a2a3f MT |
962 | |
963 | trace_kvm_eoi(apic, vector); | |
964 | ||
97222cc8 ED |
965 | /* |
966 | * Not every write EOI will has corresponding ISR, | |
967 | * one example is when Kernel check timer on setup_IO_APIC | |
968 | */ | |
969 | if (vector == -1) | |
ae7a2a3f | 970 | return vector; |
97222cc8 | 971 | |
8680b94b | 972 | apic_clear_isr(vector, apic); |
97222cc8 ED |
973 | apic_update_ppr(apic); |
974 | ||
c7c9c56c | 975 | kvm_ioapic_send_eoi(apic, vector); |
3842d135 | 976 | kvm_make_request(KVM_REQ_EVENT, apic->vcpu); |
ae7a2a3f | 977 | return vector; |
97222cc8 ED |
978 | } |
979 | ||
c7c9c56c YZ |
980 | /* |
981 | * this interface assumes a trap-like exit, which has already finished | |
982 | * desired side effect including vISR and vPPR update. | |
983 | */ | |
984 | void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector) | |
985 | { | |
986 | struct kvm_lapic *apic = vcpu->arch.apic; | |
987 | ||
988 | trace_kvm_eoi(apic, vector); | |
989 | ||
990 | kvm_ioapic_send_eoi(apic, vector); | |
991 | kvm_make_request(KVM_REQ_EVENT, apic->vcpu); | |
992 | } | |
993 | EXPORT_SYMBOL_GPL(kvm_apic_set_eoi_accelerated); | |
994 | ||
97222cc8 ED |
995 | static void apic_send_ipi(struct kvm_lapic *apic) |
996 | { | |
c48f1496 GN |
997 | u32 icr_low = kvm_apic_get_reg(apic, APIC_ICR); |
998 | u32 icr_high = kvm_apic_get_reg(apic, APIC_ICR2); | |
58c2dde1 | 999 | struct kvm_lapic_irq irq; |
97222cc8 | 1000 | |
58c2dde1 GN |
1001 | irq.vector = icr_low & APIC_VECTOR_MASK; |
1002 | irq.delivery_mode = icr_low & APIC_MODE_MASK; | |
1003 | irq.dest_mode = icr_low & APIC_DEST_MASK; | |
b7cb2231 | 1004 | irq.level = (icr_low & APIC_INT_ASSERT) != 0; |
58c2dde1 GN |
1005 | irq.trig_mode = icr_low & APIC_INT_LEVELTRIG; |
1006 | irq.shorthand = icr_low & APIC_SHORT_MASK; | |
93bbf0b8 | 1007 | irq.msi_redir_hint = false; |
0105d1a5 GN |
1008 | if (apic_x2apic_mode(apic)) |
1009 | irq.dest_id = icr_high; | |
1010 | else | |
1011 | irq.dest_id = GET_APIC_DEST_FIELD(icr_high); | |
97222cc8 | 1012 | |
1000ff8d GN |
1013 | trace_kvm_apic_ipi(icr_low, irq.dest_id); |
1014 | ||
97222cc8 ED |
1015 | apic_debug("icr_high 0x%x, icr_low 0x%x, " |
1016 | "short_hand 0x%x, dest 0x%x, trig_mode 0x%x, level 0x%x, " | |
93bbf0b8 JS |
1017 | "dest_mode 0x%x, delivery_mode 0x%x, vector 0x%x, " |
1018 | "msi_redir_hint 0x%x\n", | |
9b5843dd | 1019 | icr_high, icr_low, irq.shorthand, irq.dest_id, |
58c2dde1 | 1020 | irq.trig_mode, irq.level, irq.dest_mode, irq.delivery_mode, |
93bbf0b8 | 1021 | irq.vector, irq.msi_redir_hint); |
58c2dde1 | 1022 | |
b4f2225c | 1023 | kvm_irq_delivery_to_apic(apic->vcpu->kvm, apic, &irq, NULL); |
97222cc8 ED |
1024 | } |
1025 | ||
1026 | static u32 apic_get_tmcct(struct kvm_lapic *apic) | |
1027 | { | |
b682b814 MT |
1028 | ktime_t remaining; |
1029 | s64 ns; | |
9da8f4e8 | 1030 | u32 tmcct; |
97222cc8 ED |
1031 | |
1032 | ASSERT(apic != NULL); | |
1033 | ||
9da8f4e8 | 1034 | /* if initial count is 0, current count should also be 0 */ |
b963a22e AH |
1035 | if (kvm_apic_get_reg(apic, APIC_TMICT) == 0 || |
1036 | apic->lapic_timer.period == 0) | |
9da8f4e8 KP |
1037 | return 0; |
1038 | ||
ace15464 | 1039 | remaining = hrtimer_get_remaining(&apic->lapic_timer.timer); |
b682b814 MT |
1040 | if (ktime_to_ns(remaining) < 0) |
1041 | remaining = ktime_set(0, 0); | |
1042 | ||
d3c7b77d MT |
1043 | ns = mod_64(ktime_to_ns(remaining), apic->lapic_timer.period); |
1044 | tmcct = div64_u64(ns, | |
1045 | (APIC_BUS_CYCLE_NS * apic->divide_count)); | |
97222cc8 ED |
1046 | |
1047 | return tmcct; | |
1048 | } | |
1049 | ||
b209749f AK |
1050 | static void __report_tpr_access(struct kvm_lapic *apic, bool write) |
1051 | { | |
1052 | struct kvm_vcpu *vcpu = apic->vcpu; | |
1053 | struct kvm_run *run = vcpu->run; | |
1054 | ||
a8eeb04a | 1055 | kvm_make_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu); |
5fdbf976 | 1056 | run->tpr_access.rip = kvm_rip_read(vcpu); |
b209749f AK |
1057 | run->tpr_access.is_write = write; |
1058 | } | |
1059 | ||
1060 | static inline void report_tpr_access(struct kvm_lapic *apic, bool write) | |
1061 | { | |
1062 | if (apic->vcpu->arch.tpr_access_reporting) | |
1063 | __report_tpr_access(apic, write); | |
1064 | } | |
1065 | ||
97222cc8 ED |
1066 | static u32 __apic_read(struct kvm_lapic *apic, unsigned int offset) |
1067 | { | |
1068 | u32 val = 0; | |
1069 | ||
1070 | if (offset >= LAPIC_MMIO_LENGTH) | |
1071 | return 0; | |
1072 | ||
1073 | switch (offset) { | |
0105d1a5 GN |
1074 | case APIC_ID: |
1075 | if (apic_x2apic_mode(apic)) | |
1076 | val = kvm_apic_id(apic); | |
1077 | else | |
1078 | val = kvm_apic_id(apic) << 24; | |
1079 | break; | |
97222cc8 | 1080 | case APIC_ARBPRI: |
7712de87 | 1081 | apic_debug("Access APIC ARBPRI register which is for P6\n"); |
97222cc8 ED |
1082 | break; |
1083 | ||
1084 | case APIC_TMCCT: /* Timer CCR */ | |
a3e06bbe LJ |
1085 | if (apic_lvtt_tscdeadline(apic)) |
1086 | return 0; | |
1087 | ||
97222cc8 ED |
1088 | val = apic_get_tmcct(apic); |
1089 | break; | |
4a4541a4 AK |
1090 | case APIC_PROCPRI: |
1091 | apic_update_ppr(apic); | |
c48f1496 | 1092 | val = kvm_apic_get_reg(apic, offset); |
4a4541a4 | 1093 | break; |
b209749f AK |
1094 | case APIC_TASKPRI: |
1095 | report_tpr_access(apic, false); | |
1096 | /* fall thru */ | |
97222cc8 | 1097 | default: |
c48f1496 | 1098 | val = kvm_apic_get_reg(apic, offset); |
97222cc8 ED |
1099 | break; |
1100 | } | |
1101 | ||
1102 | return val; | |
1103 | } | |
1104 | ||
d76685c4 GH |
1105 | static inline struct kvm_lapic *to_lapic(struct kvm_io_device *dev) |
1106 | { | |
1107 | return container_of(dev, struct kvm_lapic, dev); | |
1108 | } | |
1109 | ||
0105d1a5 GN |
1110 | static int apic_reg_read(struct kvm_lapic *apic, u32 offset, int len, |
1111 | void *data) | |
97222cc8 | 1112 | { |
97222cc8 ED |
1113 | unsigned char alignment = offset & 0xf; |
1114 | u32 result; | |
d5b0b5b1 | 1115 | /* this bitmask has a bit cleared for each reserved register */ |
0105d1a5 | 1116 | static const u64 rmask = 0x43ff01ffffffe70cULL; |
97222cc8 ED |
1117 | |
1118 | if ((alignment + len) > 4) { | |
4088bb3c GN |
1119 | apic_debug("KVM_APIC_READ: alignment error %x %d\n", |
1120 | offset, len); | |
0105d1a5 | 1121 | return 1; |
97222cc8 | 1122 | } |
0105d1a5 GN |
1123 | |
1124 | if (offset > 0x3f0 || !(rmask & (1ULL << (offset >> 4)))) { | |
4088bb3c GN |
1125 | apic_debug("KVM_APIC_READ: read reserved register %x\n", |
1126 | offset); | |
0105d1a5 GN |
1127 | return 1; |
1128 | } | |
1129 | ||
97222cc8 ED |
1130 | result = __apic_read(apic, offset & ~0xf); |
1131 | ||
229456fc MT |
1132 | trace_kvm_apic_read(offset, result); |
1133 | ||
97222cc8 ED |
1134 | switch (len) { |
1135 | case 1: | |
1136 | case 2: | |
1137 | case 4: | |
1138 | memcpy(data, (char *)&result + alignment, len); | |
1139 | break; | |
1140 | default: | |
1141 | printk(KERN_ERR "Local APIC read with len = %x, " | |
1142 | "should be 1,2, or 4 instead\n", len); | |
1143 | break; | |
1144 | } | |
bda9020e | 1145 | return 0; |
97222cc8 ED |
1146 | } |
1147 | ||
0105d1a5 GN |
1148 | static int apic_mmio_in_range(struct kvm_lapic *apic, gpa_t addr) |
1149 | { | |
c48f1496 | 1150 | return kvm_apic_hw_enabled(apic) && |
0105d1a5 GN |
1151 | addr >= apic->base_address && |
1152 | addr < apic->base_address + LAPIC_MMIO_LENGTH; | |
1153 | } | |
1154 | ||
e32edf4f | 1155 | static int apic_mmio_read(struct kvm_vcpu *vcpu, struct kvm_io_device *this, |
0105d1a5 GN |
1156 | gpa_t address, int len, void *data) |
1157 | { | |
1158 | struct kvm_lapic *apic = to_lapic(this); | |
1159 | u32 offset = address - apic->base_address; | |
1160 | ||
1161 | if (!apic_mmio_in_range(apic, address)) | |
1162 | return -EOPNOTSUPP; | |
1163 | ||
1164 | apic_reg_read(apic, offset, len, data); | |
1165 | ||
1166 | return 0; | |
1167 | } | |
1168 | ||
97222cc8 ED |
1169 | static void update_divide_count(struct kvm_lapic *apic) |
1170 | { | |
1171 | u32 tmp1, tmp2, tdcr; | |
1172 | ||
c48f1496 | 1173 | tdcr = kvm_apic_get_reg(apic, APIC_TDCR); |
97222cc8 ED |
1174 | tmp1 = tdcr & 0xf; |
1175 | tmp2 = ((tmp1 & 0x3) | ((tmp1 & 0x8) >> 1)) + 1; | |
d3c7b77d | 1176 | apic->divide_count = 0x1 << (tmp2 & 0x7); |
97222cc8 ED |
1177 | |
1178 | apic_debug("timer divide count is 0x%x\n", | |
9b5843dd | 1179 | apic->divide_count); |
97222cc8 ED |
1180 | } |
1181 | ||
b6ac0695 RK |
1182 | static void apic_update_lvtt(struct kvm_lapic *apic) |
1183 | { | |
1184 | u32 timer_mode = kvm_apic_get_reg(apic, APIC_LVTT) & | |
1185 | apic->lapic_timer.timer_mode_mask; | |
1186 | ||
1187 | if (apic->lapic_timer.timer_mode != timer_mode) { | |
1188 | apic->lapic_timer.timer_mode = timer_mode; | |
1189 | hrtimer_cancel(&apic->lapic_timer.timer); | |
1190 | } | |
1191 | } | |
1192 | ||
5d87db71 RK |
1193 | static void apic_timer_expired(struct kvm_lapic *apic) |
1194 | { | |
1195 | struct kvm_vcpu *vcpu = apic->vcpu; | |
1196 | wait_queue_head_t *q = &vcpu->wq; | |
d0659d94 | 1197 | struct kvm_timer *ktimer = &apic->lapic_timer; |
5d87db71 | 1198 | |
5d87db71 RK |
1199 | if (atomic_read(&apic->lapic_timer.pending)) |
1200 | return; | |
1201 | ||
1202 | atomic_inc(&apic->lapic_timer.pending); | |
bab5bb39 | 1203 | kvm_set_pending_timer(vcpu); |
5d87db71 RK |
1204 | |
1205 | if (waitqueue_active(q)) | |
1206 | wake_up_interruptible(q); | |
d0659d94 MT |
1207 | |
1208 | if (apic_lvtt_tscdeadline(apic)) | |
1209 | ktimer->expired_tscdeadline = ktimer->tscdeadline; | |
1210 | } | |
1211 | ||
1212 | /* | |
1213 | * On APICv, this test will cause a busy wait | |
1214 | * during a higher-priority task. | |
1215 | */ | |
1216 | ||
1217 | static bool lapic_timer_int_injected(struct kvm_vcpu *vcpu) | |
1218 | { | |
1219 | struct kvm_lapic *apic = vcpu->arch.apic; | |
1220 | u32 reg = kvm_apic_get_reg(apic, APIC_LVTT); | |
1221 | ||
1222 | if (kvm_apic_hw_enabled(apic)) { | |
1223 | int vec = reg & APIC_VECTOR_MASK; | |
f9339860 | 1224 | void *bitmap = apic->regs + APIC_ISR; |
d0659d94 | 1225 | |
f9339860 MT |
1226 | if (kvm_x86_ops->deliver_posted_interrupt) |
1227 | bitmap = apic->regs + APIC_IRR; | |
1228 | ||
1229 | if (apic_test_vector(vec, bitmap)) | |
1230 | return true; | |
d0659d94 MT |
1231 | } |
1232 | return false; | |
1233 | } | |
1234 | ||
1235 | void wait_lapic_expire(struct kvm_vcpu *vcpu) | |
1236 | { | |
1237 | struct kvm_lapic *apic = vcpu->arch.apic; | |
1238 | u64 guest_tsc, tsc_deadline; | |
1239 | ||
1240 | if (!kvm_vcpu_has_lapic(vcpu)) | |
1241 | return; | |
1242 | ||
1243 | if (apic->lapic_timer.expired_tscdeadline == 0) | |
1244 | return; | |
1245 | ||
1246 | if (!lapic_timer_int_injected(vcpu)) | |
1247 | return; | |
1248 | ||
1249 | tsc_deadline = apic->lapic_timer.expired_tscdeadline; | |
1250 | apic->lapic_timer.expired_tscdeadline = 0; | |
4ea1636b | 1251 | guest_tsc = kvm_x86_ops->read_l1_tsc(vcpu, rdtsc()); |
6c19b753 | 1252 | trace_kvm_wait_lapic_expire(vcpu->vcpu_id, guest_tsc - tsc_deadline); |
d0659d94 MT |
1253 | |
1254 | /* __delay is delay_tsc whenever the hardware has TSC, thus always. */ | |
1255 | if (guest_tsc < tsc_deadline) | |
1256 | __delay(tsc_deadline - guest_tsc); | |
5d87db71 RK |
1257 | } |
1258 | ||
97222cc8 ED |
1259 | static void start_apic_timer(struct kvm_lapic *apic) |
1260 | { | |
a3e06bbe | 1261 | ktime_t now; |
d0659d94 | 1262 | |
d3c7b77d | 1263 | atomic_set(&apic->lapic_timer.pending, 0); |
0b975a3c | 1264 | |
a3e06bbe | 1265 | if (apic_lvtt_period(apic) || apic_lvtt_oneshot(apic)) { |
d5b0b5b1 | 1266 | /* lapic timer in oneshot or periodic mode */ |
a3e06bbe | 1267 | now = apic->lapic_timer.timer.base->get_time(); |
c48f1496 | 1268 | apic->lapic_timer.period = (u64)kvm_apic_get_reg(apic, APIC_TMICT) |
a3e06bbe LJ |
1269 | * APIC_BUS_CYCLE_NS * apic->divide_count; |
1270 | ||
1271 | if (!apic->lapic_timer.period) | |
1272 | return; | |
1273 | /* | |
1274 | * Do not allow the guest to program periodic timers with small | |
1275 | * interval, since the hrtimers are not throttled by the host | |
1276 | * scheduler. | |
1277 | */ | |
1278 | if (apic_lvtt_period(apic)) { | |
1279 | s64 min_period = min_timer_period_us * 1000LL; | |
1280 | ||
1281 | if (apic->lapic_timer.period < min_period) { | |
1282 | pr_info_ratelimited( | |
1283 | "kvm: vcpu %i: requested %lld ns " | |
1284 | "lapic timer period limited to %lld ns\n", | |
1285 | apic->vcpu->vcpu_id, | |
1286 | apic->lapic_timer.period, min_period); | |
1287 | apic->lapic_timer.period = min_period; | |
1288 | } | |
9bc5791d | 1289 | } |
0b975a3c | 1290 | |
a3e06bbe LJ |
1291 | hrtimer_start(&apic->lapic_timer.timer, |
1292 | ktime_add_ns(now, apic->lapic_timer.period), | |
1293 | HRTIMER_MODE_ABS); | |
97222cc8 | 1294 | |
a3e06bbe | 1295 | apic_debug("%s: bus cycle is %" PRId64 "ns, now 0x%016" |
97222cc8 ED |
1296 | PRIx64 ", " |
1297 | "timer initial count 0x%x, period %lldns, " | |
b8688d51 | 1298 | "expire @ 0x%016" PRIx64 ".\n", __func__, |
97222cc8 | 1299 | APIC_BUS_CYCLE_NS, ktime_to_ns(now), |
c48f1496 | 1300 | kvm_apic_get_reg(apic, APIC_TMICT), |
d3c7b77d | 1301 | apic->lapic_timer.period, |
97222cc8 | 1302 | ktime_to_ns(ktime_add_ns(now, |
d3c7b77d | 1303 | apic->lapic_timer.period))); |
a3e06bbe LJ |
1304 | } else if (apic_lvtt_tscdeadline(apic)) { |
1305 | /* lapic timer in tsc deadline mode */ | |
1306 | u64 guest_tsc, tscdeadline = apic->lapic_timer.tscdeadline; | |
1307 | u64 ns = 0; | |
d0659d94 | 1308 | ktime_t expire; |
a3e06bbe | 1309 | struct kvm_vcpu *vcpu = apic->vcpu; |
cc578287 | 1310 | unsigned long this_tsc_khz = vcpu->arch.virtual_tsc_khz; |
a3e06bbe LJ |
1311 | unsigned long flags; |
1312 | ||
1313 | if (unlikely(!tscdeadline || !this_tsc_khz)) | |
1314 | return; | |
1315 | ||
1316 | local_irq_save(flags); | |
1317 | ||
1318 | now = apic->lapic_timer.timer.base->get_time(); | |
4ea1636b | 1319 | guest_tsc = kvm_x86_ops->read_l1_tsc(vcpu, rdtsc()); |
a3e06bbe LJ |
1320 | if (likely(tscdeadline > guest_tsc)) { |
1321 | ns = (tscdeadline - guest_tsc) * 1000000ULL; | |
1322 | do_div(ns, this_tsc_khz); | |
d0659d94 MT |
1323 | expire = ktime_add_ns(now, ns); |
1324 | expire = ktime_sub_ns(expire, lapic_timer_advance_ns); | |
1e0ad70c | 1325 | hrtimer_start(&apic->lapic_timer.timer, |
d0659d94 | 1326 | expire, HRTIMER_MODE_ABS); |
1e0ad70c RK |
1327 | } else |
1328 | apic_timer_expired(apic); | |
a3e06bbe LJ |
1329 | |
1330 | local_irq_restore(flags); | |
1331 | } | |
97222cc8 ED |
1332 | } |
1333 | ||
cc6e462c JK |
1334 | static void apic_manage_nmi_watchdog(struct kvm_lapic *apic, u32 lvt0_val) |
1335 | { | |
59fd1323 | 1336 | bool lvt0_in_nmi_mode = apic_lvt_nmi_mode(lvt0_val); |
cc6e462c | 1337 | |
59fd1323 RK |
1338 | if (apic->lvt0_in_nmi_mode != lvt0_in_nmi_mode) { |
1339 | apic->lvt0_in_nmi_mode = lvt0_in_nmi_mode; | |
1340 | if (lvt0_in_nmi_mode) { | |
cc6e462c JK |
1341 | apic_debug("Receive NMI setting on APIC_LVT0 " |
1342 | "for cpu %d\n", apic->vcpu->vcpu_id); | |
42720138 | 1343 | atomic_inc(&apic->vcpu->kvm->arch.vapics_in_nmi_mode); |
59fd1323 RK |
1344 | } else |
1345 | atomic_dec(&apic->vcpu->kvm->arch.vapics_in_nmi_mode); | |
1346 | } | |
cc6e462c JK |
1347 | } |
1348 | ||
0105d1a5 | 1349 | static int apic_reg_write(struct kvm_lapic *apic, u32 reg, u32 val) |
97222cc8 | 1350 | { |
0105d1a5 | 1351 | int ret = 0; |
97222cc8 | 1352 | |
0105d1a5 | 1353 | trace_kvm_apic_write(reg, val); |
97222cc8 | 1354 | |
0105d1a5 | 1355 | switch (reg) { |
97222cc8 | 1356 | case APIC_ID: /* Local APIC ID */ |
0105d1a5 | 1357 | if (!apic_x2apic_mode(apic)) |
1e08ec4a | 1358 | kvm_apic_set_id(apic, val >> 24); |
0105d1a5 GN |
1359 | else |
1360 | ret = 1; | |
97222cc8 ED |
1361 | break; |
1362 | ||
1363 | case APIC_TASKPRI: | |
b209749f | 1364 | report_tpr_access(apic, true); |
97222cc8 ED |
1365 | apic_set_tpr(apic, val & 0xff); |
1366 | break; | |
1367 | ||
1368 | case APIC_EOI: | |
1369 | apic_set_eoi(apic); | |
1370 | break; | |
1371 | ||
1372 | case APIC_LDR: | |
0105d1a5 | 1373 | if (!apic_x2apic_mode(apic)) |
1e08ec4a | 1374 | kvm_apic_set_ldr(apic, val & APIC_LDR_MASK); |
0105d1a5 GN |
1375 | else |
1376 | ret = 1; | |
97222cc8 ED |
1377 | break; |
1378 | ||
1379 | case APIC_DFR: | |
1e08ec4a | 1380 | if (!apic_x2apic_mode(apic)) { |
0105d1a5 | 1381 | apic_set_reg(apic, APIC_DFR, val | 0x0FFFFFFF); |
1e08ec4a GN |
1382 | recalculate_apic_map(apic->vcpu->kvm); |
1383 | } else | |
0105d1a5 | 1384 | ret = 1; |
97222cc8 ED |
1385 | break; |
1386 | ||
fc61b800 GN |
1387 | case APIC_SPIV: { |
1388 | u32 mask = 0x3ff; | |
c48f1496 | 1389 | if (kvm_apic_get_reg(apic, APIC_LVR) & APIC_LVR_DIRECTED_EOI) |
fc61b800 | 1390 | mask |= APIC_SPIV_DIRECTED_EOI; |
f8c1ea10 | 1391 | apic_set_spiv(apic, val & mask); |
97222cc8 ED |
1392 | if (!(val & APIC_SPIV_APIC_ENABLED)) { |
1393 | int i; | |
1394 | u32 lvt_val; | |
1395 | ||
1396 | for (i = 0; i < APIC_LVT_NUM; i++) { | |
c48f1496 | 1397 | lvt_val = kvm_apic_get_reg(apic, |
97222cc8 ED |
1398 | APIC_LVTT + 0x10 * i); |
1399 | apic_set_reg(apic, APIC_LVTT + 0x10 * i, | |
1400 | lvt_val | APIC_LVT_MASKED); | |
1401 | } | |
b6ac0695 | 1402 | apic_update_lvtt(apic); |
d3c7b77d | 1403 | atomic_set(&apic->lapic_timer.pending, 0); |
97222cc8 ED |
1404 | |
1405 | } | |
1406 | break; | |
fc61b800 | 1407 | } |
97222cc8 ED |
1408 | case APIC_ICR: |
1409 | /* No delay here, so we always clear the pending bit */ | |
1410 | apic_set_reg(apic, APIC_ICR, val & ~(1 << 12)); | |
1411 | apic_send_ipi(apic); | |
1412 | break; | |
1413 | ||
1414 | case APIC_ICR2: | |
0105d1a5 GN |
1415 | if (!apic_x2apic_mode(apic)) |
1416 | val &= 0xff000000; | |
1417 | apic_set_reg(apic, APIC_ICR2, val); | |
97222cc8 ED |
1418 | break; |
1419 | ||
23930f95 | 1420 | case APIC_LVT0: |
cc6e462c | 1421 | apic_manage_nmi_watchdog(apic, val); |
97222cc8 ED |
1422 | case APIC_LVTTHMR: |
1423 | case APIC_LVTPC: | |
97222cc8 ED |
1424 | case APIC_LVT1: |
1425 | case APIC_LVTERR: | |
1426 | /* TODO: Check vector */ | |
c48f1496 | 1427 | if (!kvm_apic_sw_enabled(apic)) |
97222cc8 ED |
1428 | val |= APIC_LVT_MASKED; |
1429 | ||
0105d1a5 GN |
1430 | val &= apic_lvt_mask[(reg - APIC_LVTT) >> 4]; |
1431 | apic_set_reg(apic, reg, val); | |
97222cc8 ED |
1432 | |
1433 | break; | |
1434 | ||
b6ac0695 | 1435 | case APIC_LVTT: |
c48f1496 | 1436 | if (!kvm_apic_sw_enabled(apic)) |
a3e06bbe LJ |
1437 | val |= APIC_LVT_MASKED; |
1438 | val &= (apic_lvt_mask[0] | apic->lapic_timer.timer_mode_mask); | |
1439 | apic_set_reg(apic, APIC_LVTT, val); | |
b6ac0695 | 1440 | apic_update_lvtt(apic); |
a3e06bbe LJ |
1441 | break; |
1442 | ||
97222cc8 | 1443 | case APIC_TMICT: |
a3e06bbe LJ |
1444 | if (apic_lvtt_tscdeadline(apic)) |
1445 | break; | |
1446 | ||
d3c7b77d | 1447 | hrtimer_cancel(&apic->lapic_timer.timer); |
97222cc8 ED |
1448 | apic_set_reg(apic, APIC_TMICT, val); |
1449 | start_apic_timer(apic); | |
0105d1a5 | 1450 | break; |
97222cc8 ED |
1451 | |
1452 | case APIC_TDCR: | |
1453 | if (val & 4) | |
7712de87 | 1454 | apic_debug("KVM_WRITE:TDCR %x\n", val); |
97222cc8 ED |
1455 | apic_set_reg(apic, APIC_TDCR, val); |
1456 | update_divide_count(apic); | |
1457 | break; | |
1458 | ||
0105d1a5 GN |
1459 | case APIC_ESR: |
1460 | if (apic_x2apic_mode(apic) && val != 0) { | |
7712de87 | 1461 | apic_debug("KVM_WRITE:ESR not zero %x\n", val); |
0105d1a5 GN |
1462 | ret = 1; |
1463 | } | |
1464 | break; | |
1465 | ||
1466 | case APIC_SELF_IPI: | |
1467 | if (apic_x2apic_mode(apic)) { | |
1468 | apic_reg_write(apic, APIC_ICR, 0x40000 | (val & 0xff)); | |
1469 | } else | |
1470 | ret = 1; | |
1471 | break; | |
97222cc8 | 1472 | default: |
0105d1a5 | 1473 | ret = 1; |
97222cc8 ED |
1474 | break; |
1475 | } | |
0105d1a5 GN |
1476 | if (ret) |
1477 | apic_debug("Local APIC Write to read-only register %x\n", reg); | |
1478 | return ret; | |
1479 | } | |
1480 | ||
e32edf4f | 1481 | static int apic_mmio_write(struct kvm_vcpu *vcpu, struct kvm_io_device *this, |
0105d1a5 GN |
1482 | gpa_t address, int len, const void *data) |
1483 | { | |
1484 | struct kvm_lapic *apic = to_lapic(this); | |
1485 | unsigned int offset = address - apic->base_address; | |
1486 | u32 val; | |
1487 | ||
1488 | if (!apic_mmio_in_range(apic, address)) | |
1489 | return -EOPNOTSUPP; | |
1490 | ||
1491 | /* | |
1492 | * APIC register must be aligned on 128-bits boundary. | |
1493 | * 32/64/128 bits registers must be accessed thru 32 bits. | |
1494 | * Refer SDM 8.4.1 | |
1495 | */ | |
1496 | if (len != 4 || (offset & 0xf)) { | |
1497 | /* Don't shout loud, $infamous_os would cause only noise. */ | |
1498 | apic_debug("apic write: bad size=%d %lx\n", len, (long)address); | |
756975bb | 1499 | return 0; |
0105d1a5 GN |
1500 | } |
1501 | ||
1502 | val = *(u32*)data; | |
1503 | ||
1504 | /* too common printing */ | |
1505 | if (offset != APIC_EOI) | |
1506 | apic_debug("%s: offset 0x%x with length 0x%x, and value is " | |
1507 | "0x%x\n", __func__, offset, len, val); | |
1508 | ||
1509 | apic_reg_write(apic, offset & 0xff0, val); | |
1510 | ||
bda9020e | 1511 | return 0; |
97222cc8 ED |
1512 | } |
1513 | ||
58fbbf26 KT |
1514 | void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu) |
1515 | { | |
c48f1496 | 1516 | if (kvm_vcpu_has_lapic(vcpu)) |
58fbbf26 KT |
1517 | apic_reg_write(vcpu->arch.apic, APIC_EOI, 0); |
1518 | } | |
1519 | EXPORT_SYMBOL_GPL(kvm_lapic_set_eoi); | |
1520 | ||
83d4c286 YZ |
1521 | /* emulate APIC access in a trap manner */ |
1522 | void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset) | |
1523 | { | |
1524 | u32 val = 0; | |
1525 | ||
1526 | /* hw has done the conditional check and inst decode */ | |
1527 | offset &= 0xff0; | |
1528 | ||
1529 | apic_reg_read(vcpu->arch.apic, offset, 4, &val); | |
1530 | ||
1531 | /* TODO: optimize to just emulate side effect w/o one more write */ | |
1532 | apic_reg_write(vcpu->arch.apic, offset, val); | |
1533 | } | |
1534 | EXPORT_SYMBOL_GPL(kvm_apic_write_nodecode); | |
1535 | ||
d589444e | 1536 | void kvm_free_lapic(struct kvm_vcpu *vcpu) |
97222cc8 | 1537 | { |
f8c1ea10 GN |
1538 | struct kvm_lapic *apic = vcpu->arch.apic; |
1539 | ||
ad312c7c | 1540 | if (!vcpu->arch.apic) |
97222cc8 ED |
1541 | return; |
1542 | ||
f8c1ea10 | 1543 | hrtimer_cancel(&apic->lapic_timer.timer); |
97222cc8 | 1544 | |
c5cc421b GN |
1545 | if (!(vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE)) |
1546 | static_key_slow_dec_deferred(&apic_hw_disabled); | |
1547 | ||
e462755c | 1548 | if (!apic->sw_enabled) |
f8c1ea10 | 1549 | static_key_slow_dec_deferred(&apic_sw_disabled); |
97222cc8 | 1550 | |
f8c1ea10 GN |
1551 | if (apic->regs) |
1552 | free_page((unsigned long)apic->regs); | |
1553 | ||
1554 | kfree(apic); | |
97222cc8 ED |
1555 | } |
1556 | ||
1557 | /* | |
1558 | *---------------------------------------------------------------------- | |
1559 | * LAPIC interface | |
1560 | *---------------------------------------------------------------------- | |
1561 | */ | |
1562 | ||
a3e06bbe LJ |
1563 | u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu) |
1564 | { | |
1565 | struct kvm_lapic *apic = vcpu->arch.apic; | |
a3e06bbe | 1566 | |
c48f1496 | 1567 | if (!kvm_vcpu_has_lapic(vcpu) || apic_lvtt_oneshot(apic) || |
54e9818f | 1568 | apic_lvtt_period(apic)) |
a3e06bbe LJ |
1569 | return 0; |
1570 | ||
1571 | return apic->lapic_timer.tscdeadline; | |
1572 | } | |
1573 | ||
1574 | void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data) | |
1575 | { | |
1576 | struct kvm_lapic *apic = vcpu->arch.apic; | |
a3e06bbe | 1577 | |
c48f1496 | 1578 | if (!kvm_vcpu_has_lapic(vcpu) || apic_lvtt_oneshot(apic) || |
54e9818f | 1579 | apic_lvtt_period(apic)) |
a3e06bbe LJ |
1580 | return; |
1581 | ||
1582 | hrtimer_cancel(&apic->lapic_timer.timer); | |
1583 | apic->lapic_timer.tscdeadline = data; | |
1584 | start_apic_timer(apic); | |
1585 | } | |
1586 | ||
97222cc8 ED |
1587 | void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8) |
1588 | { | |
ad312c7c | 1589 | struct kvm_lapic *apic = vcpu->arch.apic; |
97222cc8 | 1590 | |
c48f1496 | 1591 | if (!kvm_vcpu_has_lapic(vcpu)) |
97222cc8 | 1592 | return; |
54e9818f | 1593 | |
b93463aa | 1594 | apic_set_tpr(apic, ((cr8 & 0x0f) << 4) |
c48f1496 | 1595 | | (kvm_apic_get_reg(apic, APIC_TASKPRI) & 4)); |
97222cc8 ED |
1596 | } |
1597 | ||
1598 | u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu) | |
1599 | { | |
97222cc8 ED |
1600 | u64 tpr; |
1601 | ||
c48f1496 | 1602 | if (!kvm_vcpu_has_lapic(vcpu)) |
97222cc8 | 1603 | return 0; |
54e9818f | 1604 | |
c48f1496 | 1605 | tpr = (u64) kvm_apic_get_reg(vcpu->arch.apic, APIC_TASKPRI); |
97222cc8 ED |
1606 | |
1607 | return (tpr & 0xf0) >> 4; | |
1608 | } | |
1609 | ||
1610 | void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value) | |
1611 | { | |
8d14695f | 1612 | u64 old_value = vcpu->arch.apic_base; |
ad312c7c | 1613 | struct kvm_lapic *apic = vcpu->arch.apic; |
97222cc8 ED |
1614 | |
1615 | if (!apic) { | |
1616 | value |= MSR_IA32_APICBASE_BSP; | |
ad312c7c | 1617 | vcpu->arch.apic_base = value; |
97222cc8 ED |
1618 | return; |
1619 | } | |
c5af89b6 | 1620 | |
e66d2ae7 JK |
1621 | vcpu->arch.apic_base = value; |
1622 | ||
c5cc421b | 1623 | /* update jump label if enable bit changes */ |
0dce7cd6 | 1624 | if ((old_value ^ value) & MSR_IA32_APICBASE_ENABLE) { |
c5cc421b GN |
1625 | if (value & MSR_IA32_APICBASE_ENABLE) |
1626 | static_key_slow_dec_deferred(&apic_hw_disabled); | |
1627 | else | |
1628 | static_key_slow_inc(&apic_hw_disabled.key); | |
1e08ec4a | 1629 | recalculate_apic_map(vcpu->kvm); |
c5cc421b GN |
1630 | } |
1631 | ||
8d14695f YZ |
1632 | if ((old_value ^ value) & X2APIC_ENABLE) { |
1633 | if (value & X2APIC_ENABLE) { | |
257b9a5f | 1634 | kvm_apic_set_x2apic_id(apic, vcpu->vcpu_id); |
8d14695f YZ |
1635 | kvm_x86_ops->set_virtual_x2apic_mode(vcpu, true); |
1636 | } else | |
1637 | kvm_x86_ops->set_virtual_x2apic_mode(vcpu, false); | |
0105d1a5 | 1638 | } |
8d14695f | 1639 | |
ad312c7c | 1640 | apic->base_address = apic->vcpu->arch.apic_base & |
97222cc8 ED |
1641 | MSR_IA32_APICBASE_BASE; |
1642 | ||
db324fe6 NA |
1643 | if ((value & MSR_IA32_APICBASE_ENABLE) && |
1644 | apic->base_address != APIC_DEFAULT_PHYS_BASE) | |
1645 | pr_warn_once("APIC base relocation is unsupported by KVM"); | |
1646 | ||
97222cc8 ED |
1647 | /* with FSB delivery interrupt, we can restart APIC functionality */ |
1648 | apic_debug("apic base msr is 0x%016" PRIx64 ", and base address is " | |
ad312c7c | 1649 | "0x%lx.\n", apic->vcpu->arch.apic_base, apic->base_address); |
97222cc8 ED |
1650 | |
1651 | } | |
1652 | ||
d28bc9dd | 1653 | void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event) |
97222cc8 ED |
1654 | { |
1655 | struct kvm_lapic *apic; | |
1656 | int i; | |
1657 | ||
b8688d51 | 1658 | apic_debug("%s\n", __func__); |
97222cc8 ED |
1659 | |
1660 | ASSERT(vcpu); | |
ad312c7c | 1661 | apic = vcpu->arch.apic; |
97222cc8 ED |
1662 | ASSERT(apic != NULL); |
1663 | ||
1664 | /* Stop the timer in case it's a reset to an active apic */ | |
d3c7b77d | 1665 | hrtimer_cancel(&apic->lapic_timer.timer); |
97222cc8 | 1666 | |
d28bc9dd NA |
1667 | if (!init_event) |
1668 | kvm_apic_set_id(apic, vcpu->vcpu_id); | |
fc61b800 | 1669 | kvm_apic_set_version(apic->vcpu); |
97222cc8 ED |
1670 | |
1671 | for (i = 0; i < APIC_LVT_NUM; i++) | |
1672 | apic_set_reg(apic, APIC_LVTT + 0x10 * i, APIC_LVT_MASKED); | |
b6ac0695 | 1673 | apic_update_lvtt(apic); |
0da029ed | 1674 | if (kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_LINT0_REENABLED)) |
90de4a18 NA |
1675 | apic_set_reg(apic, APIC_LVT0, |
1676 | SET_APIC_DELIVERY_MODE(0, APIC_MODE_EXTINT)); | |
59fd1323 | 1677 | apic_manage_nmi_watchdog(apic, kvm_apic_get_reg(apic, APIC_LVT0)); |
97222cc8 ED |
1678 | |
1679 | apic_set_reg(apic, APIC_DFR, 0xffffffffU); | |
f8c1ea10 | 1680 | apic_set_spiv(apic, 0xff); |
97222cc8 | 1681 | apic_set_reg(apic, APIC_TASKPRI, 0); |
c028dd6b RK |
1682 | if (!apic_x2apic_mode(apic)) |
1683 | kvm_apic_set_ldr(apic, 0); | |
97222cc8 ED |
1684 | apic_set_reg(apic, APIC_ESR, 0); |
1685 | apic_set_reg(apic, APIC_ICR, 0); | |
1686 | apic_set_reg(apic, APIC_ICR2, 0); | |
1687 | apic_set_reg(apic, APIC_TDCR, 0); | |
1688 | apic_set_reg(apic, APIC_TMICT, 0); | |
1689 | for (i = 0; i < 8; i++) { | |
1690 | apic_set_reg(apic, APIC_IRR + 0x10 * i, 0); | |
1691 | apic_set_reg(apic, APIC_ISR + 0x10 * i, 0); | |
1692 | apic_set_reg(apic, APIC_TMR + 0x10 * i, 0); | |
1693 | } | |
d50ab6c1 | 1694 | apic->irr_pending = kvm_vcpu_apic_vid_enabled(vcpu); |
f563db4b | 1695 | apic->isr_count = kvm_x86_ops->hwapic_isr_update ? 1 : 0; |
8680b94b | 1696 | apic->highest_isr_cache = -1; |
b33ac88b | 1697 | update_divide_count(apic); |
d3c7b77d | 1698 | atomic_set(&apic->lapic_timer.pending, 0); |
c5af89b6 | 1699 | if (kvm_vcpu_is_bsp(vcpu)) |
5dbc8f3f GN |
1700 | kvm_lapic_set_base(vcpu, |
1701 | vcpu->arch.apic_base | MSR_IA32_APICBASE_BSP); | |
ae7a2a3f | 1702 | vcpu->arch.pv_eoi.msr_val = 0; |
97222cc8 ED |
1703 | apic_update_ppr(apic); |
1704 | ||
e1035715 | 1705 | vcpu->arch.apic_arb_prio = 0; |
41383771 | 1706 | vcpu->arch.apic_attention = 0; |
e1035715 | 1707 | |
98eff52a | 1708 | apic_debug("%s: vcpu=%p, id=%d, base_msr=" |
b8688d51 | 1709 | "0x%016" PRIx64 ", base_address=0x%0lx.\n", __func__, |
97222cc8 | 1710 | vcpu, kvm_apic_id(apic), |
ad312c7c | 1711 | vcpu->arch.apic_base, apic->base_address); |
97222cc8 ED |
1712 | } |
1713 | ||
97222cc8 ED |
1714 | /* |
1715 | *---------------------------------------------------------------------- | |
1716 | * timer interface | |
1717 | *---------------------------------------------------------------------- | |
1718 | */ | |
1b9778da | 1719 | |
2a6eac96 | 1720 | static bool lapic_is_periodic(struct kvm_lapic *apic) |
97222cc8 | 1721 | { |
d3c7b77d | 1722 | return apic_lvtt_period(apic); |
97222cc8 ED |
1723 | } |
1724 | ||
3d80840d MT |
1725 | int apic_has_pending_timer(struct kvm_vcpu *vcpu) |
1726 | { | |
54e9818f | 1727 | struct kvm_lapic *apic = vcpu->arch.apic; |
3d80840d | 1728 | |
c48f1496 | 1729 | if (kvm_vcpu_has_lapic(vcpu) && apic_enabled(apic) && |
54e9818f GN |
1730 | apic_lvt_enabled(apic, APIC_LVTT)) |
1731 | return atomic_read(&apic->lapic_timer.pending); | |
3d80840d MT |
1732 | |
1733 | return 0; | |
1734 | } | |
1735 | ||
89342082 | 1736 | int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type) |
1b9778da | 1737 | { |
c48f1496 | 1738 | u32 reg = kvm_apic_get_reg(apic, lvt_type); |
23930f95 | 1739 | int vector, mode, trig_mode; |
23930f95 | 1740 | |
c48f1496 | 1741 | if (kvm_apic_hw_enabled(apic) && !(reg & APIC_LVT_MASKED)) { |
23930f95 JK |
1742 | vector = reg & APIC_VECTOR_MASK; |
1743 | mode = reg & APIC_MODE_MASK; | |
1744 | trig_mode = reg & APIC_LVT_LEVEL_TRIGGER; | |
b4f2225c YZ |
1745 | return __apic_accept_irq(apic, mode, vector, 1, trig_mode, |
1746 | NULL); | |
23930f95 JK |
1747 | } |
1748 | return 0; | |
1749 | } | |
1b9778da | 1750 | |
8fdb2351 | 1751 | void kvm_apic_nmi_wd_deliver(struct kvm_vcpu *vcpu) |
23930f95 | 1752 | { |
8fdb2351 JK |
1753 | struct kvm_lapic *apic = vcpu->arch.apic; |
1754 | ||
1755 | if (apic) | |
1756 | kvm_apic_local_deliver(apic, APIC_LVT0); | |
1b9778da ED |
1757 | } |
1758 | ||
d76685c4 GH |
1759 | static const struct kvm_io_device_ops apic_mmio_ops = { |
1760 | .read = apic_mmio_read, | |
1761 | .write = apic_mmio_write, | |
d76685c4 GH |
1762 | }; |
1763 | ||
e9d90d47 AK |
1764 | static enum hrtimer_restart apic_timer_fn(struct hrtimer *data) |
1765 | { | |
1766 | struct kvm_timer *ktimer = container_of(data, struct kvm_timer, timer); | |
2a6eac96 | 1767 | struct kvm_lapic *apic = container_of(ktimer, struct kvm_lapic, lapic_timer); |
e9d90d47 | 1768 | |
5d87db71 | 1769 | apic_timer_expired(apic); |
e9d90d47 | 1770 | |
2a6eac96 | 1771 | if (lapic_is_periodic(apic)) { |
e9d90d47 AK |
1772 | hrtimer_add_expires_ns(&ktimer->timer, ktimer->period); |
1773 | return HRTIMER_RESTART; | |
1774 | } else | |
1775 | return HRTIMER_NORESTART; | |
1776 | } | |
1777 | ||
97222cc8 ED |
1778 | int kvm_create_lapic(struct kvm_vcpu *vcpu) |
1779 | { | |
1780 | struct kvm_lapic *apic; | |
1781 | ||
1782 | ASSERT(vcpu != NULL); | |
1783 | apic_debug("apic_init %d\n", vcpu->vcpu_id); | |
1784 | ||
1785 | apic = kzalloc(sizeof(*apic), GFP_KERNEL); | |
1786 | if (!apic) | |
1787 | goto nomem; | |
1788 | ||
ad312c7c | 1789 | vcpu->arch.apic = apic; |
97222cc8 | 1790 | |
afc20184 TY |
1791 | apic->regs = (void *)get_zeroed_page(GFP_KERNEL); |
1792 | if (!apic->regs) { | |
97222cc8 ED |
1793 | printk(KERN_ERR "malloc apic regs error for vcpu %x\n", |
1794 | vcpu->vcpu_id); | |
d589444e | 1795 | goto nomem_free_apic; |
97222cc8 | 1796 | } |
97222cc8 ED |
1797 | apic->vcpu = vcpu; |
1798 | ||
d3c7b77d MT |
1799 | hrtimer_init(&apic->lapic_timer.timer, CLOCK_MONOTONIC, |
1800 | HRTIMER_MODE_ABS); | |
e9d90d47 | 1801 | apic->lapic_timer.timer.function = apic_timer_fn; |
d3c7b77d | 1802 | |
c5cc421b GN |
1803 | /* |
1804 | * APIC is created enabled. This will prevent kvm_lapic_set_base from | |
1805 | * thinking that APIC satet has changed. | |
1806 | */ | |
1807 | vcpu->arch.apic_base = MSR_IA32_APICBASE_ENABLE; | |
6aed64a8 GN |
1808 | kvm_lapic_set_base(vcpu, |
1809 | APIC_DEFAULT_PHYS_BASE | MSR_IA32_APICBASE_ENABLE); | |
97222cc8 | 1810 | |
f8c1ea10 | 1811 | static_key_slow_inc(&apic_sw_disabled.key); /* sw disabled at reset */ |
d28bc9dd | 1812 | kvm_lapic_reset(vcpu, false); |
d76685c4 | 1813 | kvm_iodevice_init(&apic->dev, &apic_mmio_ops); |
97222cc8 ED |
1814 | |
1815 | return 0; | |
d589444e RR |
1816 | nomem_free_apic: |
1817 | kfree(apic); | |
97222cc8 | 1818 | nomem: |
97222cc8 ED |
1819 | return -ENOMEM; |
1820 | } | |
97222cc8 ED |
1821 | |
1822 | int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu) | |
1823 | { | |
ad312c7c | 1824 | struct kvm_lapic *apic = vcpu->arch.apic; |
97222cc8 ED |
1825 | int highest_irr; |
1826 | ||
c48f1496 | 1827 | if (!kvm_vcpu_has_lapic(vcpu) || !apic_enabled(apic)) |
97222cc8 ED |
1828 | return -1; |
1829 | ||
6e5d865c | 1830 | apic_update_ppr(apic); |
97222cc8 ED |
1831 | highest_irr = apic_find_highest_irr(apic); |
1832 | if ((highest_irr == -1) || | |
c48f1496 | 1833 | ((highest_irr & 0xF0) <= kvm_apic_get_reg(apic, APIC_PROCPRI))) |
97222cc8 ED |
1834 | return -1; |
1835 | return highest_irr; | |
1836 | } | |
1837 | ||
40487c68 QH |
1838 | int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu) |
1839 | { | |
c48f1496 | 1840 | u32 lvt0 = kvm_apic_get_reg(vcpu->arch.apic, APIC_LVT0); |
40487c68 QH |
1841 | int r = 0; |
1842 | ||
c48f1496 | 1843 | if (!kvm_apic_hw_enabled(vcpu->arch.apic)) |
e7dca5c0 CL |
1844 | r = 1; |
1845 | if ((lvt0 & APIC_LVT_MASKED) == 0 && | |
1846 | GET_APIC_DELIVERY_MODE(lvt0) == APIC_MODE_EXTINT) | |
1847 | r = 1; | |
40487c68 QH |
1848 | return r; |
1849 | } | |
1850 | ||
1b9778da ED |
1851 | void kvm_inject_apic_timer_irqs(struct kvm_vcpu *vcpu) |
1852 | { | |
ad312c7c | 1853 | struct kvm_lapic *apic = vcpu->arch.apic; |
1b9778da | 1854 | |
c48f1496 | 1855 | if (!kvm_vcpu_has_lapic(vcpu)) |
54e9818f GN |
1856 | return; |
1857 | ||
1858 | if (atomic_read(&apic->lapic_timer.pending) > 0) { | |
f1ed0450 | 1859 | kvm_apic_local_deliver(apic, APIC_LVTT); |
fae0ba21 NA |
1860 | if (apic_lvtt_tscdeadline(apic)) |
1861 | apic->lapic_timer.tscdeadline = 0; | |
f1ed0450 | 1862 | atomic_set(&apic->lapic_timer.pending, 0); |
1b9778da ED |
1863 | } |
1864 | } | |
1865 | ||
97222cc8 ED |
1866 | int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu) |
1867 | { | |
1868 | int vector = kvm_apic_has_interrupt(vcpu); | |
ad312c7c | 1869 | struct kvm_lapic *apic = vcpu->arch.apic; |
97222cc8 ED |
1870 | |
1871 | if (vector == -1) | |
1872 | return -1; | |
1873 | ||
56cc2406 WL |
1874 | /* |
1875 | * We get here even with APIC virtualization enabled, if doing | |
1876 | * nested virtualization and L1 runs with the "acknowledge interrupt | |
1877 | * on exit" mode. Then we cannot inject the interrupt via RVI, | |
1878 | * because the process would deliver it through the IDT. | |
1879 | */ | |
1880 | ||
8680b94b | 1881 | apic_set_isr(vector, apic); |
97222cc8 ED |
1882 | apic_update_ppr(apic); |
1883 | apic_clear_irr(vector, apic); | |
1884 | return vector; | |
1885 | } | |
96ad2cc6 | 1886 | |
64eb0620 GN |
1887 | void kvm_apic_post_state_restore(struct kvm_vcpu *vcpu, |
1888 | struct kvm_lapic_state *s) | |
96ad2cc6 | 1889 | { |
ad312c7c | 1890 | struct kvm_lapic *apic = vcpu->arch.apic; |
96ad2cc6 | 1891 | |
5dbc8f3f | 1892 | kvm_lapic_set_base(vcpu, vcpu->arch.apic_base); |
64eb0620 GN |
1893 | /* set SPIV separately to get count of SW disabled APICs right */ |
1894 | apic_set_spiv(apic, *((u32 *)(s->regs + APIC_SPIV))); | |
1895 | memcpy(vcpu->arch.apic->regs, s->regs, sizeof *s); | |
1e08ec4a GN |
1896 | /* call kvm_apic_set_id() to put apic into apic_map */ |
1897 | kvm_apic_set_id(apic, kvm_apic_id(apic)); | |
fc61b800 GN |
1898 | kvm_apic_set_version(vcpu); |
1899 | ||
96ad2cc6 | 1900 | apic_update_ppr(apic); |
d3c7b77d | 1901 | hrtimer_cancel(&apic->lapic_timer.timer); |
b6ac0695 | 1902 | apic_update_lvtt(apic); |
db138562 | 1903 | apic_manage_nmi_watchdog(apic, kvm_apic_get_reg(apic, APIC_LVT0)); |
96ad2cc6 ED |
1904 | update_divide_count(apic); |
1905 | start_apic_timer(apic); | |
6e24a6ef | 1906 | apic->irr_pending = true; |
f563db4b | 1907 | apic->isr_count = kvm_x86_ops->hwapic_isr_update ? |
c7c9c56c | 1908 | 1 : count_vectors(apic->regs + APIC_ISR); |
8680b94b | 1909 | apic->highest_isr_cache = -1; |
4114c27d WW |
1910 | if (kvm_x86_ops->hwapic_irr_update) |
1911 | kvm_x86_ops->hwapic_irr_update(vcpu, | |
1912 | apic_find_highest_irr(apic)); | |
b4eef9b3 TC |
1913 | if (unlikely(kvm_x86_ops->hwapic_isr_update)) |
1914 | kvm_x86_ops->hwapic_isr_update(vcpu->kvm, | |
1915 | apic_find_highest_isr(apic)); | |
3842d135 | 1916 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
49df6397 SR |
1917 | if (ioapic_in_kernel(vcpu->kvm)) |
1918 | kvm_rtc_eoi_tracking_restore_one(vcpu); | |
96ad2cc6 | 1919 | } |
a3d7f85f | 1920 | |
2f52d58c | 1921 | void __kvm_migrate_apic_timer(struct kvm_vcpu *vcpu) |
a3d7f85f | 1922 | { |
a3d7f85f ED |
1923 | struct hrtimer *timer; |
1924 | ||
c48f1496 | 1925 | if (!kvm_vcpu_has_lapic(vcpu)) |
a3d7f85f ED |
1926 | return; |
1927 | ||
54e9818f | 1928 | timer = &vcpu->arch.apic->lapic_timer.timer; |
a3d7f85f | 1929 | if (hrtimer_cancel(timer)) |
beb20d52 | 1930 | hrtimer_start_expires(timer, HRTIMER_MODE_ABS); |
a3d7f85f | 1931 | } |
b93463aa | 1932 | |
ae7a2a3f MT |
1933 | /* |
1934 | * apic_sync_pv_eoi_from_guest - called on vmexit or cancel interrupt | |
1935 | * | |
1936 | * Detect whether guest triggered PV EOI since the | |
1937 | * last entry. If yes, set EOI on guests's behalf. | |
1938 | * Clear PV EOI in guest memory in any case. | |
1939 | */ | |
1940 | static void apic_sync_pv_eoi_from_guest(struct kvm_vcpu *vcpu, | |
1941 | struct kvm_lapic *apic) | |
1942 | { | |
1943 | bool pending; | |
1944 | int vector; | |
1945 | /* | |
1946 | * PV EOI state is derived from KVM_APIC_PV_EOI_PENDING in host | |
1947 | * and KVM_PV_EOI_ENABLED in guest memory as follows: | |
1948 | * | |
1949 | * KVM_APIC_PV_EOI_PENDING is unset: | |
1950 | * -> host disabled PV EOI. | |
1951 | * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is set: | |
1952 | * -> host enabled PV EOI, guest did not execute EOI yet. | |
1953 | * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is unset: | |
1954 | * -> host enabled PV EOI, guest executed EOI. | |
1955 | */ | |
1956 | BUG_ON(!pv_eoi_enabled(vcpu)); | |
1957 | pending = pv_eoi_get_pending(vcpu); | |
1958 | /* | |
1959 | * Clear pending bit in any case: it will be set again on vmentry. | |
1960 | * While this might not be ideal from performance point of view, | |
1961 | * this makes sure pv eoi is only enabled when we know it's safe. | |
1962 | */ | |
1963 | pv_eoi_clr_pending(vcpu); | |
1964 | if (pending) | |
1965 | return; | |
1966 | vector = apic_set_eoi(apic); | |
1967 | trace_kvm_pv_eoi(apic, vector); | |
1968 | } | |
1969 | ||
b93463aa AK |
1970 | void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu) |
1971 | { | |
1972 | u32 data; | |
b93463aa | 1973 | |
ae7a2a3f MT |
1974 | if (test_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention)) |
1975 | apic_sync_pv_eoi_from_guest(vcpu, vcpu->arch.apic); | |
1976 | ||
41383771 | 1977 | if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention)) |
b93463aa AK |
1978 | return; |
1979 | ||
603242a8 NK |
1980 | if (kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data, |
1981 | sizeof(u32))) | |
1982 | return; | |
b93463aa AK |
1983 | |
1984 | apic_set_tpr(vcpu->arch.apic, data & 0xff); | |
1985 | } | |
1986 | ||
ae7a2a3f MT |
1987 | /* |
1988 | * apic_sync_pv_eoi_to_guest - called before vmentry | |
1989 | * | |
1990 | * Detect whether it's safe to enable PV EOI and | |
1991 | * if yes do so. | |
1992 | */ | |
1993 | static void apic_sync_pv_eoi_to_guest(struct kvm_vcpu *vcpu, | |
1994 | struct kvm_lapic *apic) | |
1995 | { | |
1996 | if (!pv_eoi_enabled(vcpu) || | |
1997 | /* IRR set or many bits in ISR: could be nested. */ | |
1998 | apic->irr_pending || | |
1999 | /* Cache not set: could be safe but we don't bother. */ | |
2000 | apic->highest_isr_cache == -1 || | |
2001 | /* Need EOI to update ioapic. */ | |
3bb345f3 | 2002 | kvm_ioapic_handles_vector(apic, apic->highest_isr_cache)) { |
ae7a2a3f MT |
2003 | /* |
2004 | * PV EOI was disabled by apic_sync_pv_eoi_from_guest | |
2005 | * so we need not do anything here. | |
2006 | */ | |
2007 | return; | |
2008 | } | |
2009 | ||
2010 | pv_eoi_set_pending(apic->vcpu); | |
2011 | } | |
2012 | ||
b93463aa AK |
2013 | void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu) |
2014 | { | |
2015 | u32 data, tpr; | |
2016 | int max_irr, max_isr; | |
ae7a2a3f | 2017 | struct kvm_lapic *apic = vcpu->arch.apic; |
b93463aa | 2018 | |
ae7a2a3f MT |
2019 | apic_sync_pv_eoi_to_guest(vcpu, apic); |
2020 | ||
41383771 | 2021 | if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention)) |
b93463aa AK |
2022 | return; |
2023 | ||
c48f1496 | 2024 | tpr = kvm_apic_get_reg(apic, APIC_TASKPRI) & 0xff; |
b93463aa AK |
2025 | max_irr = apic_find_highest_irr(apic); |
2026 | if (max_irr < 0) | |
2027 | max_irr = 0; | |
2028 | max_isr = apic_find_highest_isr(apic); | |
2029 | if (max_isr < 0) | |
2030 | max_isr = 0; | |
2031 | data = (tpr & 0xff) | ((max_isr & 0xf0) << 8) | (max_irr << 24); | |
2032 | ||
fda4e2e8 AH |
2033 | kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data, |
2034 | sizeof(u32)); | |
b93463aa AK |
2035 | } |
2036 | ||
fda4e2e8 | 2037 | int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr) |
b93463aa | 2038 | { |
fda4e2e8 AH |
2039 | if (vapic_addr) { |
2040 | if (kvm_gfn_to_hva_cache_init(vcpu->kvm, | |
2041 | &vcpu->arch.apic->vapic_cache, | |
2042 | vapic_addr, sizeof(u32))) | |
2043 | return -EINVAL; | |
41383771 | 2044 | __set_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention); |
fda4e2e8 | 2045 | } else { |
41383771 | 2046 | __clear_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention); |
fda4e2e8 AH |
2047 | } |
2048 | ||
2049 | vcpu->arch.apic->vapic_addr = vapic_addr; | |
2050 | return 0; | |
b93463aa | 2051 | } |
0105d1a5 GN |
2052 | |
2053 | int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data) | |
2054 | { | |
2055 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2056 | u32 reg = (msr - APIC_BASE_MSR) << 4; | |
2057 | ||
35754c98 | 2058 | if (!lapic_in_kernel(vcpu) || !apic_x2apic_mode(apic)) |
0105d1a5 GN |
2059 | return 1; |
2060 | ||
c69d3d9b NA |
2061 | if (reg == APIC_ICR2) |
2062 | return 1; | |
2063 | ||
0105d1a5 | 2064 | /* if this is ICR write vector before command */ |
decdc283 | 2065 | if (reg == APIC_ICR) |
0105d1a5 GN |
2066 | apic_reg_write(apic, APIC_ICR2, (u32)(data >> 32)); |
2067 | return apic_reg_write(apic, reg, (u32)data); | |
2068 | } | |
2069 | ||
2070 | int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data) | |
2071 | { | |
2072 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2073 | u32 reg = (msr - APIC_BASE_MSR) << 4, low, high = 0; | |
2074 | ||
35754c98 | 2075 | if (!lapic_in_kernel(vcpu) || !apic_x2apic_mode(apic)) |
0105d1a5 GN |
2076 | return 1; |
2077 | ||
c69d3d9b NA |
2078 | if (reg == APIC_DFR || reg == APIC_ICR2) { |
2079 | apic_debug("KVM_APIC_READ: read x2apic reserved register %x\n", | |
2080 | reg); | |
2081 | return 1; | |
2082 | } | |
2083 | ||
0105d1a5 GN |
2084 | if (apic_reg_read(apic, reg, 4, &low)) |
2085 | return 1; | |
decdc283 | 2086 | if (reg == APIC_ICR) |
0105d1a5 GN |
2087 | apic_reg_read(apic, APIC_ICR2, 4, &high); |
2088 | ||
2089 | *data = (((u64)high) << 32) | low; | |
2090 | ||
2091 | return 0; | |
2092 | } | |
10388a07 GN |
2093 | |
2094 | int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 reg, u64 data) | |
2095 | { | |
2096 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2097 | ||
c48f1496 | 2098 | if (!kvm_vcpu_has_lapic(vcpu)) |
10388a07 GN |
2099 | return 1; |
2100 | ||
2101 | /* if this is ICR write vector before command */ | |
2102 | if (reg == APIC_ICR) | |
2103 | apic_reg_write(apic, APIC_ICR2, (u32)(data >> 32)); | |
2104 | return apic_reg_write(apic, reg, (u32)data); | |
2105 | } | |
2106 | ||
2107 | int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 reg, u64 *data) | |
2108 | { | |
2109 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2110 | u32 low, high = 0; | |
2111 | ||
c48f1496 | 2112 | if (!kvm_vcpu_has_lapic(vcpu)) |
10388a07 GN |
2113 | return 1; |
2114 | ||
2115 | if (apic_reg_read(apic, reg, 4, &low)) | |
2116 | return 1; | |
2117 | if (reg == APIC_ICR) | |
2118 | apic_reg_read(apic, APIC_ICR2, 4, &high); | |
2119 | ||
2120 | *data = (((u64)high) << 32) | low; | |
2121 | ||
2122 | return 0; | |
2123 | } | |
ae7a2a3f MT |
2124 | |
2125 | int kvm_lapic_enable_pv_eoi(struct kvm_vcpu *vcpu, u64 data) | |
2126 | { | |
2127 | u64 addr = data & ~KVM_MSR_ENABLED; | |
2128 | if (!IS_ALIGNED(addr, 4)) | |
2129 | return 1; | |
2130 | ||
2131 | vcpu->arch.pv_eoi.msr_val = data; | |
2132 | if (!pv_eoi_enabled(vcpu)) | |
2133 | return 0; | |
2134 | return kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.pv_eoi.data, | |
8f964525 | 2135 | addr, sizeof(u8)); |
ae7a2a3f | 2136 | } |
c5cc421b | 2137 | |
66450a21 JK |
2138 | void kvm_apic_accept_events(struct kvm_vcpu *vcpu) |
2139 | { | |
2140 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2b4a273b | 2141 | u8 sipi_vector; |
299018f4 | 2142 | unsigned long pe; |
66450a21 | 2143 | |
299018f4 | 2144 | if (!kvm_vcpu_has_lapic(vcpu) || !apic->pending_events) |
66450a21 JK |
2145 | return; |
2146 | ||
cd7764fe PB |
2147 | /* |
2148 | * INITs are latched while in SMM. Because an SMM CPU cannot | |
2149 | * be in KVM_MP_STATE_INIT_RECEIVED state, just eat SIPIs | |
2150 | * and delay processing of INIT until the next RSM. | |
2151 | */ | |
2152 | if (is_smm(vcpu)) { | |
2153 | WARN_ON_ONCE(vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED); | |
2154 | if (test_bit(KVM_APIC_SIPI, &apic->pending_events)) | |
2155 | clear_bit(KVM_APIC_SIPI, &apic->pending_events); | |
2156 | return; | |
2157 | } | |
299018f4 | 2158 | |
cd7764fe | 2159 | pe = xchg(&apic->pending_events, 0); |
299018f4 | 2160 | if (test_bit(KVM_APIC_INIT, &pe)) { |
d28bc9dd NA |
2161 | kvm_lapic_reset(vcpu, true); |
2162 | kvm_vcpu_reset(vcpu, true); | |
66450a21 JK |
2163 | if (kvm_vcpu_is_bsp(apic->vcpu)) |
2164 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; | |
2165 | else | |
2166 | vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED; | |
2167 | } | |
299018f4 | 2168 | if (test_bit(KVM_APIC_SIPI, &pe) && |
66450a21 JK |
2169 | vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) { |
2170 | /* evaluate pending_events before reading the vector */ | |
2171 | smp_rmb(); | |
2172 | sipi_vector = apic->sipi_vector; | |
98eff52a | 2173 | apic_debug("vcpu %d received sipi with vector # %x\n", |
66450a21 JK |
2174 | vcpu->vcpu_id, sipi_vector); |
2175 | kvm_vcpu_deliver_sipi_vector(vcpu, sipi_vector); | |
2176 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; | |
2177 | } | |
2178 | } | |
2179 | ||
c5cc421b GN |
2180 | void kvm_lapic_init(void) |
2181 | { | |
2182 | /* do not patch jump label more than once per second */ | |
2183 | jump_label_rate_limit(&apic_hw_disabled, HZ); | |
f8c1ea10 | 2184 | jump_label_rate_limit(&apic_sw_disabled, HZ); |
c5cc421b | 2185 | } |