Commit | Line | Data |
---|---|---|
97222cc8 ED |
1 | |
2 | /* | |
3 | * Local APIC virtualization | |
4 | * | |
5 | * Copyright (C) 2006 Qumranet, Inc. | |
6 | * Copyright (C) 2007 Novell | |
7 | * Copyright (C) 2007 Intel | |
9611c187 | 8 | * Copyright 2009 Red Hat, Inc. and/or its affiliates. |
97222cc8 ED |
9 | * |
10 | * Authors: | |
11 | * Dor Laor <dor.laor@qumranet.com> | |
12 | * Gregory Haskins <ghaskins@novell.com> | |
13 | * Yaozu (Eddie) Dong <eddie.dong@intel.com> | |
14 | * | |
15 | * Based on Xen 3.1 code, Copyright (c) 2004, Intel Corporation. | |
16 | * | |
17 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
18 | * the COPYING file in the top-level directory. | |
19 | */ | |
20 | ||
edf88417 | 21 | #include <linux/kvm_host.h> |
97222cc8 ED |
22 | #include <linux/kvm.h> |
23 | #include <linux/mm.h> | |
24 | #include <linux/highmem.h> | |
25 | #include <linux/smp.h> | |
26 | #include <linux/hrtimer.h> | |
27 | #include <linux/io.h> | |
28 | #include <linux/module.h> | |
6f6d6a1a | 29 | #include <linux/math64.h> |
5a0e3ad6 | 30 | #include <linux/slab.h> |
97222cc8 ED |
31 | #include <asm/processor.h> |
32 | #include <asm/msr.h> | |
33 | #include <asm/page.h> | |
34 | #include <asm/current.h> | |
35 | #include <asm/apicdef.h> | |
d0659d94 | 36 | #include <asm/delay.h> |
60063497 | 37 | #include <linux/atomic.h> |
c5cc421b | 38 | #include <linux/jump_label.h> |
5fdbf976 | 39 | #include "kvm_cache_regs.h" |
97222cc8 | 40 | #include "irq.h" |
229456fc | 41 | #include "trace.h" |
fc61b800 | 42 | #include "x86.h" |
00b27a3e | 43 | #include "cpuid.h" |
97222cc8 | 44 | |
b682b814 MT |
45 | #ifndef CONFIG_X86_64 |
46 | #define mod_64(x, y) ((x) - (y) * div64_u64(x, y)) | |
47 | #else | |
48 | #define mod_64(x, y) ((x) % (y)) | |
49 | #endif | |
50 | ||
97222cc8 ED |
51 | #define PRId64 "d" |
52 | #define PRIx64 "llx" | |
53 | #define PRIu64 "u" | |
54 | #define PRIo64 "o" | |
55 | ||
56 | #define APIC_BUS_CYCLE_NS 1 | |
57 | ||
58 | /* #define apic_debug(fmt,arg...) printk(KERN_WARNING fmt,##arg) */ | |
59 | #define apic_debug(fmt, arg...) | |
60 | ||
61 | #define APIC_LVT_NUM 6 | |
62 | /* 14 is the version for Xeon and Pentium 8.4.8*/ | |
63 | #define APIC_VERSION (0x14UL | ((APIC_LVT_NUM - 1) << 16)) | |
64 | #define LAPIC_MMIO_LENGTH (1 << 12) | |
65 | /* followed define is not in apicdef.h */ | |
66 | #define APIC_SHORT_MASK 0xc0000 | |
67 | #define APIC_DEST_NOSHORT 0x0 | |
68 | #define APIC_DEST_MASK 0x800 | |
69 | #define MAX_APIC_VECTOR 256 | |
ecba9a52 | 70 | #define APIC_VECTORS_PER_REG 32 |
97222cc8 | 71 | |
394457a9 NA |
72 | #define APIC_BROADCAST 0xFF |
73 | #define X2APIC_BROADCAST 0xFFFFFFFFul | |
74 | ||
97222cc8 ED |
75 | #define VEC_POS(v) ((v) & (32 - 1)) |
76 | #define REG_POS(v) (((v) >> 5) << 4) | |
ad312c7c | 77 | |
97222cc8 ED |
78 | static inline void apic_set_reg(struct kvm_lapic *apic, int reg_off, u32 val) |
79 | { | |
80 | *((u32 *) (apic->regs + reg_off)) = val; | |
81 | } | |
82 | ||
a0c9a822 MT |
83 | static inline int apic_test_vector(int vec, void *bitmap) |
84 | { | |
85 | return test_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
86 | } | |
87 | ||
10606919 YZ |
88 | bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector) |
89 | { | |
90 | struct kvm_lapic *apic = vcpu->arch.apic; | |
91 | ||
92 | return apic_test_vector(vector, apic->regs + APIC_ISR) || | |
93 | apic_test_vector(vector, apic->regs + APIC_IRR); | |
94 | } | |
95 | ||
97222cc8 ED |
96 | static inline void apic_set_vector(int vec, void *bitmap) |
97 | { | |
98 | set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
99 | } | |
100 | ||
101 | static inline void apic_clear_vector(int vec, void *bitmap) | |
102 | { | |
103 | clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
104 | } | |
105 | ||
8680b94b MT |
106 | static inline int __apic_test_and_set_vector(int vec, void *bitmap) |
107 | { | |
108 | return __test_and_set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
109 | } | |
110 | ||
111 | static inline int __apic_test_and_clear_vector(int vec, void *bitmap) | |
112 | { | |
113 | return __test_and_clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec)); | |
114 | } | |
115 | ||
c5cc421b | 116 | struct static_key_deferred apic_hw_disabled __read_mostly; |
f8c1ea10 GN |
117 | struct static_key_deferred apic_sw_disabled __read_mostly; |
118 | ||
97222cc8 ED |
119 | static inline int apic_enabled(struct kvm_lapic *apic) |
120 | { | |
c48f1496 | 121 | return kvm_apic_sw_enabled(apic) && kvm_apic_hw_enabled(apic); |
54e9818f GN |
122 | } |
123 | ||
97222cc8 ED |
124 | #define LVT_MASK \ |
125 | (APIC_LVT_MASKED | APIC_SEND_PENDING | APIC_VECTOR_MASK) | |
126 | ||
127 | #define LINT_MASK \ | |
128 | (LVT_MASK | APIC_MODE_MASK | APIC_INPUT_POLARITY | \ | |
129 | APIC_LVT_REMOTE_IRR | APIC_LVT_LEVEL_TRIGGER) | |
130 | ||
131 | static inline int kvm_apic_id(struct kvm_lapic *apic) | |
132 | { | |
c48f1496 | 133 | return (kvm_apic_get_reg(apic, APIC_ID) >> 24) & 0xff; |
97222cc8 ED |
134 | } |
135 | ||
3548a259 RK |
136 | /* The logical map is definitely wrong if we have multiple |
137 | * modes at the same time. (Physical map is always right.) | |
138 | */ | |
139 | static inline bool kvm_apic_logical_map_valid(struct kvm_apic_map *map) | |
140 | { | |
141 | return !(map->mode & (map->mode - 1)); | |
142 | } | |
143 | ||
3b5a5ffa RK |
144 | static inline void |
145 | apic_logical_id(struct kvm_apic_map *map, u32 dest_id, u16 *cid, u16 *lid) | |
146 | { | |
147 | unsigned lid_bits; | |
148 | ||
149 | BUILD_BUG_ON(KVM_APIC_MODE_XAPIC_CLUSTER != 4); | |
150 | BUILD_BUG_ON(KVM_APIC_MODE_XAPIC_FLAT != 8); | |
151 | BUILD_BUG_ON(KVM_APIC_MODE_X2APIC != 16); | |
152 | lid_bits = map->mode; | |
153 | ||
154 | *cid = dest_id >> lid_bits; | |
155 | *lid = dest_id & ((1 << lid_bits) - 1); | |
156 | } | |
157 | ||
1e08ec4a GN |
158 | static void recalculate_apic_map(struct kvm *kvm) |
159 | { | |
160 | struct kvm_apic_map *new, *old = NULL; | |
161 | struct kvm_vcpu *vcpu; | |
162 | int i; | |
163 | ||
164 | new = kzalloc(sizeof(struct kvm_apic_map), GFP_KERNEL); | |
165 | ||
166 | mutex_lock(&kvm->arch.apic_map_lock); | |
167 | ||
168 | if (!new) | |
169 | goto out; | |
170 | ||
173beedc NA |
171 | kvm_for_each_vcpu(i, vcpu, kvm) { |
172 | struct kvm_lapic *apic = vcpu->arch.apic; | |
173 | u16 cid, lid; | |
25995e5b | 174 | u32 ldr, aid; |
1e08ec4a | 175 | |
df04d1d1 RK |
176 | if (!kvm_apic_present(vcpu)) |
177 | continue; | |
178 | ||
25995e5b | 179 | aid = kvm_apic_id(apic); |
1e08ec4a | 180 | ldr = kvm_apic_get_reg(apic, APIC_LDR); |
1e08ec4a | 181 | |
25995e5b RK |
182 | if (aid < ARRAY_SIZE(new->phys_map)) |
183 | new->phys_map[aid] = apic; | |
3548a259 | 184 | |
3b5a5ffa RK |
185 | if (apic_x2apic_mode(apic)) { |
186 | new->mode |= KVM_APIC_MODE_X2APIC; | |
187 | } else if (ldr) { | |
188 | ldr = GET_APIC_LOGICAL_ID(ldr); | |
189 | if (kvm_apic_get_reg(apic, APIC_DFR) == APIC_DFR_FLAT) | |
190 | new->mode |= KVM_APIC_MODE_XAPIC_FLAT; | |
191 | else | |
192 | new->mode |= KVM_APIC_MODE_XAPIC_CLUSTER; | |
193 | } | |
194 | ||
195 | if (!kvm_apic_logical_map_valid(new)) | |
3548a259 RK |
196 | continue; |
197 | ||
3b5a5ffa RK |
198 | apic_logical_id(new, ldr, &cid, &lid); |
199 | ||
25995e5b | 200 | if (lid && cid < ARRAY_SIZE(new->logical_map)) |
1e08ec4a GN |
201 | new->logical_map[cid][ffs(lid) - 1] = apic; |
202 | } | |
203 | out: | |
204 | old = rcu_dereference_protected(kvm->arch.apic_map, | |
205 | lockdep_is_held(&kvm->arch.apic_map_lock)); | |
206 | rcu_assign_pointer(kvm->arch.apic_map, new); | |
207 | mutex_unlock(&kvm->arch.apic_map_lock); | |
208 | ||
209 | if (old) | |
210 | kfree_rcu(old, rcu); | |
c7c9c56c | 211 | |
3d81bc7e | 212 | kvm_vcpu_request_scan_ioapic(kvm); |
1e08ec4a GN |
213 | } |
214 | ||
1e1b6c26 NA |
215 | static inline void apic_set_spiv(struct kvm_lapic *apic, u32 val) |
216 | { | |
e462755c | 217 | bool enabled = val & APIC_SPIV_APIC_ENABLED; |
1e1b6c26 NA |
218 | |
219 | apic_set_reg(apic, APIC_SPIV, val); | |
e462755c RK |
220 | |
221 | if (enabled != apic->sw_enabled) { | |
222 | apic->sw_enabled = enabled; | |
223 | if (enabled) { | |
1e1b6c26 NA |
224 | static_key_slow_dec_deferred(&apic_sw_disabled); |
225 | recalculate_apic_map(apic->vcpu->kvm); | |
226 | } else | |
227 | static_key_slow_inc(&apic_sw_disabled.key); | |
228 | } | |
229 | } | |
230 | ||
1e08ec4a GN |
231 | static inline void kvm_apic_set_id(struct kvm_lapic *apic, u8 id) |
232 | { | |
233 | apic_set_reg(apic, APIC_ID, id << 24); | |
234 | recalculate_apic_map(apic->vcpu->kvm); | |
235 | } | |
236 | ||
237 | static inline void kvm_apic_set_ldr(struct kvm_lapic *apic, u32 id) | |
238 | { | |
239 | apic_set_reg(apic, APIC_LDR, id); | |
240 | recalculate_apic_map(apic->vcpu->kvm); | |
241 | } | |
242 | ||
257b9a5f RK |
243 | static inline void kvm_apic_set_x2apic_id(struct kvm_lapic *apic, u8 id) |
244 | { | |
245 | u32 ldr = ((id >> 4) << 16) | (1 << (id & 0xf)); | |
246 | ||
247 | apic_set_reg(apic, APIC_ID, id << 24); | |
248 | apic_set_reg(apic, APIC_LDR, ldr); | |
249 | recalculate_apic_map(apic->vcpu->kvm); | |
250 | } | |
251 | ||
97222cc8 ED |
252 | static inline int apic_lvt_enabled(struct kvm_lapic *apic, int lvt_type) |
253 | { | |
c48f1496 | 254 | return !(kvm_apic_get_reg(apic, lvt_type) & APIC_LVT_MASKED); |
97222cc8 ED |
255 | } |
256 | ||
257 | static inline int apic_lvt_vector(struct kvm_lapic *apic, int lvt_type) | |
258 | { | |
c48f1496 | 259 | return kvm_apic_get_reg(apic, lvt_type) & APIC_VECTOR_MASK; |
97222cc8 ED |
260 | } |
261 | ||
a3e06bbe LJ |
262 | static inline int apic_lvtt_oneshot(struct kvm_lapic *apic) |
263 | { | |
f30ebc31 | 264 | return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_ONESHOT; |
a3e06bbe LJ |
265 | } |
266 | ||
97222cc8 ED |
267 | static inline int apic_lvtt_period(struct kvm_lapic *apic) |
268 | { | |
f30ebc31 | 269 | return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_PERIODIC; |
a3e06bbe LJ |
270 | } |
271 | ||
272 | static inline int apic_lvtt_tscdeadline(struct kvm_lapic *apic) | |
273 | { | |
f30ebc31 | 274 | return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_TSCDEADLINE; |
97222cc8 ED |
275 | } |
276 | ||
cc6e462c JK |
277 | static inline int apic_lvt_nmi_mode(u32 lvt_val) |
278 | { | |
279 | return (lvt_val & (APIC_MODE_MASK | APIC_LVT_MASKED)) == APIC_DM_NMI; | |
280 | } | |
281 | ||
fc61b800 GN |
282 | void kvm_apic_set_version(struct kvm_vcpu *vcpu) |
283 | { | |
284 | struct kvm_lapic *apic = vcpu->arch.apic; | |
285 | struct kvm_cpuid_entry2 *feat; | |
286 | u32 v = APIC_VERSION; | |
287 | ||
c48f1496 | 288 | if (!kvm_vcpu_has_lapic(vcpu)) |
fc61b800 GN |
289 | return; |
290 | ||
291 | feat = kvm_find_cpuid_entry(apic->vcpu, 0x1, 0); | |
292 | if (feat && (feat->ecx & (1 << (X86_FEATURE_X2APIC & 31)))) | |
293 | v |= APIC_LVR_DIRECTED_EOI; | |
294 | apic_set_reg(apic, APIC_LVR, v); | |
295 | } | |
296 | ||
f1d24831 | 297 | static const unsigned int apic_lvt_mask[APIC_LVT_NUM] = { |
a3e06bbe | 298 | LVT_MASK , /* part LVTT mask, timer mode mask added at runtime */ |
97222cc8 ED |
299 | LVT_MASK | APIC_MODE_MASK, /* LVTTHMR */ |
300 | LVT_MASK | APIC_MODE_MASK, /* LVTPC */ | |
301 | LINT_MASK, LINT_MASK, /* LVT0-1 */ | |
302 | LVT_MASK /* LVTERR */ | |
303 | }; | |
304 | ||
305 | static int find_highest_vector(void *bitmap) | |
306 | { | |
ecba9a52 TY |
307 | int vec; |
308 | u32 *reg; | |
97222cc8 | 309 | |
ecba9a52 TY |
310 | for (vec = MAX_APIC_VECTOR - APIC_VECTORS_PER_REG; |
311 | vec >= 0; vec -= APIC_VECTORS_PER_REG) { | |
312 | reg = bitmap + REG_POS(vec); | |
313 | if (*reg) | |
314 | return fls(*reg) - 1 + vec; | |
315 | } | |
97222cc8 | 316 | |
ecba9a52 | 317 | return -1; |
97222cc8 ED |
318 | } |
319 | ||
8680b94b MT |
320 | static u8 count_vectors(void *bitmap) |
321 | { | |
ecba9a52 TY |
322 | int vec; |
323 | u32 *reg; | |
8680b94b | 324 | u8 count = 0; |
ecba9a52 TY |
325 | |
326 | for (vec = 0; vec < MAX_APIC_VECTOR; vec += APIC_VECTORS_PER_REG) { | |
327 | reg = bitmap + REG_POS(vec); | |
328 | count += hweight32(*reg); | |
329 | } | |
330 | ||
8680b94b MT |
331 | return count; |
332 | } | |
333 | ||
705699a1 | 334 | void __kvm_apic_update_irr(u32 *pir, void *regs) |
a20ed54d YZ |
335 | { |
336 | u32 i, pir_val; | |
a20ed54d YZ |
337 | |
338 | for (i = 0; i <= 7; i++) { | |
339 | pir_val = xchg(&pir[i], 0); | |
340 | if (pir_val) | |
705699a1 | 341 | *((u32 *)(regs + APIC_IRR + i * 0x10)) |= pir_val; |
a20ed54d YZ |
342 | } |
343 | } | |
705699a1 WV |
344 | EXPORT_SYMBOL_GPL(__kvm_apic_update_irr); |
345 | ||
346 | void kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir) | |
347 | { | |
348 | struct kvm_lapic *apic = vcpu->arch.apic; | |
349 | ||
350 | __kvm_apic_update_irr(pir, apic->regs); | |
351 | } | |
a20ed54d YZ |
352 | EXPORT_SYMBOL_GPL(kvm_apic_update_irr); |
353 | ||
11f5cc05 | 354 | static inline void apic_set_irr(int vec, struct kvm_lapic *apic) |
97222cc8 | 355 | { |
11f5cc05 | 356 | apic_set_vector(vec, apic->regs + APIC_IRR); |
f210f757 NA |
357 | /* |
358 | * irr_pending must be true if any interrupt is pending; set it after | |
359 | * APIC_IRR to avoid race with apic_clear_irr | |
360 | */ | |
361 | apic->irr_pending = true; | |
97222cc8 ED |
362 | } |
363 | ||
33e4c686 | 364 | static inline int apic_search_irr(struct kvm_lapic *apic) |
97222cc8 | 365 | { |
33e4c686 | 366 | return find_highest_vector(apic->regs + APIC_IRR); |
97222cc8 ED |
367 | } |
368 | ||
369 | static inline int apic_find_highest_irr(struct kvm_lapic *apic) | |
370 | { | |
371 | int result; | |
372 | ||
c7c9c56c YZ |
373 | /* |
374 | * Note that irr_pending is just a hint. It will be always | |
375 | * true with virtual interrupt delivery enabled. | |
376 | */ | |
33e4c686 GN |
377 | if (!apic->irr_pending) |
378 | return -1; | |
379 | ||
5a71785d | 380 | kvm_x86_ops->sync_pir_to_irr(apic->vcpu); |
33e4c686 | 381 | result = apic_search_irr(apic); |
97222cc8 ED |
382 | ASSERT(result == -1 || result >= 16); |
383 | ||
384 | return result; | |
385 | } | |
386 | ||
33e4c686 GN |
387 | static inline void apic_clear_irr(int vec, struct kvm_lapic *apic) |
388 | { | |
56cc2406 WL |
389 | struct kvm_vcpu *vcpu; |
390 | ||
391 | vcpu = apic->vcpu; | |
392 | ||
d50ab6c1 | 393 | if (unlikely(kvm_vcpu_apic_vid_enabled(vcpu))) { |
56cc2406 | 394 | /* try to update RVI */ |
f210f757 | 395 | apic_clear_vector(vec, apic->regs + APIC_IRR); |
56cc2406 | 396 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
f210f757 NA |
397 | } else { |
398 | apic->irr_pending = false; | |
399 | apic_clear_vector(vec, apic->regs + APIC_IRR); | |
400 | if (apic_search_irr(apic) != -1) | |
401 | apic->irr_pending = true; | |
56cc2406 | 402 | } |
33e4c686 GN |
403 | } |
404 | ||
8680b94b MT |
405 | static inline void apic_set_isr(int vec, struct kvm_lapic *apic) |
406 | { | |
56cc2406 WL |
407 | struct kvm_vcpu *vcpu; |
408 | ||
409 | if (__apic_test_and_set_vector(vec, apic->regs + APIC_ISR)) | |
410 | return; | |
411 | ||
412 | vcpu = apic->vcpu; | |
fc57ac2c | 413 | |
8680b94b | 414 | /* |
56cc2406 WL |
415 | * With APIC virtualization enabled, all caching is disabled |
416 | * because the processor can modify ISR under the hood. Instead | |
417 | * just set SVI. | |
8680b94b | 418 | */ |
b4eef9b3 | 419 | if (unlikely(kvm_x86_ops->hwapic_isr_update)) |
56cc2406 WL |
420 | kvm_x86_ops->hwapic_isr_update(vcpu->kvm, vec); |
421 | else { | |
422 | ++apic->isr_count; | |
423 | BUG_ON(apic->isr_count > MAX_APIC_VECTOR); | |
424 | /* | |
425 | * ISR (in service register) bit is set when injecting an interrupt. | |
426 | * The highest vector is injected. Thus the latest bit set matches | |
427 | * the highest bit in ISR. | |
428 | */ | |
429 | apic->highest_isr_cache = vec; | |
430 | } | |
8680b94b MT |
431 | } |
432 | ||
fc57ac2c PB |
433 | static inline int apic_find_highest_isr(struct kvm_lapic *apic) |
434 | { | |
435 | int result; | |
436 | ||
437 | /* | |
438 | * Note that isr_count is always 1, and highest_isr_cache | |
439 | * is always -1, with APIC virtualization enabled. | |
440 | */ | |
441 | if (!apic->isr_count) | |
442 | return -1; | |
443 | if (likely(apic->highest_isr_cache != -1)) | |
444 | return apic->highest_isr_cache; | |
445 | ||
446 | result = find_highest_vector(apic->regs + APIC_ISR); | |
447 | ASSERT(result == -1 || result >= 16); | |
448 | ||
449 | return result; | |
450 | } | |
451 | ||
8680b94b MT |
452 | static inline void apic_clear_isr(int vec, struct kvm_lapic *apic) |
453 | { | |
fc57ac2c PB |
454 | struct kvm_vcpu *vcpu; |
455 | if (!__apic_test_and_clear_vector(vec, apic->regs + APIC_ISR)) | |
456 | return; | |
457 | ||
458 | vcpu = apic->vcpu; | |
459 | ||
460 | /* | |
461 | * We do get here for APIC virtualization enabled if the guest | |
462 | * uses the Hyper-V APIC enlightenment. In this case we may need | |
463 | * to trigger a new interrupt delivery by writing the SVI field; | |
464 | * on the other hand isr_count and highest_isr_cache are unused | |
465 | * and must be left alone. | |
466 | */ | |
b4eef9b3 | 467 | if (unlikely(kvm_x86_ops->hwapic_isr_update)) |
fc57ac2c PB |
468 | kvm_x86_ops->hwapic_isr_update(vcpu->kvm, |
469 | apic_find_highest_isr(apic)); | |
470 | else { | |
8680b94b | 471 | --apic->isr_count; |
fc57ac2c PB |
472 | BUG_ON(apic->isr_count < 0); |
473 | apic->highest_isr_cache = -1; | |
474 | } | |
8680b94b MT |
475 | } |
476 | ||
6e5d865c YS |
477 | int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu) |
478 | { | |
6e5d865c YS |
479 | int highest_irr; |
480 | ||
33e4c686 GN |
481 | /* This may race with setting of irr in __apic_accept_irq() and |
482 | * value returned may be wrong, but kvm_vcpu_kick() in __apic_accept_irq | |
483 | * will cause vmexit immediately and the value will be recalculated | |
484 | * on the next vmentry. | |
485 | */ | |
c48f1496 | 486 | if (!kvm_vcpu_has_lapic(vcpu)) |
6e5d865c | 487 | return 0; |
54e9818f | 488 | highest_irr = apic_find_highest_irr(vcpu->arch.apic); |
6e5d865c YS |
489 | |
490 | return highest_irr; | |
491 | } | |
6e5d865c | 492 | |
6da7e3f6 | 493 | static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode, |
b4f2225c YZ |
494 | int vector, int level, int trig_mode, |
495 | unsigned long *dest_map); | |
6da7e3f6 | 496 | |
b4f2225c YZ |
497 | int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq, |
498 | unsigned long *dest_map) | |
97222cc8 | 499 | { |
ad312c7c | 500 | struct kvm_lapic *apic = vcpu->arch.apic; |
8be5453f | 501 | |
58c2dde1 | 502 | return __apic_accept_irq(apic, irq->delivery_mode, irq->vector, |
b4f2225c | 503 | irq->level, irq->trig_mode, dest_map); |
97222cc8 ED |
504 | } |
505 | ||
ae7a2a3f MT |
506 | static int pv_eoi_put_user(struct kvm_vcpu *vcpu, u8 val) |
507 | { | |
508 | ||
509 | return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, &val, | |
510 | sizeof(val)); | |
511 | } | |
512 | ||
513 | static int pv_eoi_get_user(struct kvm_vcpu *vcpu, u8 *val) | |
514 | { | |
515 | ||
516 | return kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, val, | |
517 | sizeof(*val)); | |
518 | } | |
519 | ||
520 | static inline bool pv_eoi_enabled(struct kvm_vcpu *vcpu) | |
521 | { | |
522 | return vcpu->arch.pv_eoi.msr_val & KVM_MSR_ENABLED; | |
523 | } | |
524 | ||
525 | static bool pv_eoi_get_pending(struct kvm_vcpu *vcpu) | |
526 | { | |
527 | u8 val; | |
528 | if (pv_eoi_get_user(vcpu, &val) < 0) | |
529 | apic_debug("Can't read EOI MSR value: 0x%llx\n", | |
96893977 | 530 | (unsigned long long)vcpu->arch.pv_eoi.msr_val); |
ae7a2a3f MT |
531 | return val & 0x1; |
532 | } | |
533 | ||
534 | static void pv_eoi_set_pending(struct kvm_vcpu *vcpu) | |
535 | { | |
536 | if (pv_eoi_put_user(vcpu, KVM_PV_EOI_ENABLED) < 0) { | |
537 | apic_debug("Can't set EOI MSR value: 0x%llx\n", | |
96893977 | 538 | (unsigned long long)vcpu->arch.pv_eoi.msr_val); |
ae7a2a3f MT |
539 | return; |
540 | } | |
541 | __set_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention); | |
542 | } | |
543 | ||
544 | static void pv_eoi_clr_pending(struct kvm_vcpu *vcpu) | |
545 | { | |
546 | if (pv_eoi_put_user(vcpu, KVM_PV_EOI_DISABLED) < 0) { | |
547 | apic_debug("Can't clear EOI MSR value: 0x%llx\n", | |
96893977 | 548 | (unsigned long long)vcpu->arch.pv_eoi.msr_val); |
ae7a2a3f MT |
549 | return; |
550 | } | |
551 | __clear_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention); | |
552 | } | |
553 | ||
97222cc8 ED |
554 | static void apic_update_ppr(struct kvm_lapic *apic) |
555 | { | |
3842d135 | 556 | u32 tpr, isrv, ppr, old_ppr; |
97222cc8 ED |
557 | int isr; |
558 | ||
c48f1496 GN |
559 | old_ppr = kvm_apic_get_reg(apic, APIC_PROCPRI); |
560 | tpr = kvm_apic_get_reg(apic, APIC_TASKPRI); | |
97222cc8 ED |
561 | isr = apic_find_highest_isr(apic); |
562 | isrv = (isr != -1) ? isr : 0; | |
563 | ||
564 | if ((tpr & 0xf0) >= (isrv & 0xf0)) | |
565 | ppr = tpr & 0xff; | |
566 | else | |
567 | ppr = isrv & 0xf0; | |
568 | ||
569 | apic_debug("vlapic %p, ppr 0x%x, isr 0x%x, isrv 0x%x", | |
570 | apic, ppr, isr, isrv); | |
571 | ||
3842d135 AK |
572 | if (old_ppr != ppr) { |
573 | apic_set_reg(apic, APIC_PROCPRI, ppr); | |
83bcacb1 AK |
574 | if (ppr < old_ppr) |
575 | kvm_make_request(KVM_REQ_EVENT, apic->vcpu); | |
3842d135 | 576 | } |
97222cc8 ED |
577 | } |
578 | ||
579 | static void apic_set_tpr(struct kvm_lapic *apic, u32 tpr) | |
580 | { | |
581 | apic_set_reg(apic, APIC_TASKPRI, tpr); | |
582 | apic_update_ppr(apic); | |
583 | } | |
584 | ||
03d2249e | 585 | static bool kvm_apic_broadcast(struct kvm_lapic *apic, u32 mda) |
394457a9 | 586 | { |
03d2249e RK |
587 | if (apic_x2apic_mode(apic)) |
588 | return mda == X2APIC_BROADCAST; | |
589 | ||
590 | return GET_APIC_DEST_FIELD(mda) == APIC_BROADCAST; | |
394457a9 NA |
591 | } |
592 | ||
03d2249e | 593 | static bool kvm_apic_match_physical_addr(struct kvm_lapic *apic, u32 mda) |
97222cc8 | 594 | { |
03d2249e RK |
595 | if (kvm_apic_broadcast(apic, mda)) |
596 | return true; | |
597 | ||
598 | if (apic_x2apic_mode(apic)) | |
599 | return mda == kvm_apic_id(apic); | |
600 | ||
601 | return mda == SET_APIC_DEST_FIELD(kvm_apic_id(apic)); | |
97222cc8 ED |
602 | } |
603 | ||
52c233a4 | 604 | static bool kvm_apic_match_logical_addr(struct kvm_lapic *apic, u32 mda) |
97222cc8 | 605 | { |
0105d1a5 GN |
606 | u32 logical_id; |
607 | ||
394457a9 | 608 | if (kvm_apic_broadcast(apic, mda)) |
9368b567 | 609 | return true; |
394457a9 | 610 | |
9368b567 | 611 | logical_id = kvm_apic_get_reg(apic, APIC_LDR); |
97222cc8 | 612 | |
9368b567 | 613 | if (apic_x2apic_mode(apic)) |
8a395363 RK |
614 | return ((logical_id >> 16) == (mda >> 16)) |
615 | && (logical_id & mda & 0xffff) != 0; | |
97222cc8 | 616 | |
9368b567 | 617 | logical_id = GET_APIC_LOGICAL_ID(logical_id); |
03d2249e | 618 | mda = GET_APIC_DEST_FIELD(mda); |
97222cc8 | 619 | |
c48f1496 | 620 | switch (kvm_apic_get_reg(apic, APIC_DFR)) { |
97222cc8 | 621 | case APIC_DFR_FLAT: |
9368b567 | 622 | return (logical_id & mda) != 0; |
97222cc8 | 623 | case APIC_DFR_CLUSTER: |
9368b567 RK |
624 | return ((logical_id >> 4) == (mda >> 4)) |
625 | && (logical_id & mda & 0xf) != 0; | |
97222cc8 | 626 | default: |
7712de87 | 627 | apic_debug("Bad DFR vcpu %d: %08x\n", |
c48f1496 | 628 | apic->vcpu->vcpu_id, kvm_apic_get_reg(apic, APIC_DFR)); |
9368b567 | 629 | return false; |
97222cc8 | 630 | } |
97222cc8 ED |
631 | } |
632 | ||
03d2249e RK |
633 | /* KVM APIC implementation has two quirks |
634 | * - dest always begins at 0 while xAPIC MDA has offset 24, | |
635 | * - IOxAPIC messages have to be delivered (directly) to x2APIC. | |
636 | */ | |
637 | static u32 kvm_apic_mda(unsigned int dest_id, struct kvm_lapic *source, | |
638 | struct kvm_lapic *target) | |
639 | { | |
640 | bool ipi = source != NULL; | |
641 | bool x2apic_mda = apic_x2apic_mode(ipi ? source : target); | |
642 | ||
643 | if (!ipi && dest_id == APIC_BROADCAST && x2apic_mda) | |
644 | return X2APIC_BROADCAST; | |
645 | ||
646 | return x2apic_mda ? dest_id : SET_APIC_DEST_FIELD(dest_id); | |
647 | } | |
648 | ||
52c233a4 | 649 | bool kvm_apic_match_dest(struct kvm_vcpu *vcpu, struct kvm_lapic *source, |
394457a9 | 650 | int short_hand, unsigned int dest, int dest_mode) |
97222cc8 | 651 | { |
ad312c7c | 652 | struct kvm_lapic *target = vcpu->arch.apic; |
03d2249e | 653 | u32 mda = kvm_apic_mda(dest, source, target); |
97222cc8 ED |
654 | |
655 | apic_debug("target %p, source %p, dest 0x%x, " | |
343f94fe | 656 | "dest_mode 0x%x, short_hand 0x%x\n", |
97222cc8 ED |
657 | target, source, dest, dest_mode, short_hand); |
658 | ||
bd371396 | 659 | ASSERT(target); |
97222cc8 ED |
660 | switch (short_hand) { |
661 | case APIC_DEST_NOSHORT: | |
3697f302 | 662 | if (dest_mode == APIC_DEST_PHYSICAL) |
03d2249e | 663 | return kvm_apic_match_physical_addr(target, mda); |
343f94fe | 664 | else |
03d2249e | 665 | return kvm_apic_match_logical_addr(target, mda); |
97222cc8 | 666 | case APIC_DEST_SELF: |
9368b567 | 667 | return target == source; |
97222cc8 | 668 | case APIC_DEST_ALLINC: |
9368b567 | 669 | return true; |
97222cc8 | 670 | case APIC_DEST_ALLBUT: |
9368b567 | 671 | return target != source; |
97222cc8 | 672 | default: |
7712de87 JK |
673 | apic_debug("kvm: apic: Bad dest shorthand value %x\n", |
674 | short_hand); | |
9368b567 | 675 | return false; |
97222cc8 | 676 | } |
97222cc8 ED |
677 | } |
678 | ||
1e08ec4a | 679 | bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src, |
b4f2225c | 680 | struct kvm_lapic_irq *irq, int *r, unsigned long *dest_map) |
1e08ec4a GN |
681 | { |
682 | struct kvm_apic_map *map; | |
683 | unsigned long bitmap = 1; | |
684 | struct kvm_lapic **dst; | |
685 | int i; | |
bea15428 | 686 | bool ret, x2apic_ipi; |
1e08ec4a GN |
687 | |
688 | *r = -1; | |
689 | ||
690 | if (irq->shorthand == APIC_DEST_SELF) { | |
b4f2225c | 691 | *r = kvm_apic_set_irq(src->vcpu, irq, dest_map); |
1e08ec4a GN |
692 | return true; |
693 | } | |
694 | ||
695 | if (irq->shorthand) | |
696 | return false; | |
697 | ||
bea15428 | 698 | x2apic_ipi = src && apic_x2apic_mode(src); |
9ea369b0 RK |
699 | if (irq->dest_id == (x2apic_ipi ? X2APIC_BROADCAST : APIC_BROADCAST)) |
700 | return false; | |
701 | ||
bea15428 | 702 | ret = true; |
1e08ec4a GN |
703 | rcu_read_lock(); |
704 | map = rcu_dereference(kvm->arch.apic_map); | |
705 | ||
bea15428 PB |
706 | if (!map) { |
707 | ret = false; | |
1e08ec4a | 708 | goto out; |
bea15428 | 709 | } |
698f9755 | 710 | |
3697f302 | 711 | if (irq->dest_mode == APIC_DEST_PHYSICAL) { |
fa834e91 RK |
712 | if (irq->dest_id >= ARRAY_SIZE(map->phys_map)) |
713 | goto out; | |
714 | ||
715 | dst = &map->phys_map[irq->dest_id]; | |
1e08ec4a | 716 | } else { |
3548a259 RK |
717 | u16 cid; |
718 | ||
719 | if (!kvm_apic_logical_map_valid(map)) { | |
720 | ret = false; | |
721 | goto out; | |
722 | } | |
723 | ||
3b5a5ffa | 724 | apic_logical_id(map, irq->dest_id, &cid, (u16 *)&bitmap); |
45c3094a RK |
725 | |
726 | if (cid >= ARRAY_SIZE(map->logical_map)) | |
727 | goto out; | |
1e08ec4a | 728 | |
45c3094a | 729 | dst = map->logical_map[cid]; |
1e08ec4a | 730 | |
d1ebdbf9 | 731 | if (kvm_lowest_prio_delivery(irq)) { |
1e08ec4a GN |
732 | int l = -1; |
733 | for_each_set_bit(i, &bitmap, 16) { | |
734 | if (!dst[i]) | |
735 | continue; | |
736 | if (l < 0) | |
737 | l = i; | |
738 | else if (kvm_apic_compare_prio(dst[i]->vcpu, dst[l]->vcpu) < 0) | |
739 | l = i; | |
740 | } | |
741 | ||
742 | bitmap = (l >= 0) ? 1 << l : 0; | |
743 | } | |
744 | } | |
745 | ||
746 | for_each_set_bit(i, &bitmap, 16) { | |
747 | if (!dst[i]) | |
748 | continue; | |
749 | if (*r < 0) | |
750 | *r = 0; | |
b4f2225c | 751 | *r += kvm_apic_set_irq(dst[i]->vcpu, irq, dest_map); |
1e08ec4a | 752 | } |
1e08ec4a GN |
753 | out: |
754 | rcu_read_unlock(); | |
755 | return ret; | |
756 | } | |
757 | ||
97222cc8 ED |
758 | /* |
759 | * Add a pending IRQ into lapic. | |
760 | * Return 1 if successfully added and 0 if discarded. | |
761 | */ | |
762 | static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode, | |
b4f2225c YZ |
763 | int vector, int level, int trig_mode, |
764 | unsigned long *dest_map) | |
97222cc8 | 765 | { |
6da7e3f6 | 766 | int result = 0; |
c5ec1534 | 767 | struct kvm_vcpu *vcpu = apic->vcpu; |
97222cc8 | 768 | |
a183b638 PB |
769 | trace_kvm_apic_accept_irq(vcpu->vcpu_id, delivery_mode, |
770 | trig_mode, vector); | |
97222cc8 | 771 | switch (delivery_mode) { |
97222cc8 | 772 | case APIC_DM_LOWEST: |
e1035715 GN |
773 | vcpu->arch.apic_arb_prio++; |
774 | case APIC_DM_FIXED: | |
bdaffe1d PB |
775 | if (unlikely(trig_mode && !level)) |
776 | break; | |
777 | ||
97222cc8 ED |
778 | /* FIXME add logic for vcpu on reset */ |
779 | if (unlikely(!apic_enabled(apic))) | |
780 | break; | |
781 | ||
11f5cc05 JK |
782 | result = 1; |
783 | ||
b4f2225c YZ |
784 | if (dest_map) |
785 | __set_bit(vcpu->vcpu_id, dest_map); | |
a5d36f82 | 786 | |
bdaffe1d PB |
787 | if (apic_test_vector(vector, apic->regs + APIC_TMR) != !!trig_mode) { |
788 | if (trig_mode) | |
789 | apic_set_vector(vector, apic->regs + APIC_TMR); | |
790 | else | |
791 | apic_clear_vector(vector, apic->regs + APIC_TMR); | |
792 | } | |
793 | ||
11f5cc05 | 794 | if (kvm_x86_ops->deliver_posted_interrupt) |
5a71785d | 795 | kvm_x86_ops->deliver_posted_interrupt(vcpu, vector); |
11f5cc05 JK |
796 | else { |
797 | apic_set_irr(vector, apic); | |
5a71785d YZ |
798 | |
799 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
800 | kvm_vcpu_kick(vcpu); | |
801 | } | |
97222cc8 ED |
802 | break; |
803 | ||
804 | case APIC_DM_REMRD: | |
24d2166b R |
805 | result = 1; |
806 | vcpu->arch.pv.pv_unhalted = 1; | |
807 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
808 | kvm_vcpu_kick(vcpu); | |
97222cc8 ED |
809 | break; |
810 | ||
811 | case APIC_DM_SMI: | |
64d60670 PB |
812 | result = 1; |
813 | kvm_make_request(KVM_REQ_SMI, vcpu); | |
814 | kvm_vcpu_kick(vcpu); | |
97222cc8 | 815 | break; |
3419ffc8 | 816 | |
97222cc8 | 817 | case APIC_DM_NMI: |
6da7e3f6 | 818 | result = 1; |
3419ffc8 | 819 | kvm_inject_nmi(vcpu); |
26df99c6 | 820 | kvm_vcpu_kick(vcpu); |
97222cc8 ED |
821 | break; |
822 | ||
823 | case APIC_DM_INIT: | |
a52315e1 | 824 | if (!trig_mode || level) { |
6da7e3f6 | 825 | result = 1; |
66450a21 JK |
826 | /* assumes that there are only KVM_APIC_INIT/SIPI */ |
827 | apic->pending_events = (1UL << KVM_APIC_INIT); | |
828 | /* make sure pending_events is visible before sending | |
829 | * the request */ | |
830 | smp_wmb(); | |
3842d135 | 831 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
c5ec1534 HQ |
832 | kvm_vcpu_kick(vcpu); |
833 | } else { | |
1b10bf31 JK |
834 | apic_debug("Ignoring de-assert INIT to vcpu %d\n", |
835 | vcpu->vcpu_id); | |
c5ec1534 | 836 | } |
97222cc8 ED |
837 | break; |
838 | ||
839 | case APIC_DM_STARTUP: | |
1b10bf31 JK |
840 | apic_debug("SIPI to vcpu %d vector 0x%02x\n", |
841 | vcpu->vcpu_id, vector); | |
66450a21 JK |
842 | result = 1; |
843 | apic->sipi_vector = vector; | |
844 | /* make sure sipi_vector is visible for the receiver */ | |
845 | smp_wmb(); | |
846 | set_bit(KVM_APIC_SIPI, &apic->pending_events); | |
847 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
848 | kvm_vcpu_kick(vcpu); | |
97222cc8 ED |
849 | break; |
850 | ||
23930f95 JK |
851 | case APIC_DM_EXTINT: |
852 | /* | |
853 | * Should only be called by kvm_apic_local_deliver() with LVT0, | |
854 | * before NMI watchdog was enabled. Already handled by | |
855 | * kvm_apic_accept_pic_intr(). | |
856 | */ | |
857 | break; | |
858 | ||
97222cc8 ED |
859 | default: |
860 | printk(KERN_ERR "TODO: unsupported delivery mode %x\n", | |
861 | delivery_mode); | |
862 | break; | |
863 | } | |
864 | return result; | |
865 | } | |
866 | ||
e1035715 | 867 | int kvm_apic_compare_prio(struct kvm_vcpu *vcpu1, struct kvm_vcpu *vcpu2) |
8be5453f | 868 | { |
e1035715 | 869 | return vcpu1->arch.apic_arb_prio - vcpu2->arch.apic_arb_prio; |
8be5453f ZX |
870 | } |
871 | ||
3bb345f3 PB |
872 | static bool kvm_ioapic_handles_vector(struct kvm_lapic *apic, int vector) |
873 | { | |
874 | return test_bit(vector, (ulong *)apic->vcpu->arch.eoi_exit_bitmap); | |
875 | } | |
876 | ||
c7c9c56c YZ |
877 | static void kvm_ioapic_send_eoi(struct kvm_lapic *apic, int vector) |
878 | { | |
3bb345f3 | 879 | if (kvm_ioapic_handles_vector(apic, vector)) { |
c7c9c56c YZ |
880 | int trigger_mode; |
881 | if (apic_test_vector(vector, apic->regs + APIC_TMR)) | |
882 | trigger_mode = IOAPIC_LEVEL_TRIG; | |
883 | else | |
884 | trigger_mode = IOAPIC_EDGE_TRIG; | |
3bb345f3 | 885 | |
1fcc7890 | 886 | kvm_ioapic_update_eoi(apic->vcpu, vector, trigger_mode); |
c7c9c56c YZ |
887 | } |
888 | } | |
889 | ||
ae7a2a3f | 890 | static int apic_set_eoi(struct kvm_lapic *apic) |
97222cc8 ED |
891 | { |
892 | int vector = apic_find_highest_isr(apic); | |
ae7a2a3f MT |
893 | |
894 | trace_kvm_eoi(apic, vector); | |
895 | ||
97222cc8 ED |
896 | /* |
897 | * Not every write EOI will has corresponding ISR, | |
898 | * one example is when Kernel check timer on setup_IO_APIC | |
899 | */ | |
900 | if (vector == -1) | |
ae7a2a3f | 901 | return vector; |
97222cc8 | 902 | |
8680b94b | 903 | apic_clear_isr(vector, apic); |
97222cc8 ED |
904 | apic_update_ppr(apic); |
905 | ||
c7c9c56c | 906 | kvm_ioapic_send_eoi(apic, vector); |
3842d135 | 907 | kvm_make_request(KVM_REQ_EVENT, apic->vcpu); |
ae7a2a3f | 908 | return vector; |
97222cc8 ED |
909 | } |
910 | ||
c7c9c56c YZ |
911 | /* |
912 | * this interface assumes a trap-like exit, which has already finished | |
913 | * desired side effect including vISR and vPPR update. | |
914 | */ | |
915 | void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector) | |
916 | { | |
917 | struct kvm_lapic *apic = vcpu->arch.apic; | |
918 | ||
919 | trace_kvm_eoi(apic, vector); | |
920 | ||
921 | kvm_ioapic_send_eoi(apic, vector); | |
922 | kvm_make_request(KVM_REQ_EVENT, apic->vcpu); | |
923 | } | |
924 | EXPORT_SYMBOL_GPL(kvm_apic_set_eoi_accelerated); | |
925 | ||
97222cc8 ED |
926 | static void apic_send_ipi(struct kvm_lapic *apic) |
927 | { | |
c48f1496 GN |
928 | u32 icr_low = kvm_apic_get_reg(apic, APIC_ICR); |
929 | u32 icr_high = kvm_apic_get_reg(apic, APIC_ICR2); | |
58c2dde1 | 930 | struct kvm_lapic_irq irq; |
97222cc8 | 931 | |
58c2dde1 GN |
932 | irq.vector = icr_low & APIC_VECTOR_MASK; |
933 | irq.delivery_mode = icr_low & APIC_MODE_MASK; | |
934 | irq.dest_mode = icr_low & APIC_DEST_MASK; | |
b7cb2231 | 935 | irq.level = (icr_low & APIC_INT_ASSERT) != 0; |
58c2dde1 GN |
936 | irq.trig_mode = icr_low & APIC_INT_LEVELTRIG; |
937 | irq.shorthand = icr_low & APIC_SHORT_MASK; | |
93bbf0b8 | 938 | irq.msi_redir_hint = false; |
0105d1a5 GN |
939 | if (apic_x2apic_mode(apic)) |
940 | irq.dest_id = icr_high; | |
941 | else | |
942 | irq.dest_id = GET_APIC_DEST_FIELD(icr_high); | |
97222cc8 | 943 | |
1000ff8d GN |
944 | trace_kvm_apic_ipi(icr_low, irq.dest_id); |
945 | ||
97222cc8 ED |
946 | apic_debug("icr_high 0x%x, icr_low 0x%x, " |
947 | "short_hand 0x%x, dest 0x%x, trig_mode 0x%x, level 0x%x, " | |
93bbf0b8 JS |
948 | "dest_mode 0x%x, delivery_mode 0x%x, vector 0x%x, " |
949 | "msi_redir_hint 0x%x\n", | |
9b5843dd | 950 | icr_high, icr_low, irq.shorthand, irq.dest_id, |
58c2dde1 | 951 | irq.trig_mode, irq.level, irq.dest_mode, irq.delivery_mode, |
93bbf0b8 | 952 | irq.vector, irq.msi_redir_hint); |
58c2dde1 | 953 | |
b4f2225c | 954 | kvm_irq_delivery_to_apic(apic->vcpu->kvm, apic, &irq, NULL); |
97222cc8 ED |
955 | } |
956 | ||
957 | static u32 apic_get_tmcct(struct kvm_lapic *apic) | |
958 | { | |
b682b814 MT |
959 | ktime_t remaining; |
960 | s64 ns; | |
9da8f4e8 | 961 | u32 tmcct; |
97222cc8 ED |
962 | |
963 | ASSERT(apic != NULL); | |
964 | ||
9da8f4e8 | 965 | /* if initial count is 0, current count should also be 0 */ |
b963a22e AH |
966 | if (kvm_apic_get_reg(apic, APIC_TMICT) == 0 || |
967 | apic->lapic_timer.period == 0) | |
9da8f4e8 KP |
968 | return 0; |
969 | ||
ace15464 | 970 | remaining = hrtimer_get_remaining(&apic->lapic_timer.timer); |
b682b814 MT |
971 | if (ktime_to_ns(remaining) < 0) |
972 | remaining = ktime_set(0, 0); | |
973 | ||
d3c7b77d MT |
974 | ns = mod_64(ktime_to_ns(remaining), apic->lapic_timer.period); |
975 | tmcct = div64_u64(ns, | |
976 | (APIC_BUS_CYCLE_NS * apic->divide_count)); | |
97222cc8 ED |
977 | |
978 | return tmcct; | |
979 | } | |
980 | ||
b209749f AK |
981 | static void __report_tpr_access(struct kvm_lapic *apic, bool write) |
982 | { | |
983 | struct kvm_vcpu *vcpu = apic->vcpu; | |
984 | struct kvm_run *run = vcpu->run; | |
985 | ||
a8eeb04a | 986 | kvm_make_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu); |
5fdbf976 | 987 | run->tpr_access.rip = kvm_rip_read(vcpu); |
b209749f AK |
988 | run->tpr_access.is_write = write; |
989 | } | |
990 | ||
991 | static inline void report_tpr_access(struct kvm_lapic *apic, bool write) | |
992 | { | |
993 | if (apic->vcpu->arch.tpr_access_reporting) | |
994 | __report_tpr_access(apic, write); | |
995 | } | |
996 | ||
97222cc8 ED |
997 | static u32 __apic_read(struct kvm_lapic *apic, unsigned int offset) |
998 | { | |
999 | u32 val = 0; | |
1000 | ||
1001 | if (offset >= LAPIC_MMIO_LENGTH) | |
1002 | return 0; | |
1003 | ||
1004 | switch (offset) { | |
0105d1a5 GN |
1005 | case APIC_ID: |
1006 | if (apic_x2apic_mode(apic)) | |
1007 | val = kvm_apic_id(apic); | |
1008 | else | |
1009 | val = kvm_apic_id(apic) << 24; | |
1010 | break; | |
97222cc8 | 1011 | case APIC_ARBPRI: |
7712de87 | 1012 | apic_debug("Access APIC ARBPRI register which is for P6\n"); |
97222cc8 ED |
1013 | break; |
1014 | ||
1015 | case APIC_TMCCT: /* Timer CCR */ | |
a3e06bbe LJ |
1016 | if (apic_lvtt_tscdeadline(apic)) |
1017 | return 0; | |
1018 | ||
97222cc8 ED |
1019 | val = apic_get_tmcct(apic); |
1020 | break; | |
4a4541a4 AK |
1021 | case APIC_PROCPRI: |
1022 | apic_update_ppr(apic); | |
c48f1496 | 1023 | val = kvm_apic_get_reg(apic, offset); |
4a4541a4 | 1024 | break; |
b209749f AK |
1025 | case APIC_TASKPRI: |
1026 | report_tpr_access(apic, false); | |
1027 | /* fall thru */ | |
97222cc8 | 1028 | default: |
c48f1496 | 1029 | val = kvm_apic_get_reg(apic, offset); |
97222cc8 ED |
1030 | break; |
1031 | } | |
1032 | ||
1033 | return val; | |
1034 | } | |
1035 | ||
d76685c4 GH |
1036 | static inline struct kvm_lapic *to_lapic(struct kvm_io_device *dev) |
1037 | { | |
1038 | return container_of(dev, struct kvm_lapic, dev); | |
1039 | } | |
1040 | ||
0105d1a5 GN |
1041 | static int apic_reg_read(struct kvm_lapic *apic, u32 offset, int len, |
1042 | void *data) | |
97222cc8 | 1043 | { |
97222cc8 ED |
1044 | unsigned char alignment = offset & 0xf; |
1045 | u32 result; | |
d5b0b5b1 | 1046 | /* this bitmask has a bit cleared for each reserved register */ |
0105d1a5 | 1047 | static const u64 rmask = 0x43ff01ffffffe70cULL; |
97222cc8 ED |
1048 | |
1049 | if ((alignment + len) > 4) { | |
4088bb3c GN |
1050 | apic_debug("KVM_APIC_READ: alignment error %x %d\n", |
1051 | offset, len); | |
0105d1a5 | 1052 | return 1; |
97222cc8 | 1053 | } |
0105d1a5 GN |
1054 | |
1055 | if (offset > 0x3f0 || !(rmask & (1ULL << (offset >> 4)))) { | |
4088bb3c GN |
1056 | apic_debug("KVM_APIC_READ: read reserved register %x\n", |
1057 | offset); | |
0105d1a5 GN |
1058 | return 1; |
1059 | } | |
1060 | ||
97222cc8 ED |
1061 | result = __apic_read(apic, offset & ~0xf); |
1062 | ||
229456fc MT |
1063 | trace_kvm_apic_read(offset, result); |
1064 | ||
97222cc8 ED |
1065 | switch (len) { |
1066 | case 1: | |
1067 | case 2: | |
1068 | case 4: | |
1069 | memcpy(data, (char *)&result + alignment, len); | |
1070 | break; | |
1071 | default: | |
1072 | printk(KERN_ERR "Local APIC read with len = %x, " | |
1073 | "should be 1,2, or 4 instead\n", len); | |
1074 | break; | |
1075 | } | |
bda9020e | 1076 | return 0; |
97222cc8 ED |
1077 | } |
1078 | ||
0105d1a5 GN |
1079 | static int apic_mmio_in_range(struct kvm_lapic *apic, gpa_t addr) |
1080 | { | |
c48f1496 | 1081 | return kvm_apic_hw_enabled(apic) && |
0105d1a5 GN |
1082 | addr >= apic->base_address && |
1083 | addr < apic->base_address + LAPIC_MMIO_LENGTH; | |
1084 | } | |
1085 | ||
e32edf4f | 1086 | static int apic_mmio_read(struct kvm_vcpu *vcpu, struct kvm_io_device *this, |
0105d1a5 GN |
1087 | gpa_t address, int len, void *data) |
1088 | { | |
1089 | struct kvm_lapic *apic = to_lapic(this); | |
1090 | u32 offset = address - apic->base_address; | |
1091 | ||
1092 | if (!apic_mmio_in_range(apic, address)) | |
1093 | return -EOPNOTSUPP; | |
1094 | ||
1095 | apic_reg_read(apic, offset, len, data); | |
1096 | ||
1097 | return 0; | |
1098 | } | |
1099 | ||
97222cc8 ED |
1100 | static void update_divide_count(struct kvm_lapic *apic) |
1101 | { | |
1102 | u32 tmp1, tmp2, tdcr; | |
1103 | ||
c48f1496 | 1104 | tdcr = kvm_apic_get_reg(apic, APIC_TDCR); |
97222cc8 ED |
1105 | tmp1 = tdcr & 0xf; |
1106 | tmp2 = ((tmp1 & 0x3) | ((tmp1 & 0x8) >> 1)) + 1; | |
d3c7b77d | 1107 | apic->divide_count = 0x1 << (tmp2 & 0x7); |
97222cc8 ED |
1108 | |
1109 | apic_debug("timer divide count is 0x%x\n", | |
9b5843dd | 1110 | apic->divide_count); |
97222cc8 ED |
1111 | } |
1112 | ||
b6ac0695 RK |
1113 | static void apic_update_lvtt(struct kvm_lapic *apic) |
1114 | { | |
1115 | u32 timer_mode = kvm_apic_get_reg(apic, APIC_LVTT) & | |
1116 | apic->lapic_timer.timer_mode_mask; | |
1117 | ||
1118 | if (apic->lapic_timer.timer_mode != timer_mode) { | |
1119 | apic->lapic_timer.timer_mode = timer_mode; | |
1120 | hrtimer_cancel(&apic->lapic_timer.timer); | |
1121 | } | |
1122 | } | |
1123 | ||
5d87db71 RK |
1124 | static void apic_timer_expired(struct kvm_lapic *apic) |
1125 | { | |
1126 | struct kvm_vcpu *vcpu = apic->vcpu; | |
1127 | wait_queue_head_t *q = &vcpu->wq; | |
d0659d94 | 1128 | struct kvm_timer *ktimer = &apic->lapic_timer; |
5d87db71 | 1129 | |
5d87db71 RK |
1130 | if (atomic_read(&apic->lapic_timer.pending)) |
1131 | return; | |
1132 | ||
1133 | atomic_inc(&apic->lapic_timer.pending); | |
bab5bb39 | 1134 | kvm_set_pending_timer(vcpu); |
5d87db71 RK |
1135 | |
1136 | if (waitqueue_active(q)) | |
1137 | wake_up_interruptible(q); | |
d0659d94 MT |
1138 | |
1139 | if (apic_lvtt_tscdeadline(apic)) | |
1140 | ktimer->expired_tscdeadline = ktimer->tscdeadline; | |
1141 | } | |
1142 | ||
1143 | /* | |
1144 | * On APICv, this test will cause a busy wait | |
1145 | * during a higher-priority task. | |
1146 | */ | |
1147 | ||
1148 | static bool lapic_timer_int_injected(struct kvm_vcpu *vcpu) | |
1149 | { | |
1150 | struct kvm_lapic *apic = vcpu->arch.apic; | |
1151 | u32 reg = kvm_apic_get_reg(apic, APIC_LVTT); | |
1152 | ||
1153 | if (kvm_apic_hw_enabled(apic)) { | |
1154 | int vec = reg & APIC_VECTOR_MASK; | |
f9339860 | 1155 | void *bitmap = apic->regs + APIC_ISR; |
d0659d94 | 1156 | |
f9339860 MT |
1157 | if (kvm_x86_ops->deliver_posted_interrupt) |
1158 | bitmap = apic->regs + APIC_IRR; | |
1159 | ||
1160 | if (apic_test_vector(vec, bitmap)) | |
1161 | return true; | |
d0659d94 MT |
1162 | } |
1163 | return false; | |
1164 | } | |
1165 | ||
1166 | void wait_lapic_expire(struct kvm_vcpu *vcpu) | |
1167 | { | |
1168 | struct kvm_lapic *apic = vcpu->arch.apic; | |
1169 | u64 guest_tsc, tsc_deadline; | |
1170 | ||
1171 | if (!kvm_vcpu_has_lapic(vcpu)) | |
1172 | return; | |
1173 | ||
1174 | if (apic->lapic_timer.expired_tscdeadline == 0) | |
1175 | return; | |
1176 | ||
1177 | if (!lapic_timer_int_injected(vcpu)) | |
1178 | return; | |
1179 | ||
1180 | tsc_deadline = apic->lapic_timer.expired_tscdeadline; | |
1181 | apic->lapic_timer.expired_tscdeadline = 0; | |
4ea1636b | 1182 | guest_tsc = kvm_x86_ops->read_l1_tsc(vcpu, rdtsc()); |
6c19b753 | 1183 | trace_kvm_wait_lapic_expire(vcpu->vcpu_id, guest_tsc - tsc_deadline); |
d0659d94 MT |
1184 | |
1185 | /* __delay is delay_tsc whenever the hardware has TSC, thus always. */ | |
1186 | if (guest_tsc < tsc_deadline) | |
1187 | __delay(tsc_deadline - guest_tsc); | |
5d87db71 RK |
1188 | } |
1189 | ||
97222cc8 ED |
1190 | static void start_apic_timer(struct kvm_lapic *apic) |
1191 | { | |
a3e06bbe | 1192 | ktime_t now; |
d0659d94 | 1193 | |
d3c7b77d | 1194 | atomic_set(&apic->lapic_timer.pending, 0); |
0b975a3c | 1195 | |
a3e06bbe | 1196 | if (apic_lvtt_period(apic) || apic_lvtt_oneshot(apic)) { |
d5b0b5b1 | 1197 | /* lapic timer in oneshot or periodic mode */ |
a3e06bbe | 1198 | now = apic->lapic_timer.timer.base->get_time(); |
c48f1496 | 1199 | apic->lapic_timer.period = (u64)kvm_apic_get_reg(apic, APIC_TMICT) |
a3e06bbe LJ |
1200 | * APIC_BUS_CYCLE_NS * apic->divide_count; |
1201 | ||
1202 | if (!apic->lapic_timer.period) | |
1203 | return; | |
1204 | /* | |
1205 | * Do not allow the guest to program periodic timers with small | |
1206 | * interval, since the hrtimers are not throttled by the host | |
1207 | * scheduler. | |
1208 | */ | |
1209 | if (apic_lvtt_period(apic)) { | |
1210 | s64 min_period = min_timer_period_us * 1000LL; | |
1211 | ||
1212 | if (apic->lapic_timer.period < min_period) { | |
1213 | pr_info_ratelimited( | |
1214 | "kvm: vcpu %i: requested %lld ns " | |
1215 | "lapic timer period limited to %lld ns\n", | |
1216 | apic->vcpu->vcpu_id, | |
1217 | apic->lapic_timer.period, min_period); | |
1218 | apic->lapic_timer.period = min_period; | |
1219 | } | |
9bc5791d | 1220 | } |
0b975a3c | 1221 | |
a3e06bbe LJ |
1222 | hrtimer_start(&apic->lapic_timer.timer, |
1223 | ktime_add_ns(now, apic->lapic_timer.period), | |
1224 | HRTIMER_MODE_ABS); | |
97222cc8 | 1225 | |
a3e06bbe | 1226 | apic_debug("%s: bus cycle is %" PRId64 "ns, now 0x%016" |
97222cc8 ED |
1227 | PRIx64 ", " |
1228 | "timer initial count 0x%x, period %lldns, " | |
b8688d51 | 1229 | "expire @ 0x%016" PRIx64 ".\n", __func__, |
97222cc8 | 1230 | APIC_BUS_CYCLE_NS, ktime_to_ns(now), |
c48f1496 | 1231 | kvm_apic_get_reg(apic, APIC_TMICT), |
d3c7b77d | 1232 | apic->lapic_timer.period, |
97222cc8 | 1233 | ktime_to_ns(ktime_add_ns(now, |
d3c7b77d | 1234 | apic->lapic_timer.period))); |
a3e06bbe LJ |
1235 | } else if (apic_lvtt_tscdeadline(apic)) { |
1236 | /* lapic timer in tsc deadline mode */ | |
1237 | u64 guest_tsc, tscdeadline = apic->lapic_timer.tscdeadline; | |
1238 | u64 ns = 0; | |
d0659d94 | 1239 | ktime_t expire; |
a3e06bbe | 1240 | struct kvm_vcpu *vcpu = apic->vcpu; |
cc578287 | 1241 | unsigned long this_tsc_khz = vcpu->arch.virtual_tsc_khz; |
a3e06bbe LJ |
1242 | unsigned long flags; |
1243 | ||
1244 | if (unlikely(!tscdeadline || !this_tsc_khz)) | |
1245 | return; | |
1246 | ||
1247 | local_irq_save(flags); | |
1248 | ||
1249 | now = apic->lapic_timer.timer.base->get_time(); | |
4ea1636b | 1250 | guest_tsc = kvm_x86_ops->read_l1_tsc(vcpu, rdtsc()); |
a3e06bbe LJ |
1251 | if (likely(tscdeadline > guest_tsc)) { |
1252 | ns = (tscdeadline - guest_tsc) * 1000000ULL; | |
1253 | do_div(ns, this_tsc_khz); | |
d0659d94 MT |
1254 | expire = ktime_add_ns(now, ns); |
1255 | expire = ktime_sub_ns(expire, lapic_timer_advance_ns); | |
1e0ad70c | 1256 | hrtimer_start(&apic->lapic_timer.timer, |
d0659d94 | 1257 | expire, HRTIMER_MODE_ABS); |
1e0ad70c RK |
1258 | } else |
1259 | apic_timer_expired(apic); | |
a3e06bbe LJ |
1260 | |
1261 | local_irq_restore(flags); | |
1262 | } | |
97222cc8 ED |
1263 | } |
1264 | ||
cc6e462c JK |
1265 | static void apic_manage_nmi_watchdog(struct kvm_lapic *apic, u32 lvt0_val) |
1266 | { | |
59fd1323 | 1267 | bool lvt0_in_nmi_mode = apic_lvt_nmi_mode(lvt0_val); |
cc6e462c | 1268 | |
59fd1323 RK |
1269 | if (apic->lvt0_in_nmi_mode != lvt0_in_nmi_mode) { |
1270 | apic->lvt0_in_nmi_mode = lvt0_in_nmi_mode; | |
1271 | if (lvt0_in_nmi_mode) { | |
cc6e462c JK |
1272 | apic_debug("Receive NMI setting on APIC_LVT0 " |
1273 | "for cpu %d\n", apic->vcpu->vcpu_id); | |
42720138 | 1274 | atomic_inc(&apic->vcpu->kvm->arch.vapics_in_nmi_mode); |
59fd1323 RK |
1275 | } else |
1276 | atomic_dec(&apic->vcpu->kvm->arch.vapics_in_nmi_mode); | |
1277 | } | |
cc6e462c JK |
1278 | } |
1279 | ||
0105d1a5 | 1280 | static int apic_reg_write(struct kvm_lapic *apic, u32 reg, u32 val) |
97222cc8 | 1281 | { |
0105d1a5 | 1282 | int ret = 0; |
97222cc8 | 1283 | |
0105d1a5 | 1284 | trace_kvm_apic_write(reg, val); |
97222cc8 | 1285 | |
0105d1a5 | 1286 | switch (reg) { |
97222cc8 | 1287 | case APIC_ID: /* Local APIC ID */ |
0105d1a5 | 1288 | if (!apic_x2apic_mode(apic)) |
1e08ec4a | 1289 | kvm_apic_set_id(apic, val >> 24); |
0105d1a5 GN |
1290 | else |
1291 | ret = 1; | |
97222cc8 ED |
1292 | break; |
1293 | ||
1294 | case APIC_TASKPRI: | |
b209749f | 1295 | report_tpr_access(apic, true); |
97222cc8 ED |
1296 | apic_set_tpr(apic, val & 0xff); |
1297 | break; | |
1298 | ||
1299 | case APIC_EOI: | |
1300 | apic_set_eoi(apic); | |
1301 | break; | |
1302 | ||
1303 | case APIC_LDR: | |
0105d1a5 | 1304 | if (!apic_x2apic_mode(apic)) |
1e08ec4a | 1305 | kvm_apic_set_ldr(apic, val & APIC_LDR_MASK); |
0105d1a5 GN |
1306 | else |
1307 | ret = 1; | |
97222cc8 ED |
1308 | break; |
1309 | ||
1310 | case APIC_DFR: | |
1e08ec4a | 1311 | if (!apic_x2apic_mode(apic)) { |
0105d1a5 | 1312 | apic_set_reg(apic, APIC_DFR, val | 0x0FFFFFFF); |
1e08ec4a GN |
1313 | recalculate_apic_map(apic->vcpu->kvm); |
1314 | } else | |
0105d1a5 | 1315 | ret = 1; |
97222cc8 ED |
1316 | break; |
1317 | ||
fc61b800 GN |
1318 | case APIC_SPIV: { |
1319 | u32 mask = 0x3ff; | |
c48f1496 | 1320 | if (kvm_apic_get_reg(apic, APIC_LVR) & APIC_LVR_DIRECTED_EOI) |
fc61b800 | 1321 | mask |= APIC_SPIV_DIRECTED_EOI; |
f8c1ea10 | 1322 | apic_set_spiv(apic, val & mask); |
97222cc8 ED |
1323 | if (!(val & APIC_SPIV_APIC_ENABLED)) { |
1324 | int i; | |
1325 | u32 lvt_val; | |
1326 | ||
1327 | for (i = 0; i < APIC_LVT_NUM; i++) { | |
c48f1496 | 1328 | lvt_val = kvm_apic_get_reg(apic, |
97222cc8 ED |
1329 | APIC_LVTT + 0x10 * i); |
1330 | apic_set_reg(apic, APIC_LVTT + 0x10 * i, | |
1331 | lvt_val | APIC_LVT_MASKED); | |
1332 | } | |
b6ac0695 | 1333 | apic_update_lvtt(apic); |
d3c7b77d | 1334 | atomic_set(&apic->lapic_timer.pending, 0); |
97222cc8 ED |
1335 | |
1336 | } | |
1337 | break; | |
fc61b800 | 1338 | } |
97222cc8 ED |
1339 | case APIC_ICR: |
1340 | /* No delay here, so we always clear the pending bit */ | |
1341 | apic_set_reg(apic, APIC_ICR, val & ~(1 << 12)); | |
1342 | apic_send_ipi(apic); | |
1343 | break; | |
1344 | ||
1345 | case APIC_ICR2: | |
0105d1a5 GN |
1346 | if (!apic_x2apic_mode(apic)) |
1347 | val &= 0xff000000; | |
1348 | apic_set_reg(apic, APIC_ICR2, val); | |
97222cc8 ED |
1349 | break; |
1350 | ||
23930f95 | 1351 | case APIC_LVT0: |
cc6e462c | 1352 | apic_manage_nmi_watchdog(apic, val); |
97222cc8 ED |
1353 | case APIC_LVTTHMR: |
1354 | case APIC_LVTPC: | |
97222cc8 ED |
1355 | case APIC_LVT1: |
1356 | case APIC_LVTERR: | |
1357 | /* TODO: Check vector */ | |
c48f1496 | 1358 | if (!kvm_apic_sw_enabled(apic)) |
97222cc8 ED |
1359 | val |= APIC_LVT_MASKED; |
1360 | ||
0105d1a5 GN |
1361 | val &= apic_lvt_mask[(reg - APIC_LVTT) >> 4]; |
1362 | apic_set_reg(apic, reg, val); | |
97222cc8 ED |
1363 | |
1364 | break; | |
1365 | ||
b6ac0695 | 1366 | case APIC_LVTT: |
c48f1496 | 1367 | if (!kvm_apic_sw_enabled(apic)) |
a3e06bbe LJ |
1368 | val |= APIC_LVT_MASKED; |
1369 | val &= (apic_lvt_mask[0] | apic->lapic_timer.timer_mode_mask); | |
1370 | apic_set_reg(apic, APIC_LVTT, val); | |
b6ac0695 | 1371 | apic_update_lvtt(apic); |
a3e06bbe LJ |
1372 | break; |
1373 | ||
97222cc8 | 1374 | case APIC_TMICT: |
a3e06bbe LJ |
1375 | if (apic_lvtt_tscdeadline(apic)) |
1376 | break; | |
1377 | ||
d3c7b77d | 1378 | hrtimer_cancel(&apic->lapic_timer.timer); |
97222cc8 ED |
1379 | apic_set_reg(apic, APIC_TMICT, val); |
1380 | start_apic_timer(apic); | |
0105d1a5 | 1381 | break; |
97222cc8 ED |
1382 | |
1383 | case APIC_TDCR: | |
1384 | if (val & 4) | |
7712de87 | 1385 | apic_debug("KVM_WRITE:TDCR %x\n", val); |
97222cc8 ED |
1386 | apic_set_reg(apic, APIC_TDCR, val); |
1387 | update_divide_count(apic); | |
1388 | break; | |
1389 | ||
0105d1a5 GN |
1390 | case APIC_ESR: |
1391 | if (apic_x2apic_mode(apic) && val != 0) { | |
7712de87 | 1392 | apic_debug("KVM_WRITE:ESR not zero %x\n", val); |
0105d1a5 GN |
1393 | ret = 1; |
1394 | } | |
1395 | break; | |
1396 | ||
1397 | case APIC_SELF_IPI: | |
1398 | if (apic_x2apic_mode(apic)) { | |
1399 | apic_reg_write(apic, APIC_ICR, 0x40000 | (val & 0xff)); | |
1400 | } else | |
1401 | ret = 1; | |
1402 | break; | |
97222cc8 | 1403 | default: |
0105d1a5 | 1404 | ret = 1; |
97222cc8 ED |
1405 | break; |
1406 | } | |
0105d1a5 GN |
1407 | if (ret) |
1408 | apic_debug("Local APIC Write to read-only register %x\n", reg); | |
1409 | return ret; | |
1410 | } | |
1411 | ||
e32edf4f | 1412 | static int apic_mmio_write(struct kvm_vcpu *vcpu, struct kvm_io_device *this, |
0105d1a5 GN |
1413 | gpa_t address, int len, const void *data) |
1414 | { | |
1415 | struct kvm_lapic *apic = to_lapic(this); | |
1416 | unsigned int offset = address - apic->base_address; | |
1417 | u32 val; | |
1418 | ||
1419 | if (!apic_mmio_in_range(apic, address)) | |
1420 | return -EOPNOTSUPP; | |
1421 | ||
1422 | /* | |
1423 | * APIC register must be aligned on 128-bits boundary. | |
1424 | * 32/64/128 bits registers must be accessed thru 32 bits. | |
1425 | * Refer SDM 8.4.1 | |
1426 | */ | |
1427 | if (len != 4 || (offset & 0xf)) { | |
1428 | /* Don't shout loud, $infamous_os would cause only noise. */ | |
1429 | apic_debug("apic write: bad size=%d %lx\n", len, (long)address); | |
756975bb | 1430 | return 0; |
0105d1a5 GN |
1431 | } |
1432 | ||
1433 | val = *(u32*)data; | |
1434 | ||
1435 | /* too common printing */ | |
1436 | if (offset != APIC_EOI) | |
1437 | apic_debug("%s: offset 0x%x with length 0x%x, and value is " | |
1438 | "0x%x\n", __func__, offset, len, val); | |
1439 | ||
1440 | apic_reg_write(apic, offset & 0xff0, val); | |
1441 | ||
bda9020e | 1442 | return 0; |
97222cc8 ED |
1443 | } |
1444 | ||
58fbbf26 KT |
1445 | void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu) |
1446 | { | |
c48f1496 | 1447 | if (kvm_vcpu_has_lapic(vcpu)) |
58fbbf26 KT |
1448 | apic_reg_write(vcpu->arch.apic, APIC_EOI, 0); |
1449 | } | |
1450 | EXPORT_SYMBOL_GPL(kvm_lapic_set_eoi); | |
1451 | ||
83d4c286 YZ |
1452 | /* emulate APIC access in a trap manner */ |
1453 | void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset) | |
1454 | { | |
1455 | u32 val = 0; | |
1456 | ||
1457 | /* hw has done the conditional check and inst decode */ | |
1458 | offset &= 0xff0; | |
1459 | ||
1460 | apic_reg_read(vcpu->arch.apic, offset, 4, &val); | |
1461 | ||
1462 | /* TODO: optimize to just emulate side effect w/o one more write */ | |
1463 | apic_reg_write(vcpu->arch.apic, offset, val); | |
1464 | } | |
1465 | EXPORT_SYMBOL_GPL(kvm_apic_write_nodecode); | |
1466 | ||
d589444e | 1467 | void kvm_free_lapic(struct kvm_vcpu *vcpu) |
97222cc8 | 1468 | { |
f8c1ea10 GN |
1469 | struct kvm_lapic *apic = vcpu->arch.apic; |
1470 | ||
ad312c7c | 1471 | if (!vcpu->arch.apic) |
97222cc8 ED |
1472 | return; |
1473 | ||
f8c1ea10 | 1474 | hrtimer_cancel(&apic->lapic_timer.timer); |
97222cc8 | 1475 | |
c5cc421b GN |
1476 | if (!(vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE)) |
1477 | static_key_slow_dec_deferred(&apic_hw_disabled); | |
1478 | ||
e462755c | 1479 | if (!apic->sw_enabled) |
f8c1ea10 | 1480 | static_key_slow_dec_deferred(&apic_sw_disabled); |
97222cc8 | 1481 | |
f8c1ea10 GN |
1482 | if (apic->regs) |
1483 | free_page((unsigned long)apic->regs); | |
1484 | ||
1485 | kfree(apic); | |
97222cc8 ED |
1486 | } |
1487 | ||
1488 | /* | |
1489 | *---------------------------------------------------------------------- | |
1490 | * LAPIC interface | |
1491 | *---------------------------------------------------------------------- | |
1492 | */ | |
1493 | ||
a3e06bbe LJ |
1494 | u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu) |
1495 | { | |
1496 | struct kvm_lapic *apic = vcpu->arch.apic; | |
a3e06bbe | 1497 | |
c48f1496 | 1498 | if (!kvm_vcpu_has_lapic(vcpu) || apic_lvtt_oneshot(apic) || |
54e9818f | 1499 | apic_lvtt_period(apic)) |
a3e06bbe LJ |
1500 | return 0; |
1501 | ||
1502 | return apic->lapic_timer.tscdeadline; | |
1503 | } | |
1504 | ||
1505 | void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data) | |
1506 | { | |
1507 | struct kvm_lapic *apic = vcpu->arch.apic; | |
a3e06bbe | 1508 | |
c48f1496 | 1509 | if (!kvm_vcpu_has_lapic(vcpu) || apic_lvtt_oneshot(apic) || |
54e9818f | 1510 | apic_lvtt_period(apic)) |
a3e06bbe LJ |
1511 | return; |
1512 | ||
1513 | hrtimer_cancel(&apic->lapic_timer.timer); | |
1514 | apic->lapic_timer.tscdeadline = data; | |
1515 | start_apic_timer(apic); | |
1516 | } | |
1517 | ||
97222cc8 ED |
1518 | void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8) |
1519 | { | |
ad312c7c | 1520 | struct kvm_lapic *apic = vcpu->arch.apic; |
97222cc8 | 1521 | |
c48f1496 | 1522 | if (!kvm_vcpu_has_lapic(vcpu)) |
97222cc8 | 1523 | return; |
54e9818f | 1524 | |
b93463aa | 1525 | apic_set_tpr(apic, ((cr8 & 0x0f) << 4) |
c48f1496 | 1526 | | (kvm_apic_get_reg(apic, APIC_TASKPRI) & 4)); |
97222cc8 ED |
1527 | } |
1528 | ||
1529 | u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu) | |
1530 | { | |
97222cc8 ED |
1531 | u64 tpr; |
1532 | ||
c48f1496 | 1533 | if (!kvm_vcpu_has_lapic(vcpu)) |
97222cc8 | 1534 | return 0; |
54e9818f | 1535 | |
c48f1496 | 1536 | tpr = (u64) kvm_apic_get_reg(vcpu->arch.apic, APIC_TASKPRI); |
97222cc8 ED |
1537 | |
1538 | return (tpr & 0xf0) >> 4; | |
1539 | } | |
1540 | ||
1541 | void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value) | |
1542 | { | |
8d14695f | 1543 | u64 old_value = vcpu->arch.apic_base; |
ad312c7c | 1544 | struct kvm_lapic *apic = vcpu->arch.apic; |
97222cc8 ED |
1545 | |
1546 | if (!apic) { | |
1547 | value |= MSR_IA32_APICBASE_BSP; | |
ad312c7c | 1548 | vcpu->arch.apic_base = value; |
97222cc8 ED |
1549 | return; |
1550 | } | |
c5af89b6 | 1551 | |
e66d2ae7 JK |
1552 | vcpu->arch.apic_base = value; |
1553 | ||
c5cc421b | 1554 | /* update jump label if enable bit changes */ |
0dce7cd6 | 1555 | if ((old_value ^ value) & MSR_IA32_APICBASE_ENABLE) { |
c5cc421b GN |
1556 | if (value & MSR_IA32_APICBASE_ENABLE) |
1557 | static_key_slow_dec_deferred(&apic_hw_disabled); | |
1558 | else | |
1559 | static_key_slow_inc(&apic_hw_disabled.key); | |
1e08ec4a | 1560 | recalculate_apic_map(vcpu->kvm); |
c5cc421b GN |
1561 | } |
1562 | ||
8d14695f YZ |
1563 | if ((old_value ^ value) & X2APIC_ENABLE) { |
1564 | if (value & X2APIC_ENABLE) { | |
257b9a5f | 1565 | kvm_apic_set_x2apic_id(apic, vcpu->vcpu_id); |
8d14695f YZ |
1566 | kvm_x86_ops->set_virtual_x2apic_mode(vcpu, true); |
1567 | } else | |
1568 | kvm_x86_ops->set_virtual_x2apic_mode(vcpu, false); | |
0105d1a5 | 1569 | } |
8d14695f | 1570 | |
ad312c7c | 1571 | apic->base_address = apic->vcpu->arch.apic_base & |
97222cc8 ED |
1572 | MSR_IA32_APICBASE_BASE; |
1573 | ||
db324fe6 NA |
1574 | if ((value & MSR_IA32_APICBASE_ENABLE) && |
1575 | apic->base_address != APIC_DEFAULT_PHYS_BASE) | |
1576 | pr_warn_once("APIC base relocation is unsupported by KVM"); | |
1577 | ||
97222cc8 ED |
1578 | /* with FSB delivery interrupt, we can restart APIC functionality */ |
1579 | apic_debug("apic base msr is 0x%016" PRIx64 ", and base address is " | |
ad312c7c | 1580 | "0x%lx.\n", apic->vcpu->arch.apic_base, apic->base_address); |
97222cc8 ED |
1581 | |
1582 | } | |
1583 | ||
d28bc9dd | 1584 | void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event) |
97222cc8 ED |
1585 | { |
1586 | struct kvm_lapic *apic; | |
1587 | int i; | |
1588 | ||
b8688d51 | 1589 | apic_debug("%s\n", __func__); |
97222cc8 ED |
1590 | |
1591 | ASSERT(vcpu); | |
ad312c7c | 1592 | apic = vcpu->arch.apic; |
97222cc8 ED |
1593 | ASSERT(apic != NULL); |
1594 | ||
1595 | /* Stop the timer in case it's a reset to an active apic */ | |
d3c7b77d | 1596 | hrtimer_cancel(&apic->lapic_timer.timer); |
97222cc8 | 1597 | |
d28bc9dd NA |
1598 | if (!init_event) |
1599 | kvm_apic_set_id(apic, vcpu->vcpu_id); | |
fc61b800 | 1600 | kvm_apic_set_version(apic->vcpu); |
97222cc8 ED |
1601 | |
1602 | for (i = 0; i < APIC_LVT_NUM; i++) | |
1603 | apic_set_reg(apic, APIC_LVTT + 0x10 * i, APIC_LVT_MASKED); | |
b6ac0695 | 1604 | apic_update_lvtt(apic); |
0da029ed | 1605 | if (kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_LINT0_REENABLED)) |
90de4a18 NA |
1606 | apic_set_reg(apic, APIC_LVT0, |
1607 | SET_APIC_DELIVERY_MODE(0, APIC_MODE_EXTINT)); | |
59fd1323 | 1608 | apic_manage_nmi_watchdog(apic, kvm_apic_get_reg(apic, APIC_LVT0)); |
97222cc8 ED |
1609 | |
1610 | apic_set_reg(apic, APIC_DFR, 0xffffffffU); | |
f8c1ea10 | 1611 | apic_set_spiv(apic, 0xff); |
97222cc8 | 1612 | apic_set_reg(apic, APIC_TASKPRI, 0); |
c028dd6b RK |
1613 | if (!apic_x2apic_mode(apic)) |
1614 | kvm_apic_set_ldr(apic, 0); | |
97222cc8 ED |
1615 | apic_set_reg(apic, APIC_ESR, 0); |
1616 | apic_set_reg(apic, APIC_ICR, 0); | |
1617 | apic_set_reg(apic, APIC_ICR2, 0); | |
1618 | apic_set_reg(apic, APIC_TDCR, 0); | |
1619 | apic_set_reg(apic, APIC_TMICT, 0); | |
1620 | for (i = 0; i < 8; i++) { | |
1621 | apic_set_reg(apic, APIC_IRR + 0x10 * i, 0); | |
1622 | apic_set_reg(apic, APIC_ISR + 0x10 * i, 0); | |
1623 | apic_set_reg(apic, APIC_TMR + 0x10 * i, 0); | |
1624 | } | |
d50ab6c1 | 1625 | apic->irr_pending = kvm_vcpu_apic_vid_enabled(vcpu); |
f563db4b | 1626 | apic->isr_count = kvm_x86_ops->hwapic_isr_update ? 1 : 0; |
8680b94b | 1627 | apic->highest_isr_cache = -1; |
b33ac88b | 1628 | update_divide_count(apic); |
d3c7b77d | 1629 | atomic_set(&apic->lapic_timer.pending, 0); |
c5af89b6 | 1630 | if (kvm_vcpu_is_bsp(vcpu)) |
5dbc8f3f GN |
1631 | kvm_lapic_set_base(vcpu, |
1632 | vcpu->arch.apic_base | MSR_IA32_APICBASE_BSP); | |
ae7a2a3f | 1633 | vcpu->arch.pv_eoi.msr_val = 0; |
97222cc8 ED |
1634 | apic_update_ppr(apic); |
1635 | ||
e1035715 | 1636 | vcpu->arch.apic_arb_prio = 0; |
41383771 | 1637 | vcpu->arch.apic_attention = 0; |
e1035715 | 1638 | |
98eff52a | 1639 | apic_debug("%s: vcpu=%p, id=%d, base_msr=" |
b8688d51 | 1640 | "0x%016" PRIx64 ", base_address=0x%0lx.\n", __func__, |
97222cc8 | 1641 | vcpu, kvm_apic_id(apic), |
ad312c7c | 1642 | vcpu->arch.apic_base, apic->base_address); |
97222cc8 ED |
1643 | } |
1644 | ||
97222cc8 ED |
1645 | /* |
1646 | *---------------------------------------------------------------------- | |
1647 | * timer interface | |
1648 | *---------------------------------------------------------------------- | |
1649 | */ | |
1b9778da | 1650 | |
2a6eac96 | 1651 | static bool lapic_is_periodic(struct kvm_lapic *apic) |
97222cc8 | 1652 | { |
d3c7b77d | 1653 | return apic_lvtt_period(apic); |
97222cc8 ED |
1654 | } |
1655 | ||
3d80840d MT |
1656 | int apic_has_pending_timer(struct kvm_vcpu *vcpu) |
1657 | { | |
54e9818f | 1658 | struct kvm_lapic *apic = vcpu->arch.apic; |
3d80840d | 1659 | |
c48f1496 | 1660 | if (kvm_vcpu_has_lapic(vcpu) && apic_enabled(apic) && |
54e9818f GN |
1661 | apic_lvt_enabled(apic, APIC_LVTT)) |
1662 | return atomic_read(&apic->lapic_timer.pending); | |
3d80840d MT |
1663 | |
1664 | return 0; | |
1665 | } | |
1666 | ||
89342082 | 1667 | int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type) |
1b9778da | 1668 | { |
c48f1496 | 1669 | u32 reg = kvm_apic_get_reg(apic, lvt_type); |
23930f95 | 1670 | int vector, mode, trig_mode; |
23930f95 | 1671 | |
c48f1496 | 1672 | if (kvm_apic_hw_enabled(apic) && !(reg & APIC_LVT_MASKED)) { |
23930f95 JK |
1673 | vector = reg & APIC_VECTOR_MASK; |
1674 | mode = reg & APIC_MODE_MASK; | |
1675 | trig_mode = reg & APIC_LVT_LEVEL_TRIGGER; | |
b4f2225c YZ |
1676 | return __apic_accept_irq(apic, mode, vector, 1, trig_mode, |
1677 | NULL); | |
23930f95 JK |
1678 | } |
1679 | return 0; | |
1680 | } | |
1b9778da | 1681 | |
8fdb2351 | 1682 | void kvm_apic_nmi_wd_deliver(struct kvm_vcpu *vcpu) |
23930f95 | 1683 | { |
8fdb2351 JK |
1684 | struct kvm_lapic *apic = vcpu->arch.apic; |
1685 | ||
1686 | if (apic) | |
1687 | kvm_apic_local_deliver(apic, APIC_LVT0); | |
1b9778da ED |
1688 | } |
1689 | ||
d76685c4 GH |
1690 | static const struct kvm_io_device_ops apic_mmio_ops = { |
1691 | .read = apic_mmio_read, | |
1692 | .write = apic_mmio_write, | |
d76685c4 GH |
1693 | }; |
1694 | ||
e9d90d47 AK |
1695 | static enum hrtimer_restart apic_timer_fn(struct hrtimer *data) |
1696 | { | |
1697 | struct kvm_timer *ktimer = container_of(data, struct kvm_timer, timer); | |
2a6eac96 | 1698 | struct kvm_lapic *apic = container_of(ktimer, struct kvm_lapic, lapic_timer); |
e9d90d47 | 1699 | |
5d87db71 | 1700 | apic_timer_expired(apic); |
e9d90d47 | 1701 | |
2a6eac96 | 1702 | if (lapic_is_periodic(apic)) { |
e9d90d47 AK |
1703 | hrtimer_add_expires_ns(&ktimer->timer, ktimer->period); |
1704 | return HRTIMER_RESTART; | |
1705 | } else | |
1706 | return HRTIMER_NORESTART; | |
1707 | } | |
1708 | ||
97222cc8 ED |
1709 | int kvm_create_lapic(struct kvm_vcpu *vcpu) |
1710 | { | |
1711 | struct kvm_lapic *apic; | |
1712 | ||
1713 | ASSERT(vcpu != NULL); | |
1714 | apic_debug("apic_init %d\n", vcpu->vcpu_id); | |
1715 | ||
1716 | apic = kzalloc(sizeof(*apic), GFP_KERNEL); | |
1717 | if (!apic) | |
1718 | goto nomem; | |
1719 | ||
ad312c7c | 1720 | vcpu->arch.apic = apic; |
97222cc8 | 1721 | |
afc20184 TY |
1722 | apic->regs = (void *)get_zeroed_page(GFP_KERNEL); |
1723 | if (!apic->regs) { | |
97222cc8 ED |
1724 | printk(KERN_ERR "malloc apic regs error for vcpu %x\n", |
1725 | vcpu->vcpu_id); | |
d589444e | 1726 | goto nomem_free_apic; |
97222cc8 | 1727 | } |
97222cc8 ED |
1728 | apic->vcpu = vcpu; |
1729 | ||
d3c7b77d MT |
1730 | hrtimer_init(&apic->lapic_timer.timer, CLOCK_MONOTONIC, |
1731 | HRTIMER_MODE_ABS); | |
e9d90d47 | 1732 | apic->lapic_timer.timer.function = apic_timer_fn; |
d3c7b77d | 1733 | |
c5cc421b GN |
1734 | /* |
1735 | * APIC is created enabled. This will prevent kvm_lapic_set_base from | |
1736 | * thinking that APIC satet has changed. | |
1737 | */ | |
1738 | vcpu->arch.apic_base = MSR_IA32_APICBASE_ENABLE; | |
6aed64a8 GN |
1739 | kvm_lapic_set_base(vcpu, |
1740 | APIC_DEFAULT_PHYS_BASE | MSR_IA32_APICBASE_ENABLE); | |
97222cc8 | 1741 | |
f8c1ea10 | 1742 | static_key_slow_inc(&apic_sw_disabled.key); /* sw disabled at reset */ |
d28bc9dd | 1743 | kvm_lapic_reset(vcpu, false); |
d76685c4 | 1744 | kvm_iodevice_init(&apic->dev, &apic_mmio_ops); |
97222cc8 ED |
1745 | |
1746 | return 0; | |
d589444e RR |
1747 | nomem_free_apic: |
1748 | kfree(apic); | |
97222cc8 | 1749 | nomem: |
97222cc8 ED |
1750 | return -ENOMEM; |
1751 | } | |
97222cc8 ED |
1752 | |
1753 | int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu) | |
1754 | { | |
ad312c7c | 1755 | struct kvm_lapic *apic = vcpu->arch.apic; |
97222cc8 ED |
1756 | int highest_irr; |
1757 | ||
c48f1496 | 1758 | if (!kvm_vcpu_has_lapic(vcpu) || !apic_enabled(apic)) |
97222cc8 ED |
1759 | return -1; |
1760 | ||
6e5d865c | 1761 | apic_update_ppr(apic); |
97222cc8 ED |
1762 | highest_irr = apic_find_highest_irr(apic); |
1763 | if ((highest_irr == -1) || | |
c48f1496 | 1764 | ((highest_irr & 0xF0) <= kvm_apic_get_reg(apic, APIC_PROCPRI))) |
97222cc8 ED |
1765 | return -1; |
1766 | return highest_irr; | |
1767 | } | |
1768 | ||
40487c68 QH |
1769 | int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu) |
1770 | { | |
c48f1496 | 1771 | u32 lvt0 = kvm_apic_get_reg(vcpu->arch.apic, APIC_LVT0); |
40487c68 QH |
1772 | int r = 0; |
1773 | ||
c48f1496 | 1774 | if (!kvm_apic_hw_enabled(vcpu->arch.apic)) |
e7dca5c0 CL |
1775 | r = 1; |
1776 | if ((lvt0 & APIC_LVT_MASKED) == 0 && | |
1777 | GET_APIC_DELIVERY_MODE(lvt0) == APIC_MODE_EXTINT) | |
1778 | r = 1; | |
40487c68 QH |
1779 | return r; |
1780 | } | |
1781 | ||
1b9778da ED |
1782 | void kvm_inject_apic_timer_irqs(struct kvm_vcpu *vcpu) |
1783 | { | |
ad312c7c | 1784 | struct kvm_lapic *apic = vcpu->arch.apic; |
1b9778da | 1785 | |
c48f1496 | 1786 | if (!kvm_vcpu_has_lapic(vcpu)) |
54e9818f GN |
1787 | return; |
1788 | ||
1789 | if (atomic_read(&apic->lapic_timer.pending) > 0) { | |
f1ed0450 | 1790 | kvm_apic_local_deliver(apic, APIC_LVTT); |
fae0ba21 NA |
1791 | if (apic_lvtt_tscdeadline(apic)) |
1792 | apic->lapic_timer.tscdeadline = 0; | |
f1ed0450 | 1793 | atomic_set(&apic->lapic_timer.pending, 0); |
1b9778da ED |
1794 | } |
1795 | } | |
1796 | ||
97222cc8 ED |
1797 | int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu) |
1798 | { | |
1799 | int vector = kvm_apic_has_interrupt(vcpu); | |
ad312c7c | 1800 | struct kvm_lapic *apic = vcpu->arch.apic; |
97222cc8 ED |
1801 | |
1802 | if (vector == -1) | |
1803 | return -1; | |
1804 | ||
56cc2406 WL |
1805 | /* |
1806 | * We get here even with APIC virtualization enabled, if doing | |
1807 | * nested virtualization and L1 runs with the "acknowledge interrupt | |
1808 | * on exit" mode. Then we cannot inject the interrupt via RVI, | |
1809 | * because the process would deliver it through the IDT. | |
1810 | */ | |
1811 | ||
8680b94b | 1812 | apic_set_isr(vector, apic); |
97222cc8 ED |
1813 | apic_update_ppr(apic); |
1814 | apic_clear_irr(vector, apic); | |
1815 | return vector; | |
1816 | } | |
96ad2cc6 | 1817 | |
64eb0620 GN |
1818 | void kvm_apic_post_state_restore(struct kvm_vcpu *vcpu, |
1819 | struct kvm_lapic_state *s) | |
96ad2cc6 | 1820 | { |
ad312c7c | 1821 | struct kvm_lapic *apic = vcpu->arch.apic; |
96ad2cc6 | 1822 | |
5dbc8f3f | 1823 | kvm_lapic_set_base(vcpu, vcpu->arch.apic_base); |
64eb0620 GN |
1824 | /* set SPIV separately to get count of SW disabled APICs right */ |
1825 | apic_set_spiv(apic, *((u32 *)(s->regs + APIC_SPIV))); | |
1826 | memcpy(vcpu->arch.apic->regs, s->regs, sizeof *s); | |
1e08ec4a GN |
1827 | /* call kvm_apic_set_id() to put apic into apic_map */ |
1828 | kvm_apic_set_id(apic, kvm_apic_id(apic)); | |
fc61b800 GN |
1829 | kvm_apic_set_version(vcpu); |
1830 | ||
96ad2cc6 | 1831 | apic_update_ppr(apic); |
d3c7b77d | 1832 | hrtimer_cancel(&apic->lapic_timer.timer); |
b6ac0695 | 1833 | apic_update_lvtt(apic); |
db138562 | 1834 | apic_manage_nmi_watchdog(apic, kvm_apic_get_reg(apic, APIC_LVT0)); |
96ad2cc6 ED |
1835 | update_divide_count(apic); |
1836 | start_apic_timer(apic); | |
6e24a6ef | 1837 | apic->irr_pending = true; |
f563db4b | 1838 | apic->isr_count = kvm_x86_ops->hwapic_isr_update ? |
c7c9c56c | 1839 | 1 : count_vectors(apic->regs + APIC_ISR); |
8680b94b | 1840 | apic->highest_isr_cache = -1; |
4114c27d WW |
1841 | if (kvm_x86_ops->hwapic_irr_update) |
1842 | kvm_x86_ops->hwapic_irr_update(vcpu, | |
1843 | apic_find_highest_irr(apic)); | |
b4eef9b3 TC |
1844 | if (unlikely(kvm_x86_ops->hwapic_isr_update)) |
1845 | kvm_x86_ops->hwapic_isr_update(vcpu->kvm, | |
1846 | apic_find_highest_isr(apic)); | |
3842d135 | 1847 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
10606919 | 1848 | kvm_rtc_eoi_tracking_restore_one(vcpu); |
96ad2cc6 | 1849 | } |
a3d7f85f | 1850 | |
2f52d58c | 1851 | void __kvm_migrate_apic_timer(struct kvm_vcpu *vcpu) |
a3d7f85f | 1852 | { |
a3d7f85f ED |
1853 | struct hrtimer *timer; |
1854 | ||
c48f1496 | 1855 | if (!kvm_vcpu_has_lapic(vcpu)) |
a3d7f85f ED |
1856 | return; |
1857 | ||
54e9818f | 1858 | timer = &vcpu->arch.apic->lapic_timer.timer; |
a3d7f85f | 1859 | if (hrtimer_cancel(timer)) |
beb20d52 | 1860 | hrtimer_start_expires(timer, HRTIMER_MODE_ABS); |
a3d7f85f | 1861 | } |
b93463aa | 1862 | |
ae7a2a3f MT |
1863 | /* |
1864 | * apic_sync_pv_eoi_from_guest - called on vmexit or cancel interrupt | |
1865 | * | |
1866 | * Detect whether guest triggered PV EOI since the | |
1867 | * last entry. If yes, set EOI on guests's behalf. | |
1868 | * Clear PV EOI in guest memory in any case. | |
1869 | */ | |
1870 | static void apic_sync_pv_eoi_from_guest(struct kvm_vcpu *vcpu, | |
1871 | struct kvm_lapic *apic) | |
1872 | { | |
1873 | bool pending; | |
1874 | int vector; | |
1875 | /* | |
1876 | * PV EOI state is derived from KVM_APIC_PV_EOI_PENDING in host | |
1877 | * and KVM_PV_EOI_ENABLED in guest memory as follows: | |
1878 | * | |
1879 | * KVM_APIC_PV_EOI_PENDING is unset: | |
1880 | * -> host disabled PV EOI. | |
1881 | * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is set: | |
1882 | * -> host enabled PV EOI, guest did not execute EOI yet. | |
1883 | * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is unset: | |
1884 | * -> host enabled PV EOI, guest executed EOI. | |
1885 | */ | |
1886 | BUG_ON(!pv_eoi_enabled(vcpu)); | |
1887 | pending = pv_eoi_get_pending(vcpu); | |
1888 | /* | |
1889 | * Clear pending bit in any case: it will be set again on vmentry. | |
1890 | * While this might not be ideal from performance point of view, | |
1891 | * this makes sure pv eoi is only enabled when we know it's safe. | |
1892 | */ | |
1893 | pv_eoi_clr_pending(vcpu); | |
1894 | if (pending) | |
1895 | return; | |
1896 | vector = apic_set_eoi(apic); | |
1897 | trace_kvm_pv_eoi(apic, vector); | |
1898 | } | |
1899 | ||
b93463aa AK |
1900 | void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu) |
1901 | { | |
1902 | u32 data; | |
b93463aa | 1903 | |
ae7a2a3f MT |
1904 | if (test_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention)) |
1905 | apic_sync_pv_eoi_from_guest(vcpu, vcpu->arch.apic); | |
1906 | ||
41383771 | 1907 | if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention)) |
b93463aa AK |
1908 | return; |
1909 | ||
603242a8 NK |
1910 | if (kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data, |
1911 | sizeof(u32))) | |
1912 | return; | |
b93463aa AK |
1913 | |
1914 | apic_set_tpr(vcpu->arch.apic, data & 0xff); | |
1915 | } | |
1916 | ||
ae7a2a3f MT |
1917 | /* |
1918 | * apic_sync_pv_eoi_to_guest - called before vmentry | |
1919 | * | |
1920 | * Detect whether it's safe to enable PV EOI and | |
1921 | * if yes do so. | |
1922 | */ | |
1923 | static void apic_sync_pv_eoi_to_guest(struct kvm_vcpu *vcpu, | |
1924 | struct kvm_lapic *apic) | |
1925 | { | |
1926 | if (!pv_eoi_enabled(vcpu) || | |
1927 | /* IRR set or many bits in ISR: could be nested. */ | |
1928 | apic->irr_pending || | |
1929 | /* Cache not set: could be safe but we don't bother. */ | |
1930 | apic->highest_isr_cache == -1 || | |
1931 | /* Need EOI to update ioapic. */ | |
3bb345f3 | 1932 | kvm_ioapic_handles_vector(apic, apic->highest_isr_cache)) { |
ae7a2a3f MT |
1933 | /* |
1934 | * PV EOI was disabled by apic_sync_pv_eoi_from_guest | |
1935 | * so we need not do anything here. | |
1936 | */ | |
1937 | return; | |
1938 | } | |
1939 | ||
1940 | pv_eoi_set_pending(apic->vcpu); | |
1941 | } | |
1942 | ||
b93463aa AK |
1943 | void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu) |
1944 | { | |
1945 | u32 data, tpr; | |
1946 | int max_irr, max_isr; | |
ae7a2a3f | 1947 | struct kvm_lapic *apic = vcpu->arch.apic; |
b93463aa | 1948 | |
ae7a2a3f MT |
1949 | apic_sync_pv_eoi_to_guest(vcpu, apic); |
1950 | ||
41383771 | 1951 | if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention)) |
b93463aa AK |
1952 | return; |
1953 | ||
c48f1496 | 1954 | tpr = kvm_apic_get_reg(apic, APIC_TASKPRI) & 0xff; |
b93463aa AK |
1955 | max_irr = apic_find_highest_irr(apic); |
1956 | if (max_irr < 0) | |
1957 | max_irr = 0; | |
1958 | max_isr = apic_find_highest_isr(apic); | |
1959 | if (max_isr < 0) | |
1960 | max_isr = 0; | |
1961 | data = (tpr & 0xff) | ((max_isr & 0xf0) << 8) | (max_irr << 24); | |
1962 | ||
fda4e2e8 AH |
1963 | kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data, |
1964 | sizeof(u32)); | |
b93463aa AK |
1965 | } |
1966 | ||
fda4e2e8 | 1967 | int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr) |
b93463aa | 1968 | { |
fda4e2e8 AH |
1969 | if (vapic_addr) { |
1970 | if (kvm_gfn_to_hva_cache_init(vcpu->kvm, | |
1971 | &vcpu->arch.apic->vapic_cache, | |
1972 | vapic_addr, sizeof(u32))) | |
1973 | return -EINVAL; | |
41383771 | 1974 | __set_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention); |
fda4e2e8 | 1975 | } else { |
41383771 | 1976 | __clear_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention); |
fda4e2e8 AH |
1977 | } |
1978 | ||
1979 | vcpu->arch.apic->vapic_addr = vapic_addr; | |
1980 | return 0; | |
b93463aa | 1981 | } |
0105d1a5 GN |
1982 | |
1983 | int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data) | |
1984 | { | |
1985 | struct kvm_lapic *apic = vcpu->arch.apic; | |
1986 | u32 reg = (msr - APIC_BASE_MSR) << 4; | |
1987 | ||
1988 | if (!irqchip_in_kernel(vcpu->kvm) || !apic_x2apic_mode(apic)) | |
1989 | return 1; | |
1990 | ||
c69d3d9b NA |
1991 | if (reg == APIC_ICR2) |
1992 | return 1; | |
1993 | ||
0105d1a5 | 1994 | /* if this is ICR write vector before command */ |
decdc283 | 1995 | if (reg == APIC_ICR) |
0105d1a5 GN |
1996 | apic_reg_write(apic, APIC_ICR2, (u32)(data >> 32)); |
1997 | return apic_reg_write(apic, reg, (u32)data); | |
1998 | } | |
1999 | ||
2000 | int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data) | |
2001 | { | |
2002 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2003 | u32 reg = (msr - APIC_BASE_MSR) << 4, low, high = 0; | |
2004 | ||
2005 | if (!irqchip_in_kernel(vcpu->kvm) || !apic_x2apic_mode(apic)) | |
2006 | return 1; | |
2007 | ||
c69d3d9b NA |
2008 | if (reg == APIC_DFR || reg == APIC_ICR2) { |
2009 | apic_debug("KVM_APIC_READ: read x2apic reserved register %x\n", | |
2010 | reg); | |
2011 | return 1; | |
2012 | } | |
2013 | ||
0105d1a5 GN |
2014 | if (apic_reg_read(apic, reg, 4, &low)) |
2015 | return 1; | |
decdc283 | 2016 | if (reg == APIC_ICR) |
0105d1a5 GN |
2017 | apic_reg_read(apic, APIC_ICR2, 4, &high); |
2018 | ||
2019 | *data = (((u64)high) << 32) | low; | |
2020 | ||
2021 | return 0; | |
2022 | } | |
10388a07 GN |
2023 | |
2024 | int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 reg, u64 data) | |
2025 | { | |
2026 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2027 | ||
c48f1496 | 2028 | if (!kvm_vcpu_has_lapic(vcpu)) |
10388a07 GN |
2029 | return 1; |
2030 | ||
2031 | /* if this is ICR write vector before command */ | |
2032 | if (reg == APIC_ICR) | |
2033 | apic_reg_write(apic, APIC_ICR2, (u32)(data >> 32)); | |
2034 | return apic_reg_write(apic, reg, (u32)data); | |
2035 | } | |
2036 | ||
2037 | int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 reg, u64 *data) | |
2038 | { | |
2039 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2040 | u32 low, high = 0; | |
2041 | ||
c48f1496 | 2042 | if (!kvm_vcpu_has_lapic(vcpu)) |
10388a07 GN |
2043 | return 1; |
2044 | ||
2045 | if (apic_reg_read(apic, reg, 4, &low)) | |
2046 | return 1; | |
2047 | if (reg == APIC_ICR) | |
2048 | apic_reg_read(apic, APIC_ICR2, 4, &high); | |
2049 | ||
2050 | *data = (((u64)high) << 32) | low; | |
2051 | ||
2052 | return 0; | |
2053 | } | |
ae7a2a3f MT |
2054 | |
2055 | int kvm_lapic_enable_pv_eoi(struct kvm_vcpu *vcpu, u64 data) | |
2056 | { | |
2057 | u64 addr = data & ~KVM_MSR_ENABLED; | |
2058 | if (!IS_ALIGNED(addr, 4)) | |
2059 | return 1; | |
2060 | ||
2061 | vcpu->arch.pv_eoi.msr_val = data; | |
2062 | if (!pv_eoi_enabled(vcpu)) | |
2063 | return 0; | |
2064 | return kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.pv_eoi.data, | |
8f964525 | 2065 | addr, sizeof(u8)); |
ae7a2a3f | 2066 | } |
c5cc421b | 2067 | |
66450a21 JK |
2068 | void kvm_apic_accept_events(struct kvm_vcpu *vcpu) |
2069 | { | |
2070 | struct kvm_lapic *apic = vcpu->arch.apic; | |
2b4a273b | 2071 | u8 sipi_vector; |
299018f4 | 2072 | unsigned long pe; |
66450a21 | 2073 | |
299018f4 | 2074 | if (!kvm_vcpu_has_lapic(vcpu) || !apic->pending_events) |
66450a21 JK |
2075 | return; |
2076 | ||
cd7764fe PB |
2077 | /* |
2078 | * INITs are latched while in SMM. Because an SMM CPU cannot | |
2079 | * be in KVM_MP_STATE_INIT_RECEIVED state, just eat SIPIs | |
2080 | * and delay processing of INIT until the next RSM. | |
2081 | */ | |
2082 | if (is_smm(vcpu)) { | |
2083 | WARN_ON_ONCE(vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED); | |
2084 | if (test_bit(KVM_APIC_SIPI, &apic->pending_events)) | |
2085 | clear_bit(KVM_APIC_SIPI, &apic->pending_events); | |
2086 | return; | |
2087 | } | |
299018f4 | 2088 | |
cd7764fe | 2089 | pe = xchg(&apic->pending_events, 0); |
299018f4 | 2090 | if (test_bit(KVM_APIC_INIT, &pe)) { |
d28bc9dd NA |
2091 | kvm_lapic_reset(vcpu, true); |
2092 | kvm_vcpu_reset(vcpu, true); | |
66450a21 JK |
2093 | if (kvm_vcpu_is_bsp(apic->vcpu)) |
2094 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; | |
2095 | else | |
2096 | vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED; | |
2097 | } | |
299018f4 | 2098 | if (test_bit(KVM_APIC_SIPI, &pe) && |
66450a21 JK |
2099 | vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) { |
2100 | /* evaluate pending_events before reading the vector */ | |
2101 | smp_rmb(); | |
2102 | sipi_vector = apic->sipi_vector; | |
98eff52a | 2103 | apic_debug("vcpu %d received sipi with vector # %x\n", |
66450a21 JK |
2104 | vcpu->vcpu_id, sipi_vector); |
2105 | kvm_vcpu_deliver_sipi_vector(vcpu, sipi_vector); | |
2106 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; | |
2107 | } | |
2108 | } | |
2109 | ||
c5cc421b GN |
2110 | void kvm_lapic_init(void) |
2111 | { | |
2112 | /* do not patch jump label more than once per second */ | |
2113 | jump_label_rate_limit(&apic_hw_disabled, HZ); | |
f8c1ea10 | 2114 | jump_label_rate_limit(&apic_sw_disabled, HZ); |
c5cc421b | 2115 | } |