projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: SVM: add helper functions for global interrupt flag
[deliverable/linux.git] / arch / x86 / kvm / svm.c
CommitLineData
6aa8b732
AK		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * AMD SVM support
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
7 *
8 * Authors:
9 * Yaniv Kamay <yaniv@qumranet.com>
10 * Avi Kivity <avi@qumranet.com>
11 *
12 * This work is licensed under the terms of the GNU GPL, version 2. See
13 * the COPYING file in the top-level directory.
14 *
15 */
edf88417
AK		 16#include <linux/kvm_host.h>
17
85f455f7 18#include "irq.h"
1d737c8a 19#include "mmu.h"
5fdbf976 20#include "kvm_cache_regs.h"
fe4c7b19 21#include "x86.h"
e495606d 22
6aa8b732 23#include <linux/module.h>
9d8f549d 24#include <linux/kernel.h>
6aa8b732
AK		 25#include <linux/vmalloc.h>
26#include <linux/highmem.h>
e8edc6e0 27#include <linux/sched.h>
229456fc 28#include <linux/ftrace_event.h>
6aa8b732 29
e495606d 30#include <asm/desc.h>
6aa8b732 31
63d1142f 32#include <asm/virtext.h>
229456fc 33#include "trace.h"
63d1142f 34
4ecac3fd
AK		 35#define __ex(x) __kvm_handle_fault_on_reboot(x)
36
6aa8b732
AK		 37MODULE_AUTHOR("Qumranet");
38MODULE_LICENSE("GPL");
39
40#define IOPM_ALLOC_ORDER 2
41#define MSRPM_ALLOC_ORDER 1
42
6aa8b732
AK		 43#define SEG_TYPE_LDT 2
44#define SEG_TYPE_BUSY_TSS16 3
45
80b7706e
JR		 46#define SVM_FEATURE_NPT (1 << 0)
47#define SVM_FEATURE_LBRV (1 << 1)
94c935a1 48#define SVM_FEATURE_SVML (1 << 2)
80b7706e 49
24e09cbf
JR		 50#define DEBUGCTL_RESERVED_BITS (~(0x3fULL))
51
c0725420
AG		 52/* Turn on to get debugging output*/
53/* #define NESTED_DEBUG */
54
55#ifdef NESTED_DEBUG
56#define nsvm_printk(fmt, args...) printk(KERN_INFO fmt, ## args)
57#else
58#define nsvm_printk(fmt, args...) do {} while(0)
59#endif
60
6c8166a7
AK		 61static const u32 host_save_user_msrs[] = {
62#ifdef CONFIG_X86_64
63 MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_SYSCALL_MASK, MSR_KERNEL_GS_BASE,
64 MSR_FS_BASE,
65#endif
66 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
67};
68
69#define NR_HOST_SAVE_USER_MSRS ARRAY_SIZE(host_save_user_msrs)
70
71struct kvm_vcpu;
72
73struct vcpu_svm {
74 struct kvm_vcpu vcpu;
75 struct vmcb *vmcb;
76 unsigned long vmcb_pa;
77 struct svm_cpu_data *svm_data;
78 uint64_t asid_generation;
79 uint64_t sysenter_esp;
80 uint64_t sysenter_eip;
81
82 u64 next_rip;
83
84 u64 host_user_msrs[NR_HOST_SAVE_USER_MSRS];
85 u64 host_gs_base;
6c8166a7
AK		 86
87 u32 *msrpm;
88 struct vmcb *hsave;
89 u64 hsave_msr;
90
91 u64 nested_vmcb;
92
93 /* These are the merged vectors */
94 u32 *nested_msrpm;
95
96 /* gpa pointers to the real vectors */
97 u64 nested_vmcb_msrpm;
98};
99
709ddebf
JR		 100/* enable NPT for AMD64 and X86 with PAE */
101#if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE)
102static bool npt_enabled = true;
103#else
e3da3acd 104static bool npt_enabled = false;
709ddebf 105#endif
6c7dac72
JR		 106static int npt = 1;
107
108module_param(npt, int, S_IRUGO);
e3da3acd 109
236de055
AG		 110static int nested = 0;
111module_param(nested, int, S_IRUGO);
112
44874f84 113static void svm_flush_tlb(struct kvm_vcpu *vcpu);
04d2cc77 114
cf74a78b
AG		 115static int nested_svm_exit_handled(struct vcpu_svm *svm, bool kvm_override);
116static int nested_svm_vmexit(struct vcpu_svm *svm);
117static int nested_svm_vmsave(struct vcpu_svm *svm, void *nested_vmcb,
118 void *arg2, void *opaque);
119static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr,
120 bool has_error_code, u32 error_code);
121
a2fa3e9f
GH		 122static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu)
123{
fb3f0f51 124 return container_of(vcpu, struct vcpu_svm, vcpu);
a2fa3e9f
GH		 125}
126
3d6368ef
AG		 127static inline bool is_nested(struct vcpu_svm *svm)
128{
129 return svm->nested_vmcb;
130}
131
2af9194d
JR		 132static inline void enable_gif(struct vcpu_svm *svm)
133{
134 svm->vcpu.arch.hflags |= HF_GIF_MASK;
135}
136
137static inline void disable_gif(struct vcpu_svm *svm)
138{
139 svm->vcpu.arch.hflags &= ~HF_GIF_MASK;
140}
141
142static inline bool gif_set(struct vcpu_svm *svm)
143{
144 return !!(svm->vcpu.arch.hflags & HF_GIF_MASK);
145}
146
4866d5e3 147static unsigned long iopm_base;
6aa8b732
AK		 148
149struct kvm_ldttss_desc {
150 u16 limit0;
151 u16 base0;
152 unsigned base1 : 8, type : 5, dpl : 2, p : 1;
153 unsigned limit1 : 4, zero0 : 3, g : 1, base2 : 8;
154 u32 base3;
155 u32 zero1;
156} __attribute__((packed));
157
158struct svm_cpu_data {
159 int cpu;
160
5008fdf5
AK		 161 u64 asid_generation;
162 u32 max_asid;
163 u32 next_asid;
6aa8b732
AK		 164 struct kvm_ldttss_desc *tss_desc;
165
166 struct page *save_area;
167};
168
169static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data);
80b7706e 170static uint32_t svm_features;
6aa8b732
AK		 171
172struct svm_init_data {
173 int cpu;
174 int r;
175};
176
177static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000};
178
9d8f549d 179#define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges)
6aa8b732
AK		 180#define MSRS_RANGE_SIZE 2048
181#define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2)
182
183#define MAX_INST_SIZE 15
184
80b7706e
JR		 185static inline u32 svm_has(u32 feat)
186{
187 return svm_features & feat;
188}
189
6aa8b732
AK		 190static inline void clgi(void)
191{
4ecac3fd 192 asm volatile (__ex(SVM_CLGI));
6aa8b732
AK		 193}
194
195static inline void stgi(void)
196{
4ecac3fd 197 asm volatile (__ex(SVM_STGI));
6aa8b732
AK		 198}
199
200static inline void invlpga(unsigned long addr, u32 asid)
201{
4ecac3fd 202 asm volatile (__ex(SVM_INVLPGA) :: "a"(addr), "c"(asid));
6aa8b732
AK		 203}
204
6aa8b732
AK		 205static inline void force_new_asid(struct kvm_vcpu *vcpu)
206{
a2fa3e9f 207 to_svm(vcpu)->asid_generation--;
6aa8b732
AK		 208}
209
210static inline void flush_guest_tlb(struct kvm_vcpu *vcpu)
211{
212 force_new_asid(vcpu);
213}
214
215static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer)
216{
709ddebf 217 if (!npt_enabled && !(efer & EFER_LMA))
2b5203ee 218 efer &= ~EFER_LME;
6aa8b732 219
9962d032 220 to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME;
ad312c7c 221 vcpu->arch.shadow_efer = efer;
6aa8b732
AK		 222}
223
298101da
AK		 224static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr,
225 bool has_error_code, u32 error_code)
226{
227 struct vcpu_svm *svm = to_svm(vcpu);
228
cf74a78b
AG		 229 /* If we are within a nested VM we'd better #VMEXIT and let the
230 guest handle the exception */
231 if (nested_svm_check_exception(svm, nr, has_error_code, error_code))
232 return;
233
298101da
AK		 234 svm->vmcb->control.event_inj = nr
235 | SVM_EVTINJ_VALID
236 | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0)
237 | SVM_EVTINJ_TYPE_EXEPT;
238 svm->vmcb->control.event_inj_err = error_code;
239}
240
6aa8b732
AK		 241static int is_external_interrupt(u32 info)
242{
243 info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID;
244 return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR);
245}
246
2809f5d2
GC		 247static u32 svm_get_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
248{
249 struct vcpu_svm *svm = to_svm(vcpu);
250 u32 ret = 0;
251
252 if (svm->vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK)
253 ret |= X86_SHADOW_INT_STI | X86_SHADOW_INT_MOV_SS;
254 return ret & mask;
255}
256
257static void svm_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
258{
259 struct vcpu_svm *svm = to_svm(vcpu);
260
261 if (mask == 0)
262 svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK;
263 else
264 svm->vmcb->control.int_state |= SVM_INTERRUPT_SHADOW_MASK;
265
266}
267
6aa8b732
AK		 268static void skip_emulated_instruction(struct kvm_vcpu *vcpu)
269{
a2fa3e9f
GH		 270 struct vcpu_svm *svm = to_svm(vcpu);
271
272 if (!svm->next_rip) {
f629cf84
GN		 273 if (emulate_instruction(vcpu, vcpu->run, 0, 0, EMULTYPE_SKIP) !=
274 EMULATE_DONE)
275 printk(KERN_DEBUG "%s: NOP\n", __func__);
6aa8b732
AK		 276 return;
277 }
5fdbf976
MT		 278 if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE)
279 printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n",
280 __func__, kvm_rip_read(vcpu), svm->next_rip);
6aa8b732 281
5fdbf976 282 kvm_rip_write(vcpu, svm->next_rip);
2809f5d2 283 svm_set_interrupt_shadow(vcpu, 0);
6aa8b732
AK		 284}
285
286static int has_svm(void)
287{
63d1142f 288 const char *msg;
6aa8b732 289
63d1142f 290 if (!cpu_has_svm(&msg)) {
ff81ff10 291 printk(KERN_INFO "has_svm: %s\n", msg);
6aa8b732
AK		 292 return 0;
293 }
294
6aa8b732
AK		 295 return 1;
296}
297
298static void svm_hardware_disable(void *garbage)
299{
2c8dceeb 300 cpu_svm_disable();
6aa8b732
AK		 301}
302
303static void svm_hardware_enable(void *garbage)
304{
305
306 struct svm_cpu_data *svm_data;
307 uint64_t efer;
b792c344 308 struct descriptor_table gdt_descr;
6aa8b732
AK		 309 struct desc_struct *gdt;
310 int me = raw_smp_processor_id();
311
312 if (!has_svm()) {
313 printk(KERN_ERR "svm_cpu_init: err EOPNOTSUPP on %d\n", me);
314 return;
315 }
316 svm_data = per_cpu(svm_data, me);
317
318 if (!svm_data) {
319 printk(KERN_ERR "svm_cpu_init: svm_data is NULL on %d\n",
320 me);
321 return;
322 }
323
324 svm_data->asid_generation = 1;
325 svm_data->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1;
326 svm_data->next_asid = svm_data->max_asid + 1;
327
b792c344
AM		 328 kvm_get_gdt(&gdt_descr);
329 gdt = (struct desc_struct *)gdt_descr.base;
6aa8b732
AK		 330 svm_data->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS);
331
332 rdmsrl(MSR_EFER, efer);
9962d032 333 wrmsrl(MSR_EFER, efer | EFER_SVME);
6aa8b732
AK		 334
335 wrmsrl(MSR_VM_HSAVE_PA,
336 page_to_pfn(svm_data->save_area) << PAGE_SHIFT);
337}
338
0da1db75
JR		 339static void svm_cpu_uninit(int cpu)
340{
341 struct svm_cpu_data *svm_data
342 = per_cpu(svm_data, raw_smp_processor_id());
343
344 if (!svm_data)
345 return;
346
347 per_cpu(svm_data, raw_smp_processor_id()) = NULL;
348 __free_page(svm_data->save_area);
349 kfree(svm_data);
350}
351
6aa8b732
AK		 352static int svm_cpu_init(int cpu)
353{
354 struct svm_cpu_data *svm_data;
355 int r;
356
357 svm_data = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL);
358 if (!svm_data)
359 return -ENOMEM;
360 svm_data->cpu = cpu;
361 svm_data->save_area = alloc_page(GFP_KERNEL);
362 r = -ENOMEM;
363 if (!svm_data->save_area)
364 goto err_1;
365
366 per_cpu(svm_data, cpu) = svm_data;
367
368 return 0;
369
370err_1:
371 kfree(svm_data);
372 return r;
373
374}
375
bfc733a7
RR		 376static void set_msr_interception(u32 *msrpm, unsigned msr,
377 int read, int write)
6aa8b732
AK		 378{
379 int i;
380
381 for (i = 0; i < NUM_MSR_MAPS; i++) {
382 if (msr >= msrpm_ranges[i] &&
383 msr < msrpm_ranges[i] + MSRS_IN_RANGE) {
384 u32 msr_offset = (i * MSRS_IN_RANGE + msr -
385 msrpm_ranges[i]) * 2;
386
387 u32 *base = msrpm + (msr_offset / 32);
388 u32 msr_shift = msr_offset % 32;
389 u32 mask = ((write) ? 0 : 2) | ((read) ? 0 : 1);
390 *base = (*base & ~(0x3 << msr_shift)) |
391 (mask << msr_shift);
bfc733a7 392 return;
6aa8b732
AK		 393 }
394 }
bfc733a7 395 BUG();
6aa8b732
AK		 396}
397
f65c229c
JR		 398static void svm_vcpu_init_msrpm(u32 *msrpm)
399{
400 memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER));
401
402#ifdef CONFIG_X86_64
403 set_msr_interception(msrpm, MSR_GS_BASE, 1, 1);
404 set_msr_interception(msrpm, MSR_FS_BASE, 1, 1);
405 set_msr_interception(msrpm, MSR_KERNEL_GS_BASE, 1, 1);
406 set_msr_interception(msrpm, MSR_LSTAR, 1, 1);
407 set_msr_interception(msrpm, MSR_CSTAR, 1, 1);
408 set_msr_interception(msrpm, MSR_SYSCALL_MASK, 1, 1);
409#endif
410 set_msr_interception(msrpm, MSR_K6_STAR, 1, 1);
411 set_msr_interception(msrpm, MSR_IA32_SYSENTER_CS, 1, 1);
f65c229c
JR		 412}
413
24e09cbf
JR		 414static void svm_enable_lbrv(struct vcpu_svm *svm)
415{
416 u32 *msrpm = svm->msrpm;
417
418 svm->vmcb->control.lbr_ctl = 1;
419 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1);
420 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1);
421 set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1);
422 set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1);
423}
424
425static void svm_disable_lbrv(struct vcpu_svm *svm)
426{
427 u32 *msrpm = svm->msrpm;
428
429 svm->vmcb->control.lbr_ctl = 0;
430 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0);
431 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0);
432 set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0);
433 set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0);
434}
435
6aa8b732
AK		 436static __init int svm_hardware_setup(void)
437{
438 int cpu;
439 struct page *iopm_pages;
f65c229c 440 void *iopm_va;
6aa8b732
AK		 441 int r;
442
6aa8b732
AK		 443 iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER);
444
445 if (!iopm_pages)
446 return -ENOMEM;
c8681339
AL		 447
448 iopm_va = page_address(iopm_pages);
449 memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER));
6aa8b732
AK		 450 iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT;
451
50a37eb4
JR		 452 if (boot_cpu_has(X86_FEATURE_NX))
453 kvm_enable_efer_bits(EFER_NX);
454
1b2fd70c
AG		 455 if (boot_cpu_has(X86_FEATURE_FXSR_OPT))
456 kvm_enable_efer_bits(EFER_FFXSR);
457
236de055
AG		 458 if (nested) {
459 printk(KERN_INFO "kvm: Nested Virtualization enabled\n");
460 kvm_enable_efer_bits(EFER_SVME);
461 }
462
6aa8b732
AK		 463 for_each_online_cpu(cpu) {
464 r = svm_cpu_init(cpu);
465 if (r)
f65c229c 466 goto err;
6aa8b732 467 }
33bd6a0b
JR		 468
469 svm_features = cpuid_edx(SVM_CPUID_FUNC);
470
e3da3acd
JR		 471 if (!svm_has(SVM_FEATURE_NPT))
472 npt_enabled = false;
473
6c7dac72
JR		 474 if (npt_enabled && !npt) {
475 printk(KERN_INFO "kvm: Nested Paging disabled\n");
476 npt_enabled = false;
477 }
478
18552672 479 if (npt_enabled) {
e3da3acd 480 printk(KERN_INFO "kvm: Nested Paging enabled\n");
18552672 481 kvm_enable_tdp();
5f4cb662
JR		 482 } else
483 kvm_disable_tdp();
e3da3acd 484
6aa8b732
AK		 485 return 0;
486
f65c229c 487err:
6aa8b732
AK		 488 __free_pages(iopm_pages, IOPM_ALLOC_ORDER);
489 iopm_base = 0;
490 return r;
491}
492
493static __exit void svm_hardware_unsetup(void)
494{
0da1db75
JR		 495 int cpu;
496
497 for_each_online_cpu(cpu)
498 svm_cpu_uninit(cpu);
499
6aa8b732 500 __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER);
f65c229c 501 iopm_base = 0;
6aa8b732
AK		 502}
503
504static void init_seg(struct vmcb_seg *seg)
505{
506 seg->selector = 0;
507 seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK |
508 SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */
509 seg->limit = 0xffff;
510 seg->base = 0;
511}
512
513static void init_sys_seg(struct vmcb_seg *seg, uint32_t type)
514{
515 seg->selector = 0;
516 seg->attrib = SVM_SELECTOR_P_MASK | type;
517 seg->limit = 0xffff;
518 seg->base = 0;
519}
520
e6101a96 521static void init_vmcb(struct vcpu_svm *svm)
6aa8b732 522{
e6101a96
JR		 523 struct vmcb_control_area *control = &svm->vmcb->control;
524 struct vmcb_save_area *save = &svm->vmcb->save;
6aa8b732
AK		 525
526 control->intercept_cr_read = INTERCEPT_CR0_MASK |
527 INTERCEPT_CR3_MASK |
649d6864 528 INTERCEPT_CR4_MASK;
6aa8b732
AK		 529
530 control->intercept_cr_write = INTERCEPT_CR0_MASK |
531 INTERCEPT_CR3_MASK |
80a8119c
AK		 532 INTERCEPT_CR4_MASK |
533 INTERCEPT_CR8_MASK;
6aa8b732
AK		 534
535 control->intercept_dr_read = INTERCEPT_DR0_MASK |
536 INTERCEPT_DR1_MASK |
537 INTERCEPT_DR2_MASK |
538 INTERCEPT_DR3_MASK;
539
540 control->intercept_dr_write = INTERCEPT_DR0_MASK |
541 INTERCEPT_DR1_MASK |
542 INTERCEPT_DR2_MASK |
543 INTERCEPT_DR3_MASK |
544 INTERCEPT_DR5_MASK |
545 INTERCEPT_DR7_MASK;
546
7aa81cc0 547 control->intercept_exceptions = (1 << PF_VECTOR) |
53371b50
JR		 548 (1 << UD_VECTOR) |
549 (1 << MC_VECTOR);
6aa8b732
AK		 550
551
552 control->intercept = (1ULL << INTERCEPT_INTR) |
553 (1ULL << INTERCEPT_NMI) |
0152527b 554 (1ULL << INTERCEPT_SMI) |
6aa8b732 555 (1ULL << INTERCEPT_CPUID) |
cf5a94d1 556 (1ULL << INTERCEPT_INVD) |
6aa8b732 557 (1ULL << INTERCEPT_HLT) |
a7052897 558 (1ULL << INTERCEPT_INVLPG) |
6aa8b732
AK		 559 (1ULL << INTERCEPT_INVLPGA) |
560 (1ULL << INTERCEPT_IOIO_PROT) |
561 (1ULL << INTERCEPT_MSR_PROT) |
562 (1ULL << INTERCEPT_TASK_SWITCH) |
46fe4ddd 563 (1ULL << INTERCEPT_SHUTDOWN) |
6aa8b732
AK		 564 (1ULL << INTERCEPT_VMRUN) |
565 (1ULL << INTERCEPT_VMMCALL) |
566 (1ULL << INTERCEPT_VMLOAD) |
567 (1ULL << INTERCEPT_VMSAVE) |
568 (1ULL << INTERCEPT_STGI) |
569 (1ULL << INTERCEPT_CLGI) |
916ce236 570 (1ULL << INTERCEPT_SKINIT) |
cf5a94d1 571 (1ULL << INTERCEPT_WBINVD) |
916ce236
JR		 572 (1ULL << INTERCEPT_MONITOR) |
573 (1ULL << INTERCEPT_MWAIT);
6aa8b732
AK		 574
575 control->iopm_base_pa = iopm_base;
f65c229c 576 control->msrpm_base_pa = __pa(svm->msrpm);
0cc5064d 577 control->tsc_offset = 0;
6aa8b732
AK		 578 control->int_ctl = V_INTR_MASKING_MASK;
579
580 init_seg(&save->es);
581 init_seg(&save->ss);
582 init_seg(&save->ds);
583 init_seg(&save->fs);
584 init_seg(&save->gs);
585
586 save->cs.selector = 0xf000;
587 /* Executable/Readable Code Segment */
588 save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK |
589 SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK;
590 save->cs.limit = 0xffff;
d92899a0
AK		 591 /*
592 * cs.base should really be 0xffff0000, but vmx can't handle that, so
593 * be consistent with it.
594 *
595 * Replace when we have real mode working for vmx.
596 */
597 save->cs.base = 0xf0000;
6aa8b732
AK		 598
599 save->gdtr.limit = 0xffff;
600 save->idtr.limit = 0xffff;
601
602 init_sys_seg(&save->ldtr, SEG_TYPE_LDT);
603 init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16);
604
9962d032 605 save->efer = EFER_SVME;
d77c26fc 606 save->dr6 = 0xffff0ff0;
6aa8b732
AK		 607 save->dr7 = 0x400;
608 save->rflags = 2;
609 save->rip = 0x0000fff0;
5fdbf976 610 svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip;
6aa8b732
AK		 611
612 /*
613 * cr0 val on cpu init should be 0x60000010, we enable cpu
614 * cache by default. the orderly way is to enable cache in bios.
615 */
707d92fa 616 save->cr0 = 0x00000010 | X86_CR0_PG | X86_CR0_WP;
66aee91a 617 save->cr4 = X86_CR4_PAE;
6aa8b732 618 /* rdx = ?? */
709ddebf
JR		 619
620 if (npt_enabled) {
621 /* Setup VMCB for Nested Paging */
622 control->nested_ctl = 1;
a7052897
MT		 623 control->intercept &= ~((1ULL << INTERCEPT_TASK_SWITCH) |
624 (1ULL << INTERCEPT_INVLPG));
709ddebf
JR		 625 control->intercept_exceptions &= ~(1 << PF_VECTOR);
626 control->intercept_cr_read &= ~(INTERCEPT_CR0_MASK|
627 INTERCEPT_CR3_MASK);
628 control->intercept_cr_write &= ~(INTERCEPT_CR0_MASK|
629 INTERCEPT_CR3_MASK);
630 save->g_pat = 0x0007040600070406ULL;
631 /* enable caching because the QEMU Bios doesn't enable it */
632 save->cr0 = X86_CR0_ET;
633 save->cr3 = 0;
634 save->cr4 = 0;
635 }
a79d2f18 636 force_new_asid(&svm->vcpu);
1371d904 637
3d6368ef 638 svm->nested_vmcb = 0;
2af9194d
JR		 639 svm->vcpu.arch.hflags = 0;
640
641 enable_gif(svm);
6aa8b732
AK		 642}
643
e00c8cf2 644static int svm_vcpu_reset(struct kvm_vcpu *vcpu)
04d2cc77
AK		 645{
646 struct vcpu_svm *svm = to_svm(vcpu);
647
e6101a96 648 init_vmcb(svm);
70433389 649
c5af89b6 650 if (!kvm_vcpu_is_bsp(vcpu)) {
5fdbf976 651 kvm_rip_write(vcpu, 0);
ad312c7c
ZX		 652 svm->vmcb->save.cs.base = svm->vcpu.arch.sipi_vector << 12;
653 svm->vmcb->save.cs.selector = svm->vcpu.arch.sipi_vector << 8;
70433389 654 }
5fdbf976
MT		 655 vcpu->arch.regs_avail = ~0;
656 vcpu->arch.regs_dirty = ~0;
e00c8cf2
AK		 657
658 return 0;
04d2cc77
AK		 659}
660
fb3f0f51 661static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id)
6aa8b732 662{
a2fa3e9f 663 struct vcpu_svm *svm;
6aa8b732 664 struct page *page;
f65c229c 665 struct page *msrpm_pages;
b286d5d8 666 struct page *hsave_page;
3d6368ef 667 struct page *nested_msrpm_pages;
fb3f0f51 668 int err;
6aa8b732 669
c16f862d 670 svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL);
fb3f0f51
RR		 671 if (!svm) {
672 err = -ENOMEM;
673 goto out;
674 }
675
676 err = kvm_vcpu_init(&svm->vcpu, kvm, id);
677 if (err)
678 goto free_svm;
679
6aa8b732 680 page = alloc_page(GFP_KERNEL);
fb3f0f51
RR		 681 if (!page) {
682 err = -ENOMEM;
683 goto uninit;
684 }
6aa8b732 685
f65c229c
JR		 686 err = -ENOMEM;
687 msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
688 if (!msrpm_pages)
689 goto uninit;
3d6368ef
AG		 690
691 nested_msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
692 if (!nested_msrpm_pages)
693 goto uninit;
694
f65c229c
JR		 695 svm->msrpm = page_address(msrpm_pages);
696 svm_vcpu_init_msrpm(svm->msrpm);
697
b286d5d8
AG		 698 hsave_page = alloc_page(GFP_KERNEL);
699 if (!hsave_page)
700 goto uninit;
701 svm->hsave = page_address(hsave_page);
702
3d6368ef
AG		 703 svm->nested_msrpm = page_address(nested_msrpm_pages);
704
a2fa3e9f
GH		 705 svm->vmcb = page_address(page);
706 clear_page(svm->vmcb);
707 svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT;
708 svm->asid_generation = 0;
e6101a96 709 init_vmcb(svm);
a2fa3e9f 710
fb3f0f51
RR		 711 fx_init(&svm->vcpu);
712 svm->vcpu.fpu_active = 1;
ad312c7c 713 svm->vcpu.arch.apic_base = 0xfee00000 | MSR_IA32_APICBASE_ENABLE;
c5af89b6 714 if (kvm_vcpu_is_bsp(&svm->vcpu))
ad312c7c 715 svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP;
6aa8b732 716
fb3f0f51 717 return &svm->vcpu;
36241b8c 718
fb3f0f51
RR		 719uninit:
720 kvm_vcpu_uninit(&svm->vcpu);
721free_svm:
a4770347 722 kmem_cache_free(kvm_vcpu_cache, svm);
fb3f0f51
RR		 723out:
724 return ERR_PTR(err);
6aa8b732
AK		 725}
726
727static void svm_free_vcpu(struct kvm_vcpu *vcpu)
728{
a2fa3e9f
GH		 729 struct vcpu_svm *svm = to_svm(vcpu);
730
fb3f0f51 731 __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT));
f65c229c 732 __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER);
b286d5d8 733 __free_page(virt_to_page(svm->hsave));
3d6368ef 734 __free_pages(virt_to_page(svm->nested_msrpm), MSRPM_ALLOC_ORDER);
fb3f0f51 735 kvm_vcpu_uninit(vcpu);
a4770347 736 kmem_cache_free(kvm_vcpu_cache, svm);
6aa8b732
AK		 737}
738
15ad7146 739static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
6aa8b732 740{
a2fa3e9f 741 struct vcpu_svm *svm = to_svm(vcpu);
15ad7146 742 int i;
0cc5064d 743
0cc5064d
AK		 744 if (unlikely(cpu != vcpu->cpu)) {
745 u64 tsc_this, delta;
746
747 /*
748 * Make sure that the guest sees a monotonically
749 * increasing TSC.
750 */
751 rdtscll(tsc_this);
ad312c7c 752 delta = vcpu->arch.host_tsc - tsc_this;
a2fa3e9f 753 svm->vmcb->control.tsc_offset += delta;
0cc5064d 754 vcpu->cpu = cpu;
2f599714 755 kvm_migrate_timers(vcpu);
4b656b12 756 svm->asid_generation = 0;
0cc5064d 757 }
94dfbdb3
AL		 758
759 for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++)
a2fa3e9f 760 rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]);
6aa8b732
AK		 761}
762
763static void svm_vcpu_put(struct kvm_vcpu *vcpu)
764{
a2fa3e9f 765 struct vcpu_svm *svm = to_svm(vcpu);
94dfbdb3
AL		 766 int i;
767
e1beb1d3 768 ++vcpu->stat.host_state_reload;
94dfbdb3 769 for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++)
a2fa3e9f 770 wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]);
94dfbdb3 771
ad312c7c 772 rdtscll(vcpu->arch.host_tsc);
6aa8b732
AK		 773}
774
6aa8b732
AK		 775static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu)
776{
a2fa3e9f 777 return to_svm(vcpu)->vmcb->save.rflags;
6aa8b732
AK		 778}
779
780static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
781{
a2fa3e9f 782 to_svm(vcpu)->vmcb->save.rflags = rflags;
6aa8b732
AK		 783}
784
6de4f3ad
AK		 785static void svm_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg)
786{
787 switch (reg) {
788 case VCPU_EXREG_PDPTR:
789 BUG_ON(!npt_enabled);
790 load_pdptrs(vcpu, vcpu->arch.cr3);
791 break;
792 default:
793 BUG();
794 }
795}
796
f0b85051
AG		 797static void svm_set_vintr(struct vcpu_svm *svm)
798{
799 svm->vmcb->control.intercept |= 1ULL << INTERCEPT_VINTR;
800}
801
802static void svm_clear_vintr(struct vcpu_svm *svm)
803{
804 svm->vmcb->control.intercept &= ~(1ULL << INTERCEPT_VINTR);
805}
806
6aa8b732
AK		 807static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg)
808{
a2fa3e9f 809 struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save;
6aa8b732
AK		 810
811 switch (seg) {
812 case VCPU_SREG_CS: return &save->cs;
813 case VCPU_SREG_DS: return &save->ds;
814 case VCPU_SREG_ES: return &save->es;
815 case VCPU_SREG_FS: return &save->fs;
816 case VCPU_SREG_GS: return &save->gs;
817 case VCPU_SREG_SS: return &save->ss;
818 case VCPU_SREG_TR: return &save->tr;
819 case VCPU_SREG_LDTR: return &save->ldtr;
820 }
821 BUG();
8b6d44c7 822 return NULL;
6aa8b732
AK		 823}
824
825static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg)
826{
827 struct vmcb_seg *s = svm_seg(vcpu, seg);
828
829 return s->base;
830}
831
832static void svm_get_segment(struct kvm_vcpu *vcpu,
833 struct kvm_segment *var, int seg)
834{
835 struct vmcb_seg *s = svm_seg(vcpu, seg);
836
837 var->base = s->base;
838 var->limit = s->limit;
839 var->selector = s->selector;
840 var->type = s->attrib & SVM_SELECTOR_TYPE_MASK;
841 var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1;
842 var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3;
843 var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1;
844 var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1;
845 var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1;
846 var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1;
847 var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1;
25022acc 848
19bca6ab
AP		 849 /* AMD's VMCB does not have an explicit unusable field, so emulate it
850 * for cross vendor migration purposes by "not present"
851 */
852 var->unusable = !var->present || (var->type == 0);
853
1fbdc7a5
AP		 854 switch (seg) {
855 case VCPU_SREG_CS:
856 /*
857 * SVM always stores 0 for the 'G' bit in the CS selector in
858 * the VMCB on a VMEXIT. This hurts cross-vendor migration:
859 * Intel's VMENTRY has a check on the 'G' bit.
860 */
25022acc 861 var->g = s->limit > 0xfffff;
1fbdc7a5
AP		 862 break;
863 case VCPU_SREG_TR:
864 /*
865 * Work around a bug where the busy flag in the tr selector
866 * isn't exposed
867 */
c0d09828 868 var->type |= 0x2;
1fbdc7a5
AP		 869 break;
870 case VCPU_SREG_DS:
871 case VCPU_SREG_ES:
872 case VCPU_SREG_FS:
873 case VCPU_SREG_GS:
874 /*
875 * The accessed bit must always be set in the segment
876 * descriptor cache, although it can be cleared in the
877 * descriptor, the cached bit always remains at 1. Since
878 * Intel has a check on this, set it here to support
879 * cross-vendor migration.
880 */
881 if (!var->unusable)
882 var->type |= 0x1;
883 break;
b586eb02
AP		 884 case VCPU_SREG_SS:
885 /* On AMD CPUs sometimes the DB bit in the segment
886 * descriptor is left as 1, although the whole segment has
887 * been made unusable. Clear it here to pass an Intel VMX
888 * entry check when cross vendor migrating.
889 */
890 if (var->unusable)
891 var->db = 0;
892 break;
1fbdc7a5 893 }
6aa8b732
AK		 894}
895
2e4d2653
IE		 896static int svm_get_cpl(struct kvm_vcpu *vcpu)
897{
898 struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save;
899
900 return save->cpl;
901}
902
6aa8b732
AK		 903static void svm_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
904{
a2fa3e9f
GH		 905 struct vcpu_svm *svm = to_svm(vcpu);
906
907 dt->limit = svm->vmcb->save.idtr.limit;
908 dt->base = svm->vmcb->save.idtr.base;
6aa8b732
AK		 909}
910
911static void svm_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
912{
a2fa3e9f
GH		 913 struct vcpu_svm *svm = to_svm(vcpu);
914
915 svm->vmcb->save.idtr.limit = dt->limit;
916 svm->vmcb->save.idtr.base = dt->base ;
6aa8b732
AK		 917}
918
919static void svm_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
920{
a2fa3e9f
GH		 921 struct vcpu_svm *svm = to_svm(vcpu);
922
923 dt->limit = svm->vmcb->save.gdtr.limit;
924 dt->base = svm->vmcb->save.gdtr.base;
6aa8b732
AK		 925}
926
927static void svm_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
928{
a2fa3e9f
GH		 929 struct vcpu_svm *svm = to_svm(vcpu);
930
931 svm->vmcb->save.gdtr.limit = dt->limit;
932 svm->vmcb->save.gdtr.base = dt->base ;
6aa8b732
AK		 933}
934
25c4c276 935static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu)
399badf3
AK		 936{
937}
938
6aa8b732
AK		 939static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
940{
a2fa3e9f
GH		 941 struct vcpu_svm *svm = to_svm(vcpu);
942
05b3e0c2 943#ifdef CONFIG_X86_64
ad312c7c 944 if (vcpu->arch.shadow_efer & EFER_LME) {
707d92fa 945 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
ad312c7c 946 vcpu->arch.shadow_efer |= EFER_LMA;
2b5203ee 947 svm->vmcb->save.efer |= EFER_LMA | EFER_LME;
6aa8b732
AK		 948 }
949
d77c26fc 950 if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) {
ad312c7c 951 vcpu->arch.shadow_efer &= ~EFER_LMA;
2b5203ee 952 svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME);
6aa8b732
AK		 953 }
954 }
955#endif
709ddebf
JR		 956 if (npt_enabled)
957 goto set;
958
ad312c7c 959 if ((vcpu->arch.cr0 & X86_CR0_TS) && !(cr0 & X86_CR0_TS)) {
a2fa3e9f 960 svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR);
7807fa6c
AL		 961 vcpu->fpu_active = 1;
962 }
963
ad312c7c 964 vcpu->arch.cr0 = cr0;
707d92fa 965 cr0 |= X86_CR0_PG | X86_CR0_WP;
6b390b63
JR		 966 if (!vcpu->fpu_active) {
967 svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR);
334df50a 968 cr0 |= X86_CR0_TS;
6b390b63 969 }
709ddebf
JR		 970set:
971 /*
972 * re-enable caching here because the QEMU bios
973 * does not do it - this results in some delay at
974 * reboot
975 */
976 cr0 &= ~(X86_CR0_CD | X86_CR0_NW);
a2fa3e9f 977 svm->vmcb->save.cr0 = cr0;
6aa8b732
AK		 978}
979
980static void svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
981{
6394b649 982 unsigned long host_cr4_mce = read_cr4() & X86_CR4_MCE;
e5eab0ce
JR		 983 unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4;
984
985 if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE))
986 force_new_asid(vcpu);
6394b649 987
ec077263
JR		 988 vcpu->arch.cr4 = cr4;
989 if (!npt_enabled)
990 cr4 |= X86_CR4_PAE;
6394b649 991 cr4 |= host_cr4_mce;
ec077263 992 to_svm(vcpu)->vmcb->save.cr4 = cr4;
6aa8b732
AK		 993}
994
995static void svm_set_segment(struct kvm_vcpu *vcpu,
996 struct kvm_segment *var, int seg)
997{
a2fa3e9f 998 struct vcpu_svm *svm = to_svm(vcpu);
6aa8b732
AK		 999 struct vmcb_seg *s = svm_seg(vcpu, seg);
1000
1001 s->base = var->base;
1002 s->limit = var->limit;
1003 s->selector = var->selector;
1004 if (var->unusable)
1005 s->attrib = 0;
1006 else {
1007 s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK);
1008 s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT;
1009 s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT;
1010 s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT;
1011 s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT;
1012 s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT;
1013 s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT;
1014 s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT;
1015 }
1016 if (seg == VCPU_SREG_CS)
a2fa3e9f
GH		 1017 svm->vmcb->save.cpl
1018 = (svm->vmcb->save.cs.attrib
6aa8b732
AK		 1019 >> SVM_SELECTOR_DPL_SHIFT) & 3;
1020
1021}
1022
44c11430 1023static void update_db_intercept(struct kvm_vcpu *vcpu)
6aa8b732 1024{
d0bfb940
JK		 1025 struct vcpu_svm *svm = to_svm(vcpu);
1026
d0bfb940
JK		 1027 svm->vmcb->control.intercept_exceptions &=
1028 ~((1 << DB_VECTOR) | (1 << BP_VECTOR));
44c11430
GN		 1029
1030 if (vcpu->arch.singlestep)
1031 svm->vmcb->control.intercept_exceptions |= (1 << DB_VECTOR);
1032
d0bfb940
JK		 1033 if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) {
1034 if (vcpu->guest_debug &
1035 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))
1036 svm->vmcb->control.intercept_exceptions |=
1037 1 << DB_VECTOR;
1038 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
1039 svm->vmcb->control.intercept_exceptions |=
1040 1 << BP_VECTOR;
1041 } else
1042 vcpu->guest_debug = 0;
44c11430
GN		 1043}
1044
1045static int svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_guest_debug *dbg)
1046{
1047 int old_debug = vcpu->guest_debug;
1048 struct vcpu_svm *svm = to_svm(vcpu);
1049
1050 vcpu->guest_debug = dbg->control;
1051
1052 update_db_intercept(vcpu);
d0bfb940 1053
ae675ef0
JK		 1054 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1055 svm->vmcb->save.dr7 = dbg->arch.debugreg[7];
1056 else
1057 svm->vmcb->save.dr7 = vcpu->arch.dr7;
1058
d0bfb940
JK		 1059 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
1060 svm->vmcb->save.rflags |= X86_EFLAGS_TF | X86_EFLAGS_RF;
1061 else if (old_debug & KVM_GUESTDBG_SINGLESTEP)
1062 svm->vmcb->save.rflags &= ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
1063
1064 return 0;
6aa8b732
AK		 1065}
1066
1067static void load_host_msrs(struct kvm_vcpu *vcpu)
1068{
94dfbdb3 1069#ifdef CONFIG_X86_64
a2fa3e9f 1070 wrmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base);
94dfbdb3 1071#endif
6aa8b732
AK		 1072}
1073
1074static void save_host_msrs(struct kvm_vcpu *vcpu)
1075{
94dfbdb3 1076#ifdef CONFIG_X86_64
a2fa3e9f 1077 rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base);
94dfbdb3 1078#endif
6aa8b732
AK		 1079}
1080
e756fc62 1081static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *svm_data)
6aa8b732
AK		 1082{
1083 if (svm_data->next_asid > svm_data->max_asid) {
1084 ++svm_data->asid_generation;
1085 svm_data->next_asid = 1;
a2fa3e9f 1086 svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID;
6aa8b732
AK		 1087 }
1088
a2fa3e9f
GH		 1089 svm->asid_generation = svm_data->asid_generation;
1090 svm->vmcb->control.asid = svm_data->next_asid++;
6aa8b732
AK		 1091}
1092
6aa8b732
AK		 1093static unsigned long svm_get_dr(struct kvm_vcpu *vcpu, int dr)
1094{
42dbaa5a
JK		 1095 struct vcpu_svm *svm = to_svm(vcpu);
1096 unsigned long val;
1097
1098 switch (dr) {
1099 case 0 ... 3:
1100 val = vcpu->arch.db[dr];
1101 break;
1102 case 6:
1103 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1104 val = vcpu->arch.dr6;
1105 else
1106 val = svm->vmcb->save.dr6;
1107 break;
1108 case 7:
1109 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1110 val = vcpu->arch.dr7;
1111 else
1112 val = svm->vmcb->save.dr7;
1113 break;
1114 default:
1115 val = 0;
1116 }
1117
af9ca2d7 1118 return val;
6aa8b732
AK		 1119}
1120
1121static void svm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long value,
1122 int *exception)
1123{
a2fa3e9f
GH		 1124 struct vcpu_svm *svm = to_svm(vcpu);
1125
42dbaa5a 1126 *exception = 0;
6aa8b732
AK		 1127
1128 switch (dr) {
1129 case 0 ... 3:
42dbaa5a
JK		 1130 vcpu->arch.db[dr] = value;
1131 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
1132 vcpu->arch.eff_db[dr] = value;
6aa8b732
AK		 1133 return;
1134 case 4 ... 5:
42dbaa5a 1135 if (vcpu->arch.cr4 & X86_CR4_DE)
6aa8b732 1136 *exception = UD_VECTOR;
42dbaa5a
JK		 1137 return;
1138 case 6:
1139 if (value & 0xffffffff00000000ULL) {
1140 *exception = GP_VECTOR;
6aa8b732
AK		 1141 return;
1142 }
42dbaa5a
JK		 1143 vcpu->arch.dr6 = (value & DR6_VOLATILE) | DR6_FIXED_1;
1144 return;
1145 case 7:
1146 if (value & 0xffffffff00000000ULL) {
6aa8b732
AK		 1147 *exception = GP_VECTOR;
1148 return;
1149 }
42dbaa5a
JK		 1150 vcpu->arch.dr7 = (value & DR7_VOLATILE) | DR7_FIXED_1;
1151 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
1152 svm->vmcb->save.dr7 = vcpu->arch.dr7;
1153 vcpu->arch.switch_db_regs = (value & DR7_BP_EN_MASK);
1154 }
6aa8b732 1155 return;
6aa8b732 1156 default:
42dbaa5a 1157 /* FIXME: Possible case? */
6aa8b732 1158 printk(KERN_DEBUG "%s: unexpected dr %u\n",
b8688d51 1159 __func__, dr);
6aa8b732
AK		 1160 *exception = UD_VECTOR;
1161 return;
1162 }
1163}
1164
e756fc62 1165static int pf_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 1166{
6aa8b732
AK		 1167 u64 fault_address;
1168 u32 error_code;
6aa8b732 1169
a2fa3e9f
GH		 1170 fault_address = svm->vmcb->control.exit_info_2;
1171 error_code = svm->vmcb->control.exit_info_1;
af9ca2d7 1172
229456fc 1173 trace_kvm_page_fault(fault_address, error_code);
44874f84
JR		 1174 /*
1175 * FIXME: Tis shouldn't be necessary here, but there is a flush
1176 * missing in the MMU code. Until we find this bug, flush the
1177 * complete TLB here on an NPF
1178 */
1179 if (npt_enabled)
1180 svm_flush_tlb(&svm->vcpu);
9222be18 1181 else {
3298b75c 1182 if (kvm_event_needs_reinjection(&svm->vcpu))
9222be18
GN		 1183 kvm_mmu_unprotect_page_virt(&svm->vcpu, fault_address);
1184 }
3067714c 1185 return kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code);
6aa8b732
AK		 1186}
1187
d0bfb940
JK		 1188static int db_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1189{
1190 if (!(svm->vcpu.guest_debug &
44c11430
GN		 1191 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) &&
1192 !svm->vcpu.arch.singlestep) {
d0bfb940
JK		 1193 kvm_queue_exception(&svm->vcpu, DB_VECTOR);
1194 return 1;
1195 }
44c11430
GN		 1196
1197 if (svm->vcpu.arch.singlestep) {
1198 svm->vcpu.arch.singlestep = false;
1199 if (!(svm->vcpu.guest_debug & KVM_GUESTDBG_SINGLESTEP))
1200 svm->vmcb->save.rflags &=
1201 ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
1202 update_db_intercept(&svm->vcpu);
1203 }
1204
1205 if (svm->vcpu.guest_debug &
1206 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)){
1207 kvm_run->exit_reason = KVM_EXIT_DEBUG;
1208 kvm_run->debug.arch.pc =
1209 svm->vmcb->save.cs.base + svm->vmcb->save.rip;
1210 kvm_run->debug.arch.exception = DB_VECTOR;
1211 return 0;
1212 }
1213
1214 return 1;
d0bfb940
JK		 1215}
1216
1217static int bp_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1218{
1219 kvm_run->exit_reason = KVM_EXIT_DEBUG;
1220 kvm_run->debug.arch.pc = svm->vmcb->save.cs.base + svm->vmcb->save.rip;
1221 kvm_run->debug.arch.exception = BP_VECTOR;
1222 return 0;
1223}
1224
7aa81cc0
AL		 1225static int ud_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1226{
1227 int er;
1228
571008da 1229 er = emulate_instruction(&svm->vcpu, kvm_run, 0, 0, EMULTYPE_TRAP_UD);
7aa81cc0 1230 if (er != EMULATE_DONE)
7ee5d940 1231 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
7aa81cc0
AL		 1232 return 1;
1233}
1234
e756fc62 1235static int nm_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
7807fa6c 1236{
a2fa3e9f 1237 svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR);
ad312c7c 1238 if (!(svm->vcpu.arch.cr0 & X86_CR0_TS))
a2fa3e9f 1239 svm->vmcb->save.cr0 &= ~X86_CR0_TS;
e756fc62 1240 svm->vcpu.fpu_active = 1;
a2fa3e9f
GH		 1241
1242 return 1;
7807fa6c
AL		 1243}
1244
53371b50
JR		 1245static int mc_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1246{
1247 /*
1248 * On an #MC intercept the MCE handler is not called automatically in
1249 * the host. So do it by hand here.
1250 */
1251 asm volatile (
1252 "int $0x12\n");
1253 /* not sure if we ever come back to this point */
1254
1255 return 1;
1256}
1257
e756fc62 1258static int shutdown_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
46fe4ddd
JR		 1259{
1260 /*
1261 * VMCB is undefined after a SHUTDOWN intercept
1262 * so reinitialize it.
1263 */
a2fa3e9f 1264 clear_page(svm->vmcb);
e6101a96 1265 init_vmcb(svm);
46fe4ddd
JR		 1266
1267 kvm_run->exit_reason = KVM_EXIT_SHUTDOWN;
1268 return 0;
1269}
1270
e756fc62 1271static int io_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 1272{
d77c26fc 1273 u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */
34c33d16 1274 int size, in, string;
039576c0 1275 unsigned port;
6aa8b732 1276
e756fc62 1277 ++svm->vcpu.stat.io_exits;
6aa8b732 1278
a2fa3e9f 1279 svm->next_rip = svm->vmcb->control.exit_info_2;
6aa8b732 1280
e70669ab
LV		 1281 string = (io_info & SVM_IOIO_STR_MASK) != 0;
1282
1283 if (string) {
3427318f
LV		 1284 if (emulate_instruction(&svm->vcpu,
1285 kvm_run, 0, 0, 0) == EMULATE_DO_MMIO)
e70669ab
LV		 1286 return 0;
1287 return 1;
1288 }
1289
039576c0
AK		 1290 in = (io_info & SVM_IOIO_TYPE_MASK) != 0;
1291 port = io_info >> 16;
1292 size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT;
6aa8b732 1293
e93f36bc 1294 skip_emulated_instruction(&svm->vcpu);
3090dd73 1295 return kvm_emulate_pio(&svm->vcpu, kvm_run, in, size, port);
6aa8b732
AK		 1296}
1297
c47f098d
JR		 1298static int nmi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1299{
1300 return 1;
1301}
1302
a0698055
JR		 1303static int intr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1304{
1305 ++svm->vcpu.stat.irq_exits;
1306 return 1;
1307}
1308
e756fc62 1309static int nop_on_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732
AK		 1310{
1311 return 1;
1312}
1313
e756fc62 1314static int halt_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 1315{
5fdbf976 1316 svm->next_rip = kvm_rip_read(&svm->vcpu) + 1;
e756fc62
RR		 1317 skip_emulated_instruction(&svm->vcpu);
1318 return kvm_emulate_halt(&svm->vcpu);
6aa8b732
AK		 1319}
1320
e756fc62 1321static int vmmcall_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
02e235bc 1322{
5fdbf976 1323 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
e756fc62 1324 skip_emulated_instruction(&svm->vcpu);
7aa81cc0
AL		 1325 kvm_emulate_hypercall(&svm->vcpu);
1326 return 1;
02e235bc
AK		 1327}
1328
c0725420
AG		 1329static int nested_svm_check_permissions(struct vcpu_svm *svm)
1330{
1331 if (!(svm->vcpu.arch.shadow_efer & EFER_SVME)
1332 || !is_paging(&svm->vcpu)) {
1333 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
1334 return 1;
1335 }
1336
1337 if (svm->vmcb->save.cpl) {
1338 kvm_inject_gp(&svm->vcpu, 0);
1339 return 1;
1340 }
1341
1342 return 0;
1343}
1344
cf74a78b
AG		 1345static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr,
1346 bool has_error_code, u32 error_code)
1347{
1348 if (is_nested(svm)) {
1349 svm->vmcb->control.exit_code = SVM_EXIT_EXCP_BASE + nr;
1350 svm->vmcb->control.exit_code_hi = 0;
1351 svm->vmcb->control.exit_info_1 = error_code;
1352 svm->vmcb->control.exit_info_2 = svm->vcpu.arch.cr2;
1353 if (nested_svm_exit_handled(svm, false)) {
1354 nsvm_printk("VMexit -> EXCP 0x%x\n", nr);
1355
1356 nested_svm_vmexit(svm);
1357 return 1;
1358 }
1359 }
1360
1361 return 0;
1362}
1363
1364static inline int nested_svm_intr(struct vcpu_svm *svm)
1365{
1366 if (is_nested(svm)) {
1367 if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK))
1368 return 0;
1369
1370 if (!(svm->vcpu.arch.hflags & HF_HIF_MASK))
1371 return 0;
1372
1373 svm->vmcb->control.exit_code = SVM_EXIT_INTR;
1374
1375 if (nested_svm_exit_handled(svm, false)) {
1376 nsvm_printk("VMexit -> INTR\n");
1377 nested_svm_vmexit(svm);
1378 return 1;
1379 }
1380 }
1381
1382 return 0;
1383}
1384
c0725420
AG		 1385static struct page *nested_svm_get_page(struct vcpu_svm *svm, u64 gpa)
1386{
1387 struct page *page;
1388
1389 down_read(&current->mm->mmap_sem);
1390 page = gfn_to_page(svm->vcpu.kvm, gpa >> PAGE_SHIFT);
1391 up_read(&current->mm->mmap_sem);
1392
1393 if (is_error_page(page)) {
1394 printk(KERN_INFO "%s: could not find page at 0x%llx\n",
1395 __func__, gpa);
1396 kvm_release_page_clean(page);
1397 kvm_inject_gp(&svm->vcpu, 0);
1398 return NULL;
1399 }
1400 return page;
1401}
1402
1403static int nested_svm_do(struct vcpu_svm *svm,
1404 u64 arg1_gpa, u64 arg2_gpa, void *opaque,
1405 int (*handler)(struct vcpu_svm *svm,
1406 void *arg1,
1407 void *arg2,
1408 void *opaque))
1409{
1410 struct page *arg1_page;
1411 struct page *arg2_page = NULL;
1412 void *arg1;
1413 void *arg2 = NULL;
1414 int retval;
1415
1416 arg1_page = nested_svm_get_page(svm, arg1_gpa);
1417 if(arg1_page == NULL)
1418 return 1;
1419
1420 if (arg2_gpa) {
1421 arg2_page = nested_svm_get_page(svm, arg2_gpa);
1422 if(arg2_page == NULL) {
1423 kvm_release_page_clean(arg1_page);
1424 return 1;
1425 }
1426 }
1427
1428 arg1 = kmap_atomic(arg1_page, KM_USER0);
1429 if (arg2_gpa)
1430 arg2 = kmap_atomic(arg2_page, KM_USER1);
1431
1432 retval = handler(svm, arg1, arg2, opaque);
1433
1434 kunmap_atomic(arg1, KM_USER0);
1435 if (arg2_gpa)
1436 kunmap_atomic(arg2, KM_USER1);
1437
1438 kvm_release_page_dirty(arg1_page);
1439 if (arg2_gpa)
1440 kvm_release_page_dirty(arg2_page);
1441
1442 return retval;
1443}
1444
cf74a78b
AG		 1445static int nested_svm_exit_handled_real(struct vcpu_svm *svm,
1446 void *arg1,
1447 void *arg2,
1448 void *opaque)
1449{
1450 struct vmcb *nested_vmcb = (struct vmcb *)arg1;
1451 bool kvm_overrides = *(bool *)opaque;
1452 u32 exit_code = svm->vmcb->control.exit_code;
1453
1454 if (kvm_overrides) {
1455 switch (exit_code) {
1456 case SVM_EXIT_INTR:
1457 case SVM_EXIT_NMI:
1458 return 0;
1459 /* For now we are always handling NPFs when using them */
1460 case SVM_EXIT_NPF:
1461 if (npt_enabled)
1462 return 0;
1463 break;
1464 /* When we're shadowing, trap PFs */
1465 case SVM_EXIT_EXCP_BASE + PF_VECTOR:
1466 if (!npt_enabled)
1467 return 0;
1468 break;
1469 default:
1470 break;
1471 }
1472 }
1473
1474 switch (exit_code) {
1475 case SVM_EXIT_READ_CR0 ... SVM_EXIT_READ_CR8: {
1476 u32 cr_bits = 1 << (exit_code - SVM_EXIT_READ_CR0);
1477 if (nested_vmcb->control.intercept_cr_read & cr_bits)
1478 return 1;
1479 break;
1480 }
1481 case SVM_EXIT_WRITE_CR0 ... SVM_EXIT_WRITE_CR8: {
1482 u32 cr_bits = 1 << (exit_code - SVM_EXIT_WRITE_CR0);
1483 if (nested_vmcb->control.intercept_cr_write & cr_bits)
1484 return 1;
1485 break;
1486 }
1487 case SVM_EXIT_READ_DR0 ... SVM_EXIT_READ_DR7: {
1488 u32 dr_bits = 1 << (exit_code - SVM_EXIT_READ_DR0);
1489 if (nested_vmcb->control.intercept_dr_read & dr_bits)
1490 return 1;
1491 break;
1492 }
1493 case SVM_EXIT_WRITE_DR0 ... SVM_EXIT_WRITE_DR7: {
1494 u32 dr_bits = 1 << (exit_code - SVM_EXIT_WRITE_DR0);
1495 if (nested_vmcb->control.intercept_dr_write & dr_bits)
1496 return 1;
1497 break;
1498 }
1499 case SVM_EXIT_EXCP_BASE ... SVM_EXIT_EXCP_BASE + 0x1f: {
1500 u32 excp_bits = 1 << (exit_code - SVM_EXIT_EXCP_BASE);
1501 if (nested_vmcb->control.intercept_exceptions & excp_bits)
1502 return 1;
1503 break;
1504 }
1505 default: {
1506 u64 exit_bits = 1ULL << (exit_code - SVM_EXIT_INTR);
1507 nsvm_printk("exit code: 0x%x\n", exit_code);
1508 if (nested_vmcb->control.intercept & exit_bits)
1509 return 1;
1510 }
1511 }
1512
1513 return 0;
1514}
1515
1516static int nested_svm_exit_handled_msr(struct vcpu_svm *svm,
1517 void *arg1, void *arg2,
1518 void *opaque)
1519{
1520 struct vmcb *nested_vmcb = (struct vmcb *)arg1;
1521 u8 *msrpm = (u8 *)arg2;
1522 u32 t0, t1;
1523 u32 msr = svm->vcpu.arch.regs[VCPU_REGS_RCX];
1524 u32 param = svm->vmcb->control.exit_info_1 & 1;
1525
1526 if (!(nested_vmcb->control.intercept & (1ULL << INTERCEPT_MSR_PROT)))
1527 return 0;
1528
1529 switch(msr) {
1530 case 0 ... 0x1fff:
1531 t0 = (msr * 2) % 8;
1532 t1 = msr / 8;
1533 break;
1534 case 0xc0000000 ... 0xc0001fff:
1535 t0 = (8192 + msr - 0xc0000000) * 2;
1536 t1 = (t0 / 8);
1537 t0 %= 8;
1538 break;
1539 case 0xc0010000 ... 0xc0011fff:
1540 t0 = (16384 + msr - 0xc0010000) * 2;
1541 t1 = (t0 / 8);
1542 t0 %= 8;
1543 break;
1544 default:
1545 return 1;
1546 break;
1547 }
1548 if (msrpm[t1] & ((1 << param) << t0))
1549 return 1;
1550
1551 return 0;
1552}
1553
1554static int nested_svm_exit_handled(struct vcpu_svm *svm, bool kvm_override)
1555{
1556 bool k = kvm_override;
1557
1558 switch (svm->vmcb->control.exit_code) {
1559 case SVM_EXIT_MSR:
1560 return nested_svm_do(svm, svm->nested_vmcb,
1561 svm->nested_vmcb_msrpm, NULL,
1562 nested_svm_exit_handled_msr);
1563 default: break;
1564 }
1565
1566 return nested_svm_do(svm, svm->nested_vmcb, 0, &k,
1567 nested_svm_exit_handled_real);
1568}
1569
1570static int nested_svm_vmexit_real(struct vcpu_svm *svm, void *arg1,
1571 void *arg2, void *opaque)
1572{
1573 struct vmcb *nested_vmcb = (struct vmcb *)arg1;
1574 struct vmcb *hsave = svm->hsave;
1575 u64 nested_save[] = { nested_vmcb->save.cr0,
1576 nested_vmcb->save.cr3,
1577 nested_vmcb->save.cr4,
1578 nested_vmcb->save.efer,
1579 nested_vmcb->control.intercept_cr_read,
1580 nested_vmcb->control.intercept_cr_write,
1581 nested_vmcb->control.intercept_dr_read,
1582 nested_vmcb->control.intercept_dr_write,
1583 nested_vmcb->control.intercept_exceptions,
1584 nested_vmcb->control.intercept,
1585 nested_vmcb->control.msrpm_base_pa,
1586 nested_vmcb->control.iopm_base_pa,
1587 nested_vmcb->control.tsc_offset };
1588
1589 /* Give the current vmcb to the guest */
1590 memcpy(nested_vmcb, svm->vmcb, sizeof(struct vmcb));
1591 nested_vmcb->save.cr0 = nested_save[0];
1592 if (!npt_enabled)
1593 nested_vmcb->save.cr3 = nested_save[1];
1594 nested_vmcb->save.cr4 = nested_save[2];
1595 nested_vmcb->save.efer = nested_save[3];
1596 nested_vmcb->control.intercept_cr_read = nested_save[4];
1597 nested_vmcb->control.intercept_cr_write = nested_save[5];
1598 nested_vmcb->control.intercept_dr_read = nested_save[6];
1599 nested_vmcb->control.intercept_dr_write = nested_save[7];
1600 nested_vmcb->control.intercept_exceptions = nested_save[8];
1601 nested_vmcb->control.intercept = nested_save[9];
1602 nested_vmcb->control.msrpm_base_pa = nested_save[10];
1603 nested_vmcb->control.iopm_base_pa = nested_save[11];
1604 nested_vmcb->control.tsc_offset = nested_save[12];
1605
1606 /* We always set V_INTR_MASKING and remember the old value in hflags */
1607 if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK))
1608 nested_vmcb->control.int_ctl &= ~V_INTR_MASKING_MASK;
1609
1610 if ((nested_vmcb->control.int_ctl & V_IRQ_MASK) &&
1611 (nested_vmcb->control.int_vector)) {
1612 nsvm_printk("WARNING: IRQ 0x%x still enabled on #VMEXIT\n",
1613 nested_vmcb->control.int_vector);
1614 }
1615
1616 /* Restore the original control entries */
1617 svm->vmcb->control = hsave->control;
1618
1619 /* Kill any pending exceptions */
1620 if (svm->vcpu.arch.exception.pending == true)
1621 nsvm_printk("WARNING: Pending Exception\n");
219b65dc
AG		 1622 kvm_clear_exception_queue(&svm->vcpu);
1623 kvm_clear_interrupt_queue(&svm->vcpu);
cf74a78b
AG		 1624
1625 /* Restore selected save entries */
1626 svm->vmcb->save.es = hsave->save.es;
1627 svm->vmcb->save.cs = hsave->save.cs;
1628 svm->vmcb->save.ss = hsave->save.ss;
1629 svm->vmcb->save.ds = hsave->save.ds;
1630 svm->vmcb->save.gdtr = hsave->save.gdtr;
1631 svm->vmcb->save.idtr = hsave->save.idtr;
1632 svm->vmcb->save.rflags = hsave->save.rflags;
1633 svm_set_efer(&svm->vcpu, hsave->save.efer);
1634 svm_set_cr0(&svm->vcpu, hsave->save.cr0 | X86_CR0_PE);
1635 svm_set_cr4(&svm->vcpu, hsave->save.cr4);
1636 if (npt_enabled) {
1637 svm->vmcb->save.cr3 = hsave->save.cr3;
1638 svm->vcpu.arch.cr3 = hsave->save.cr3;
1639 } else {
1640 kvm_set_cr3(&svm->vcpu, hsave->save.cr3);
1641 }
1642 kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, hsave->save.rax);
1643 kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, hsave->save.rsp);
1644 kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, hsave->save.rip);
1645 svm->vmcb->save.dr7 = 0;
1646 svm->vmcb->save.cpl = 0;
1647 svm->vmcb->control.exit_int_info = 0;
1648
2af9194d 1649 disable_gif(svm);
cf74a78b
AG		 1650 /* Exit nested SVM mode */
1651 svm->nested_vmcb = 0;
1652
1653 return 0;
1654}
1655
1656static int nested_svm_vmexit(struct vcpu_svm *svm)
1657{
1658 nsvm_printk("VMexit\n");
1659 if (nested_svm_do(svm, svm->nested_vmcb, 0,
1660 NULL, nested_svm_vmexit_real))
1661 return 1;
1662
1663 kvm_mmu_reset_context(&svm->vcpu);
1664 kvm_mmu_load(&svm->vcpu);
1665
1666 return 0;
1667}
3d6368ef
AG		 1668
1669static int nested_svm_vmrun_msrpm(struct vcpu_svm *svm, void *arg1,
1670 void *arg2, void *opaque)
1671{
1672 int i;
1673 u32 *nested_msrpm = (u32*)arg1;
1674 for (i=0; i< PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER) / 4; i++)
1675 svm->nested_msrpm[i] = svm->msrpm[i] | nested_msrpm[i];
1676 svm->vmcb->control.msrpm_base_pa = __pa(svm->nested_msrpm);
1677
1678 return 0;
1679}
1680
1681static int nested_svm_vmrun(struct vcpu_svm *svm, void *arg1,
1682 void *arg2, void *opaque)
1683{
1684 struct vmcb *nested_vmcb = (struct vmcb *)arg1;
1685 struct vmcb *hsave = svm->hsave;
1686
1687 /* nested_vmcb is our indicator if nested SVM is activated */
1688 svm->nested_vmcb = svm->vmcb->save.rax;
1689
1690 /* Clear internal status */
219b65dc
AG		 1691 kvm_clear_exception_queue(&svm->vcpu);
1692 kvm_clear_interrupt_queue(&svm->vcpu);
3d6368ef
AG		 1693
1694 /* Save the old vmcb, so we don't need to pick what we save, but
1695 can restore everything when a VMEXIT occurs */
1696 memcpy(hsave, svm->vmcb, sizeof(struct vmcb));
1697 /* We need to remember the original CR3 in the SPT case */
1698 if (!npt_enabled)
1699 hsave->save.cr3 = svm->vcpu.arch.cr3;
1700 hsave->save.cr4 = svm->vcpu.arch.cr4;
1701 hsave->save.rip = svm->next_rip;
1702
1703 if (svm->vmcb->save.rflags & X86_EFLAGS_IF)
1704 svm->vcpu.arch.hflags |= HF_HIF_MASK;
1705 else
1706 svm->vcpu.arch.hflags &= ~HF_HIF_MASK;
1707
1708 /* Load the nested guest state */
1709 svm->vmcb->save.es = nested_vmcb->save.es;
1710 svm->vmcb->save.cs = nested_vmcb->save.cs;
1711 svm->vmcb->save.ss = nested_vmcb->save.ss;
1712 svm->vmcb->save.ds = nested_vmcb->save.ds;
1713 svm->vmcb->save.gdtr = nested_vmcb->save.gdtr;
1714 svm->vmcb->save.idtr = nested_vmcb->save.idtr;
1715 svm->vmcb->save.rflags = nested_vmcb->save.rflags;
1716 svm_set_efer(&svm->vcpu, nested_vmcb->save.efer);
1717 svm_set_cr0(&svm->vcpu, nested_vmcb->save.cr0);
1718 svm_set_cr4(&svm->vcpu, nested_vmcb->save.cr4);
1719 if (npt_enabled) {
1720 svm->vmcb->save.cr3 = nested_vmcb->save.cr3;
1721 svm->vcpu.arch.cr3 = nested_vmcb->save.cr3;
1722 } else {
1723 kvm_set_cr3(&svm->vcpu, nested_vmcb->save.cr3);
1724 kvm_mmu_reset_context(&svm->vcpu);
1725 }
1726 svm->vmcb->save.cr2 = nested_vmcb->save.cr2;
1727 kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, nested_vmcb->save.rax);
1728 kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, nested_vmcb->save.rsp);
1729 kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, nested_vmcb->save.rip);
1730 /* In case we don't even reach vcpu_run, the fields are not updated */
1731 svm->vmcb->save.rax = nested_vmcb->save.rax;
1732 svm->vmcb->save.rsp = nested_vmcb->save.rsp;
1733 svm->vmcb->save.rip = nested_vmcb->save.rip;
1734 svm->vmcb->save.dr7 = nested_vmcb->save.dr7;
1735 svm->vmcb->save.dr6 = nested_vmcb->save.dr6;
1736 svm->vmcb->save.cpl = nested_vmcb->save.cpl;
1737
1738 /* We don't want a nested guest to be more powerful than the guest,
1739 so all intercepts are ORed */
1740 svm->vmcb->control.intercept_cr_read |=
1741 nested_vmcb->control.intercept_cr_read;
1742 svm->vmcb->control.intercept_cr_write |=
1743 nested_vmcb->control.intercept_cr_write;
1744 svm->vmcb->control.intercept_dr_read |=
1745 nested_vmcb->control.intercept_dr_read;
1746 svm->vmcb->control.intercept_dr_write |=
1747 nested_vmcb->control.intercept_dr_write;
1748 svm->vmcb->control.intercept_exceptions |=
1749 nested_vmcb->control.intercept_exceptions;
1750
1751 svm->vmcb->control.intercept |= nested_vmcb->control.intercept;
1752
1753 svm->nested_vmcb_msrpm = nested_vmcb->control.msrpm_base_pa;
1754
1755 force_new_asid(&svm->vcpu);
1756 svm->vmcb->control.exit_int_info = nested_vmcb->control.exit_int_info;
1757 svm->vmcb->control.exit_int_info_err = nested_vmcb->control.exit_int_info_err;
1758 svm->vmcb->control.int_ctl = nested_vmcb->control.int_ctl | V_INTR_MASKING_MASK;
1759 if (nested_vmcb->control.int_ctl & V_IRQ_MASK) {
1760 nsvm_printk("nSVM Injecting Interrupt: 0x%x\n",
1761 nested_vmcb->control.int_ctl);
1762 }
1763 if (nested_vmcb->control.int_ctl & V_INTR_MASKING_MASK)
1764 svm->vcpu.arch.hflags |= HF_VINTR_MASK;
1765 else
1766 svm->vcpu.arch.hflags &= ~HF_VINTR_MASK;
1767
1768 nsvm_printk("nSVM exit_int_info: 0x%x | int_state: 0x%x\n",
1769 nested_vmcb->control.exit_int_info,
1770 nested_vmcb->control.int_state);
1771
1772 svm->vmcb->control.int_vector = nested_vmcb->control.int_vector;
1773 svm->vmcb->control.int_state = nested_vmcb->control.int_state;
1774 svm->vmcb->control.tsc_offset += nested_vmcb->control.tsc_offset;
1775 if (nested_vmcb->control.event_inj & SVM_EVTINJ_VALID)
1776 nsvm_printk("Injecting Event: 0x%x\n",
1777 nested_vmcb->control.event_inj);
1778 svm->vmcb->control.event_inj = nested_vmcb->control.event_inj;
1779 svm->vmcb->control.event_inj_err = nested_vmcb->control.event_inj_err;
1780
2af9194d 1781 enable_gif(svm);
3d6368ef
AG		 1782
1783 return 0;
1784}
1785
5542675b
AG		 1786static int nested_svm_vmloadsave(struct vmcb *from_vmcb, struct vmcb *to_vmcb)
1787{
1788 to_vmcb->save.fs = from_vmcb->save.fs;
1789 to_vmcb->save.gs = from_vmcb->save.gs;
1790 to_vmcb->save.tr = from_vmcb->save.tr;
1791 to_vmcb->save.ldtr = from_vmcb->save.ldtr;
1792 to_vmcb->save.kernel_gs_base = from_vmcb->save.kernel_gs_base;
1793 to_vmcb->save.star = from_vmcb->save.star;
1794 to_vmcb->save.lstar = from_vmcb->save.lstar;
1795 to_vmcb->save.cstar = from_vmcb->save.cstar;
1796 to_vmcb->save.sfmask = from_vmcb->save.sfmask;
1797 to_vmcb->save.sysenter_cs = from_vmcb->save.sysenter_cs;
1798 to_vmcb->save.sysenter_esp = from_vmcb->save.sysenter_esp;
1799 to_vmcb->save.sysenter_eip = from_vmcb->save.sysenter_eip;
1800
1801 return 1;
1802}
1803
1804static int nested_svm_vmload(struct vcpu_svm *svm, void *nested_vmcb,
1805 void *arg2, void *opaque)
1806{
1807 return nested_svm_vmloadsave((struct vmcb *)nested_vmcb, svm->vmcb);
1808}
1809
1810static int nested_svm_vmsave(struct vcpu_svm *svm, void *nested_vmcb,
1811 void *arg2, void *opaque)
1812{
1813 return nested_svm_vmloadsave(svm->vmcb, (struct vmcb *)nested_vmcb);
1814}
1815
1816static int vmload_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1817{
1818 if (nested_svm_check_permissions(svm))
1819 return 1;
1820
1821 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1822 skip_emulated_instruction(&svm->vcpu);
1823
1824 nested_svm_do(svm, svm->vmcb->save.rax, 0, NULL, nested_svm_vmload);
1825
1826 return 1;
1827}
1828
1829static int vmsave_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1830{
1831 if (nested_svm_check_permissions(svm))
1832 return 1;
1833
1834 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1835 skip_emulated_instruction(&svm->vcpu);
1836
1837 nested_svm_do(svm, svm->vmcb->save.rax, 0, NULL, nested_svm_vmsave);
1838
1839 return 1;
1840}
1841
3d6368ef
AG		 1842static int vmrun_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1843{
1844 nsvm_printk("VMrun\n");
1845 if (nested_svm_check_permissions(svm))
1846 return 1;
1847
1848 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1849 skip_emulated_instruction(&svm->vcpu);
1850
1851 if (nested_svm_do(svm, svm->vmcb->save.rax, 0,
1852 NULL, nested_svm_vmrun))
1853 return 1;
1854
1855 if (nested_svm_do(svm, svm->nested_vmcb_msrpm, 0,
1856 NULL, nested_svm_vmrun_msrpm))
1857 return 1;
1858
1859 return 1;
1860}
1861
1371d904
AG		 1862static int stgi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1863{
1864 if (nested_svm_check_permissions(svm))
1865 return 1;
1866
1867 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1868 skip_emulated_instruction(&svm->vcpu);
1869
2af9194d 1870 enable_gif(svm);
1371d904
AG		 1871
1872 return 1;
1873}
1874
1875static int clgi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1876{
1877 if (nested_svm_check_permissions(svm))
1878 return 1;
1879
1880 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1881 skip_emulated_instruction(&svm->vcpu);
1882
2af9194d 1883 disable_gif(svm);
1371d904
AG		 1884
1885 /* After a CLGI no interrupts should come */
1886 svm_clear_vintr(svm);
1887 svm->vmcb->control.int_ctl &= ~V_IRQ_MASK;
1888
1889 return 1;
1890}
1891
ff092385
AG		 1892static int invlpga_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1893{
1894 struct kvm_vcpu *vcpu = &svm->vcpu;
1895 nsvm_printk("INVLPGA\n");
1896
1897 /* Let's treat INVLPGA the same as INVLPG (can be optimized!) */
1898 kvm_mmu_invlpg(vcpu, vcpu->arch.regs[VCPU_REGS_RAX]);
1899
1900 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1901 skip_emulated_instruction(&svm->vcpu);
1902 return 1;
1903}
1904
e756fc62
RR		 1905static int invalid_op_interception(struct vcpu_svm *svm,
1906 struct kvm_run *kvm_run)
6aa8b732 1907{
7ee5d940 1908 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
6aa8b732
AK		 1909 return 1;
1910}
1911
e756fc62
RR		 1912static int task_switch_interception(struct vcpu_svm *svm,
1913 struct kvm_run *kvm_run)
6aa8b732 1914{
37817f29 1915 u16 tss_selector;
64a7ec06
GN		 1916 int reason;
1917 int int_type = svm->vmcb->control.exit_int_info &
1918 SVM_EXITINTINFO_TYPE_MASK;
8317c298 1919 int int_vec = svm->vmcb->control.exit_int_info & SVM_EVTINJ_VEC_MASK;
fe8e7f83
GN		 1920 uint32_t type =
1921 svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_TYPE_MASK;
1922 uint32_t idt_v =
1923 svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID;
37817f29
IE		 1924
1925 tss_selector = (u16)svm->vmcb->control.exit_info_1;
64a7ec06 1926
37817f29
IE		 1927 if (svm->vmcb->control.exit_info_2 &
1928 (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET))
64a7ec06
GN		 1929 reason = TASK_SWITCH_IRET;
1930 else if (svm->vmcb->control.exit_info_2 &
1931 (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP))
1932 reason = TASK_SWITCH_JMP;
fe8e7f83 1933 else if (idt_v)
64a7ec06
GN		 1934 reason = TASK_SWITCH_GATE;
1935 else
1936 reason = TASK_SWITCH_CALL;
1937
fe8e7f83
GN		 1938 if (reason == TASK_SWITCH_GATE) {
1939 switch (type) {
1940 case SVM_EXITINTINFO_TYPE_NMI:
1941 svm->vcpu.arch.nmi_injected = false;
1942 break;
1943 case SVM_EXITINTINFO_TYPE_EXEPT:
1944 kvm_clear_exception_queue(&svm->vcpu);
1945 break;
1946 case SVM_EXITINTINFO_TYPE_INTR:
1947 kvm_clear_interrupt_queue(&svm->vcpu);
1948 break;
1949 default:
1950 break;
1951 }
1952 }
64a7ec06 1953
8317c298
GN		 1954 if (reason != TASK_SWITCH_GATE ||
1955 int_type == SVM_EXITINTINFO_TYPE_SOFT ||
1956 (int_type == SVM_EXITINTINFO_TYPE_EXEPT &&
f629cf84
GN		 1957 (int_vec == OF_VECTOR || int_vec == BP_VECTOR)))
1958 skip_emulated_instruction(&svm->vcpu);
64a7ec06
GN		 1959
1960 return kvm_task_switch(&svm->vcpu, tss_selector, reason);
6aa8b732
AK		 1961}
1962
e756fc62 1963static int cpuid_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 1964{
5fdbf976 1965 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
e756fc62 1966 kvm_emulate_cpuid(&svm->vcpu);
06465c5a 1967 return 1;
6aa8b732
AK		 1968}
1969
95ba8273
GN		 1970static int iret_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1971{
1972 ++svm->vcpu.stat.nmi_window_exits;
1973 svm->vmcb->control.intercept &= ~(1UL << INTERCEPT_IRET);
44c11430 1974 svm->vcpu.arch.hflags |= HF_IRET_MASK;
95ba8273
GN		 1975 return 1;
1976}
1977
a7052897
MT		 1978static int invlpg_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1979{
1980 if (emulate_instruction(&svm->vcpu, kvm_run, 0, 0, 0) != EMULATE_DONE)
1981 pr_unimpl(&svm->vcpu, "%s: failed\n", __func__);
1982 return 1;
1983}
1984
e756fc62
RR		 1985static int emulate_on_interception(struct vcpu_svm *svm,
1986 struct kvm_run *kvm_run)
6aa8b732 1987{
3427318f 1988 if (emulate_instruction(&svm->vcpu, NULL, 0, 0, 0) != EMULATE_DONE)
b8688d51 1989 pr_unimpl(&svm->vcpu, "%s: failed\n", __func__);
6aa8b732
AK		 1990 return 1;
1991}
1992
1d075434
JR		 1993static int cr8_write_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1994{
0a5fff19
GN		 1995 u8 cr8_prev = kvm_get_cr8(&svm->vcpu);
1996 /* instruction emulation calls kvm_set_cr8() */
1d075434 1997 emulate_instruction(&svm->vcpu, NULL, 0, 0, 0);
95ba8273
GN		 1998 if (irqchip_in_kernel(svm->vcpu.kvm)) {
1999 svm->vmcb->control.intercept_cr_write &= ~INTERCEPT_CR8_MASK;
1d075434 2000 return 1;
95ba8273 2001 }
0a5fff19
GN		 2002 if (cr8_prev <= kvm_get_cr8(&svm->vcpu))
2003 return 1;
1d075434
JR		 2004 kvm_run->exit_reason = KVM_EXIT_SET_TPR;
2005 return 0;
2006}
2007
6aa8b732
AK		 2008static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data)
2009{
a2fa3e9f
GH		 2010 struct vcpu_svm *svm = to_svm(vcpu);
2011
6aa8b732 2012 switch (ecx) {
af24a4e4 2013 case MSR_IA32_TSC: {
6aa8b732
AK		 2014 u64 tsc;
2015
2016 rdtscll(tsc);
a2fa3e9f 2017 *data = svm->vmcb->control.tsc_offset + tsc;
6aa8b732
AK		 2018 break;
2019 }
0e859cac 2020 case MSR_K6_STAR:
a2fa3e9f 2021 *data = svm->vmcb->save.star;
6aa8b732 2022 break;
0e859cac 2023#ifdef CONFIG_X86_64
6aa8b732 2024 case MSR_LSTAR:
a2fa3e9f 2025 *data = svm->vmcb->save.lstar;
6aa8b732
AK		 2026 break;
2027 case MSR_CSTAR:
a2fa3e9f 2028 *data = svm->vmcb->save.cstar;
6aa8b732
AK		 2029 break;
2030 case MSR_KERNEL_GS_BASE:
a2fa3e9f 2031 *data = svm->vmcb->save.kernel_gs_base;
6aa8b732
AK		 2032 break;
2033 case MSR_SYSCALL_MASK:
a2fa3e9f 2034 *data = svm->vmcb->save.sfmask;
6aa8b732
AK		 2035 break;
2036#endif
2037 case MSR_IA32_SYSENTER_CS:
a2fa3e9f 2038 *data = svm->vmcb->save.sysenter_cs;
6aa8b732
AK		 2039 break;
2040 case MSR_IA32_SYSENTER_EIP:
017cb99e 2041 *data = svm->sysenter_eip;
6aa8b732
AK		 2042 break;
2043 case MSR_IA32_SYSENTER_ESP:
017cb99e 2044 *data = svm->sysenter_esp;
6aa8b732 2045 break;
a2938c80
JR		 2046 /* Nobody will change the following 5 values in the VMCB so
2047 we can safely return them on rdmsr. They will always be 0
2048 until LBRV is implemented. */
2049 case MSR_IA32_DEBUGCTLMSR:
2050 *data = svm->vmcb->save.dbgctl;
2051 break;
2052 case MSR_IA32_LASTBRANCHFROMIP:
2053 *data = svm->vmcb->save.br_from;
2054 break;
2055 case MSR_IA32_LASTBRANCHTOIP:
2056 *data = svm->vmcb->save.br_to;
2057 break;
2058 case MSR_IA32_LASTINTFROMIP:
2059 *data = svm->vmcb->save.last_excp_from;
2060 break;
2061 case MSR_IA32_LASTINTTOIP:
2062 *data = svm->vmcb->save.last_excp_to;
2063 break;
b286d5d8
AG		 2064 case MSR_VM_HSAVE_PA:
2065 *data = svm->hsave_msr;
2066 break;
eb6f302e
JR		 2067 case MSR_VM_CR:
2068 *data = 0;
2069 break;
c8a73f18
AG		 2070 case MSR_IA32_UCODE_REV:
2071 *data = 0x01000065;
2072 break;
6aa8b732 2073 default:
3bab1f5d 2074 return kvm_get_msr_common(vcpu, ecx, data);
6aa8b732
AK		 2075 }
2076 return 0;
2077}
2078
e756fc62 2079static int rdmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 2080{
ad312c7c 2081 u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];
6aa8b732
AK		 2082 u64 data;
2083
e756fc62 2084 if (svm_get_msr(&svm->vcpu, ecx, &data))
c1a5d4f9 2085 kvm_inject_gp(&svm->vcpu, 0);
6aa8b732 2086 else {
229456fc 2087 trace_kvm_msr_read(ecx, data);
af9ca2d7 2088
5fdbf976 2089 svm->vcpu.arch.regs[VCPU_REGS_RAX] = data & 0xffffffff;
ad312c7c 2090 svm->vcpu.arch.regs[VCPU_REGS_RDX] = data >> 32;
5fdbf976 2091 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
e756fc62 2092 skip_emulated_instruction(&svm->vcpu);
6aa8b732
AK		 2093 }
2094 return 1;
2095}
2096
2097static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data)
2098{
a2fa3e9f
GH		 2099 struct vcpu_svm *svm = to_svm(vcpu);
2100
6aa8b732 2101 switch (ecx) {
af24a4e4 2102 case MSR_IA32_TSC: {
6aa8b732
AK		 2103 u64 tsc;
2104
2105 rdtscll(tsc);
a2fa3e9f 2106 svm->vmcb->control.tsc_offset = data - tsc;
6aa8b732
AK		 2107 break;
2108 }
0e859cac 2109 case MSR_K6_STAR:
a2fa3e9f 2110 svm->vmcb->save.star = data;
6aa8b732 2111 break;
49b14f24 2112#ifdef CONFIG_X86_64
6aa8b732 2113 case MSR_LSTAR:
a2fa3e9f 2114 svm->vmcb->save.lstar = data;
6aa8b732
AK		 2115 break;
2116 case MSR_CSTAR:
a2fa3e9f 2117 svm->vmcb->save.cstar = data;
6aa8b732
AK		 2118 break;
2119 case MSR_KERNEL_GS_BASE:
a2fa3e9f 2120 svm->vmcb->save.kernel_gs_base = data;
6aa8b732
AK		 2121 break;
2122 case MSR_SYSCALL_MASK:
a2fa3e9f 2123 svm->vmcb->save.sfmask = data;
6aa8b732
AK		 2124 break;
2125#endif
2126 case MSR_IA32_SYSENTER_CS:
a2fa3e9f 2127 svm->vmcb->save.sysenter_cs = data;
6aa8b732
AK		 2128 break;
2129 case MSR_IA32_SYSENTER_EIP:
017cb99e 2130 svm->sysenter_eip = data;
a2fa3e9f 2131 svm->vmcb->save.sysenter_eip = data;
6aa8b732
AK		 2132 break;
2133 case MSR_IA32_SYSENTER_ESP:
017cb99e 2134 svm->sysenter_esp = data;
a2fa3e9f 2135 svm->vmcb->save.sysenter_esp = data;
6aa8b732 2136 break;
a2938c80 2137 case MSR_IA32_DEBUGCTLMSR:
24e09cbf
JR		 2138 if (!svm_has(SVM_FEATURE_LBRV)) {
2139 pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n",
b8688d51 2140 __func__, data);
24e09cbf
JR		 2141 break;
2142 }
2143 if (data & DEBUGCTL_RESERVED_BITS)
2144 return 1;
2145
2146 svm->vmcb->save.dbgctl = data;
2147 if (data & (1ULL<<0))
2148 svm_enable_lbrv(svm);
2149 else
2150 svm_disable_lbrv(svm);
a2938c80 2151 break;
b286d5d8
AG		 2152 case MSR_VM_HSAVE_PA:
2153 svm->hsave_msr = data;
62b9abaa 2154 break;
3c5d0a44
AG		 2155 case MSR_VM_CR:
2156 case MSR_VM_IGNNE:
3c5d0a44
AG		 2157 pr_unimpl(vcpu, "unimplemented wrmsr: 0x%x data 0x%llx\n", ecx, data);
2158 break;
6aa8b732 2159 default:
3bab1f5d 2160 return kvm_set_msr_common(vcpu, ecx, data);
6aa8b732
AK		 2161 }
2162 return 0;
2163}
2164
e756fc62 2165static int wrmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 2166{
ad312c7c 2167 u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];
5fdbf976 2168 u64 data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)
ad312c7c 2169 | ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32);
af9ca2d7 2170
229456fc 2171 trace_kvm_msr_write(ecx, data);
af9ca2d7 2172
5fdbf976 2173 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
e756fc62 2174 if (svm_set_msr(&svm->vcpu, ecx, data))
c1a5d4f9 2175 kvm_inject_gp(&svm->vcpu, 0);
6aa8b732 2176 else
e756fc62 2177 skip_emulated_instruction(&svm->vcpu);
6aa8b732
AK		 2178 return 1;
2179}
2180
e756fc62 2181static int msr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 2182{
e756fc62
RR		 2183 if (svm->vmcb->control.exit_info_1)
2184 return wrmsr_interception(svm, kvm_run);
6aa8b732 2185 else
e756fc62 2186 return rdmsr_interception(svm, kvm_run);
6aa8b732
AK		 2187}
2188
e756fc62 2189static int interrupt_window_interception(struct vcpu_svm *svm,
c1150d8c
DL		 2190 struct kvm_run *kvm_run)
2191{
f0b85051 2192 svm_clear_vintr(svm);
85f455f7 2193 svm->vmcb->control.int_ctl &= ~V_IRQ_MASK;
c1150d8c
DL		 2194 /*
2195 * If the user space waits to inject interrupts, exit as soon as
2196 * possible
2197 */
8061823a
GN		 2198 if (!irqchip_in_kernel(svm->vcpu.kvm) &&
2199 kvm_run->request_interrupt_window &&
2200 !kvm_cpu_has_interrupt(&svm->vcpu)) {
e756fc62 2201 ++svm->vcpu.stat.irq_window_exits;
c1150d8c
DL		 2202 kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
2203 return 0;
2204 }
2205
2206 return 1;
2207}
2208
e756fc62 2209static int (*svm_exit_handlers[])(struct vcpu_svm *svm,
6aa8b732
AK		 2210 struct kvm_run *kvm_run) = {
2211 [SVM_EXIT_READ_CR0] = emulate_on_interception,
2212 [SVM_EXIT_READ_CR3] = emulate_on_interception,
2213 [SVM_EXIT_READ_CR4] = emulate_on_interception,
80a8119c 2214 [SVM_EXIT_READ_CR8] = emulate_on_interception,
6aa8b732
AK		 2215 /* for now: */
2216 [SVM_EXIT_WRITE_CR0] = emulate_on_interception,
2217 [SVM_EXIT_WRITE_CR3] = emulate_on_interception,
2218 [SVM_EXIT_WRITE_CR4] = emulate_on_interception,
1d075434 2219 [SVM_EXIT_WRITE_CR8] = cr8_write_interception,
6aa8b732
AK		 2220 [SVM_EXIT_READ_DR0] = emulate_on_interception,
2221 [SVM_EXIT_READ_DR1] = emulate_on_interception,
2222 [SVM_EXIT_READ_DR2] = emulate_on_interception,
2223 [SVM_EXIT_READ_DR3] = emulate_on_interception,
2224 [SVM_EXIT_WRITE_DR0] = emulate_on_interception,
2225 [SVM_EXIT_WRITE_DR1] = emulate_on_interception,
2226 [SVM_EXIT_WRITE_DR2] = emulate_on_interception,
2227 [SVM_EXIT_WRITE_DR3] = emulate_on_interception,
2228 [SVM_EXIT_WRITE_DR5] = emulate_on_interception,
2229 [SVM_EXIT_WRITE_DR7] = emulate_on_interception,
d0bfb940
JK		 2230 [SVM_EXIT_EXCP_BASE + DB_VECTOR] = db_interception,
2231 [SVM_EXIT_EXCP_BASE + BP_VECTOR] = bp_interception,
7aa81cc0 2232 [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception,
6aa8b732 2233 [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception,
7807fa6c 2234 [SVM_EXIT_EXCP_BASE + NM_VECTOR] = nm_interception,
53371b50 2235 [SVM_EXIT_EXCP_BASE + MC_VECTOR] = mc_interception,
a0698055 2236 [SVM_EXIT_INTR] = intr_interception,
c47f098d 2237 [SVM_EXIT_NMI] = nmi_interception,
6aa8b732
AK		 2238 [SVM_EXIT_SMI] = nop_on_interception,
2239 [SVM_EXIT_INIT] = nop_on_interception,
c1150d8c 2240 [SVM_EXIT_VINTR] = interrupt_window_interception,
6aa8b732
AK		 2241 /* [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception, */
2242 [SVM_EXIT_CPUID] = cpuid_interception,
95ba8273 2243 [SVM_EXIT_IRET] = iret_interception,
cf5a94d1 2244 [SVM_EXIT_INVD] = emulate_on_interception,
6aa8b732 2245 [SVM_EXIT_HLT] = halt_interception,
a7052897 2246 [SVM_EXIT_INVLPG] = invlpg_interception,
ff092385 2247 [SVM_EXIT_INVLPGA] = invlpga_interception,
6aa8b732
AK		 2248 [SVM_EXIT_IOIO] = io_interception,
2249 [SVM_EXIT_MSR] = msr_interception,
2250 [SVM_EXIT_TASK_SWITCH] = task_switch_interception,
46fe4ddd 2251 [SVM_EXIT_SHUTDOWN] = shutdown_interception,
3d6368ef 2252 [SVM_EXIT_VMRUN] = vmrun_interception,
02e235bc 2253 [SVM_EXIT_VMMCALL] = vmmcall_interception,
5542675b
AG		 2254 [SVM_EXIT_VMLOAD] = vmload_interception,
2255 [SVM_EXIT_VMSAVE] = vmsave_interception,
1371d904
AG		 2256 [SVM_EXIT_STGI] = stgi_interception,
2257 [SVM_EXIT_CLGI] = clgi_interception,
6aa8b732 2258 [SVM_EXIT_SKINIT] = invalid_op_interception,
cf5a94d1 2259 [SVM_EXIT_WBINVD] = emulate_on_interception,
916ce236
JR		 2260 [SVM_EXIT_MONITOR] = invalid_op_interception,
2261 [SVM_EXIT_MWAIT] = invalid_op_interception,
709ddebf 2262 [SVM_EXIT_NPF] = pf_interception,
6aa8b732
AK		 2263};
2264
04d2cc77 2265static int handle_exit(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu)
6aa8b732 2266{
04d2cc77 2267 struct vcpu_svm *svm = to_svm(vcpu);
a2fa3e9f 2268 u32 exit_code = svm->vmcb->control.exit_code;
6aa8b732 2269
229456fc 2270 trace_kvm_exit(exit_code, svm->vmcb->save.rip);
af9ca2d7 2271
cf74a78b
AG		 2272 if (is_nested(svm)) {
2273 nsvm_printk("nested handle_exit: 0x%x | 0x%lx | 0x%lx | 0x%lx\n",
2274 exit_code, svm->vmcb->control.exit_info_1,
2275 svm->vmcb->control.exit_info_2, svm->vmcb->save.rip);
2276 if (nested_svm_exit_handled(svm, true)) {
2277 nested_svm_vmexit(svm);
2278 nsvm_printk("-> #VMEXIT\n");
2279 return 1;
2280 }
2281 }
2282
709ddebf
JR		 2283 if (npt_enabled) {
2284 int mmu_reload = 0;
2285 if ((vcpu->arch.cr0 ^ svm->vmcb->save.cr0) & X86_CR0_PG) {
2286 svm_set_cr0(vcpu, svm->vmcb->save.cr0);
2287 mmu_reload = 1;
2288 }
2289 vcpu->arch.cr0 = svm->vmcb->save.cr0;
2290 vcpu->arch.cr3 = svm->vmcb->save.cr3;
709ddebf
JR		 2291 if (mmu_reload) {
2292 kvm_mmu_reset_context(vcpu);
2293 kvm_mmu_load(vcpu);
2294 }
2295 }
2296
04d2cc77
AK		 2297
2298 if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) {
2299 kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY;
2300 kvm_run->fail_entry.hardware_entry_failure_reason
2301 = svm->vmcb->control.exit_code;
2302 return 0;
2303 }
2304
a2fa3e9f 2305 if (is_external_interrupt(svm->vmcb->control.exit_int_info) &&
709ddebf 2306 exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR &&
fe8e7f83 2307 exit_code != SVM_EXIT_NPF && exit_code != SVM_EXIT_TASK_SWITCH)
6aa8b732
AK		 2308 printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x "
2309 "exit_code 0x%x\n",
b8688d51 2310 __func__, svm->vmcb->control.exit_int_info,
6aa8b732
AK		 2311 exit_code);
2312
9d8f549d 2313 if (exit_code >= ARRAY_SIZE(svm_exit_handlers)
56919c5c 2314 || !svm_exit_handlers[exit_code]) {
6aa8b732 2315 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
364b625b 2316 kvm_run->hw.hardware_exit_reason = exit_code;
6aa8b732
AK		 2317 return 0;
2318 }
2319
e756fc62 2320 return svm_exit_handlers[exit_code](svm, kvm_run);
6aa8b732
AK		 2321}
2322
2323static void reload_tss(struct kvm_vcpu *vcpu)
2324{
2325 int cpu = raw_smp_processor_id();
2326
2327 struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu);
d77c26fc 2328 svm_data->tss_desc->type = 9; /* available 32/64-bit TSS */
6aa8b732
AK		 2329 load_TR_desc();
2330}
2331
e756fc62 2332static void pre_svm_run(struct vcpu_svm *svm)
6aa8b732
AK		 2333{
2334 int cpu = raw_smp_processor_id();
2335
2336 struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu);
2337
a2fa3e9f 2338 svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING;
4b656b12
MT		 2339 /* FIXME: handle wraparound of asid_generation */
2340 if (svm->asid_generation != svm_data->asid_generation)
e756fc62 2341 new_asid(svm, svm_data);
6aa8b732
AK		 2342}
2343
95ba8273
GN		 2344static void svm_inject_nmi(struct kvm_vcpu *vcpu)
2345{
2346 struct vcpu_svm *svm = to_svm(vcpu);
2347
2348 svm->vmcb->control.event_inj = SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_NMI;
2349 vcpu->arch.hflags |= HF_NMI_MASK;
2350 svm->vmcb->control.intercept |= (1UL << INTERCEPT_IRET);
2351 ++vcpu->stat.nmi_injections;
2352}
6aa8b732 2353
85f455f7 2354static inline void svm_inject_irq(struct vcpu_svm *svm, int irq)
6aa8b732
AK		 2355{
2356 struct vmcb_control_area *control;
2357
229456fc 2358 trace_kvm_inj_virq(irq);
af9ca2d7 2359
fa89a817 2360 ++svm->vcpu.stat.irq_injections;
e756fc62 2361 control = &svm->vmcb->control;
85f455f7 2362 control->int_vector = irq;
6aa8b732
AK		 2363 control->int_ctl &= ~V_INTR_PRIO_MASK;
2364 control->int_ctl |= V_IRQ_MASK |
2365 ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT);
2366}
2367
66fd3f7f 2368static void svm_set_irq(struct kvm_vcpu *vcpu)
2a8067f1
ED		 2369{
2370 struct vcpu_svm *svm = to_svm(vcpu);
2371
2af9194d 2372 BUG_ON(!(gif_set(svm)));
cf74a78b 2373
219b65dc
AG		 2374 svm->vmcb->control.event_inj = vcpu->arch.interrupt.nr |
2375 SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR;
2a8067f1
ED		 2376}
2377
95ba8273 2378static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr)
aaacfc9a
JR		 2379{
2380 struct vcpu_svm *svm = to_svm(vcpu);
aaacfc9a 2381
95ba8273 2382 if (irr == -1)
aaacfc9a
JR		 2383 return;
2384
95ba8273
GN		 2385 if (tpr >= irr)
2386 svm->vmcb->control.intercept_cr_write |= INTERCEPT_CR8_MASK;
2387}
aaacfc9a 2388
95ba8273
GN		 2389static int svm_nmi_allowed(struct kvm_vcpu *vcpu)
2390{
2391 struct vcpu_svm *svm = to_svm(vcpu);
2392 struct vmcb *vmcb = svm->vmcb;
2393 return !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) &&
2394 !(svm->vcpu.arch.hflags & HF_NMI_MASK);
aaacfc9a
JR		 2395}
2396
78646121
GN		 2397static int svm_interrupt_allowed(struct kvm_vcpu *vcpu)
2398{
2399 struct vcpu_svm *svm = to_svm(vcpu);
2400 struct vmcb *vmcb = svm->vmcb;
2401 return (vmcb->save.rflags & X86_EFLAGS_IF) &&
2402 !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) &&
2af9194d 2403 gif_set(svm) &&
219b65dc 2404 !is_nested(svm);
78646121
GN		 2405}
2406
9222be18 2407static void enable_irq_window(struct kvm_vcpu *vcpu)
6aa8b732 2408{
219b65dc
AG		 2409 struct vcpu_svm *svm = to_svm(vcpu);
2410 nsvm_printk("Trying to open IRQ window\n");
2411
2412 nested_svm_intr(svm);
2413
2414 /* In case GIF=0 we can't rely on the CPU to tell us when
2415 * GIF becomes 1, because that's a separate STGI/VMRUN intercept.
2416 * The next time we get that intercept, this function will be
2417 * called again though and we'll get the vintr intercept. */
2af9194d 2418 if (gif_set(svm)) {
219b65dc
AG		 2419 svm_set_vintr(svm);
2420 svm_inject_irq(svm, 0x0);
2421 }
85f455f7
ED		 2422}
2423
95ba8273 2424static void enable_nmi_window(struct kvm_vcpu *vcpu)
c1150d8c 2425{
04d2cc77 2426 struct vcpu_svm *svm = to_svm(vcpu);
c1150d8c 2427
44c11430
GN		 2428 if ((svm->vcpu.arch.hflags & (HF_NMI_MASK | HF_IRET_MASK))
2429 == HF_NMI_MASK)
2430 return; /* IRET will cause a vm exit */
2431
2432 /* Something prevents NMI from been injected. Single step over
2433 possible problem (IRET or exception injection or interrupt
2434 shadow) */
2435 vcpu->arch.singlestep = true;
2436 svm->vmcb->save.rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF);
2437 update_db_intercept(vcpu);
c1150d8c
DL		 2438}
2439
cbc94022
IE		 2440static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr)
2441{
2442 return 0;
2443}
2444
d9e368d6
AK		 2445static void svm_flush_tlb(struct kvm_vcpu *vcpu)
2446{
2447 force_new_asid(vcpu);
2448}
2449
04d2cc77
AK		 2450static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu)
2451{
2452}
2453
d7bf8221
JR		 2454static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu)
2455{
2456 struct vcpu_svm *svm = to_svm(vcpu);
2457
2458 if (!(svm->vmcb->control.intercept_cr_write & INTERCEPT_CR8_MASK)) {
2459 int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK;
615d5193 2460 kvm_set_cr8(vcpu, cr8);
d7bf8221
JR		 2461 }
2462}
2463
649d6864
JR		 2464static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu)
2465{
2466 struct vcpu_svm *svm = to_svm(vcpu);
2467 u64 cr8;
2468
649d6864
JR		 2469 cr8 = kvm_get_cr8(vcpu);
2470 svm->vmcb->control.int_ctl &= ~V_TPR_MASK;
2471 svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK;
2472}
2473
9222be18
GN		 2474static void svm_complete_interrupts(struct vcpu_svm *svm)
2475{
2476 u8 vector;
2477 int type;
2478 u32 exitintinfo = svm->vmcb->control.exit_int_info;
2479
44c11430
GN		 2480 if (svm->vcpu.arch.hflags & HF_IRET_MASK)
2481 svm->vcpu.arch.hflags &= ~(HF_NMI_MASK | HF_IRET_MASK);
2482
9222be18
GN		 2483 svm->vcpu.arch.nmi_injected = false;
2484 kvm_clear_exception_queue(&svm->vcpu);
2485 kvm_clear_interrupt_queue(&svm->vcpu);
2486
2487 if (!(exitintinfo & SVM_EXITINTINFO_VALID))
2488 return;
2489
2490 vector = exitintinfo & SVM_EXITINTINFO_VEC_MASK;
2491 type = exitintinfo & SVM_EXITINTINFO_TYPE_MASK;
2492
2493 switch (type) {
2494 case SVM_EXITINTINFO_TYPE_NMI:
2495 svm->vcpu.arch.nmi_injected = true;
2496 break;
2497 case SVM_EXITINTINFO_TYPE_EXEPT:
2498 /* In case of software exception do not reinject an exception
2499 vector, but re-execute and instruction instead */
219b65dc
AG		 2500 if (is_nested(svm))
2501 break;
66fd3f7f 2502 if (kvm_exception_is_soft(vector))
9222be18
GN		 2503 break;
2504 if (exitintinfo & SVM_EXITINTINFO_VALID_ERR) {
2505 u32 err = svm->vmcb->control.exit_int_info_err;
2506 kvm_queue_exception_e(&svm->vcpu, vector, err);
2507
2508 } else
2509 kvm_queue_exception(&svm->vcpu, vector);
2510 break;
2511 case SVM_EXITINTINFO_TYPE_INTR:
66fd3f7f 2512 kvm_queue_interrupt(&svm->vcpu, vector, false);
9222be18
GN		 2513 break;
2514 default:
2515 break;
2516 }
2517}
2518
80e31d4f
AK		 2519#ifdef CONFIG_X86_64
2520#define R "r"
2521#else
2522#define R "e"
2523#endif
2524
04d2cc77 2525static void svm_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
6aa8b732 2526{
a2fa3e9f 2527 struct vcpu_svm *svm = to_svm(vcpu);
6aa8b732
AK		 2528 u16 fs_selector;
2529 u16 gs_selector;
2530 u16 ldt_selector;
d9e368d6 2531
5fdbf976
MT		 2532 svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX];
2533 svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP];
2534 svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP];
2535
e756fc62 2536 pre_svm_run(svm);
6aa8b732 2537
649d6864
JR		 2538 sync_lapic_to_cr8(vcpu);
2539
6aa8b732 2540 save_host_msrs(vcpu);
d6e88aec
AK		 2541 fs_selector = kvm_read_fs();
2542 gs_selector = kvm_read_gs();
2543 ldt_selector = kvm_read_ldt();
3d6368ef
AG		 2544 if (!is_nested(svm))
2545 svm->vmcb->save.cr2 = vcpu->arch.cr2;
709ddebf
JR		 2546 /* required for live migration with NPT */
2547 if (npt_enabled)
2548 svm->vmcb->save.cr3 = vcpu->arch.cr3;
6aa8b732 2549
04d2cc77
AK		 2550 clgi();
2551
2552 local_irq_enable();
36241b8c 2553
6aa8b732 2554 asm volatile (
80e31d4f
AK		 2555 "push %%"R"bp; \n\t"
2556 "mov %c[rbx](%[svm]), %%"R"bx \n\t"
2557 "mov %c[rcx](%[svm]), %%"R"cx \n\t"
2558 "mov %c[rdx](%[svm]), %%"R"dx \n\t"
2559 "mov %c[rsi](%[svm]), %%"R"si \n\t"
2560 "mov %c[rdi](%[svm]), %%"R"di \n\t"
2561 "mov %c[rbp](%[svm]), %%"R"bp \n\t"
05b3e0c2 2562#ifdef CONFIG_X86_64
fb3f0f51
RR		 2563 "mov %c[r8](%[svm]), %%r8 \n\t"
2564 "mov %c[r9](%[svm]), %%r9 \n\t"
2565 "mov %c[r10](%[svm]), %%r10 \n\t"
2566 "mov %c[r11](%[svm]), %%r11 \n\t"
2567 "mov %c[r12](%[svm]), %%r12 \n\t"
2568 "mov %c[r13](%[svm]), %%r13 \n\t"
2569 "mov %c[r14](%[svm]), %%r14 \n\t"
2570 "mov %c[r15](%[svm]), %%r15 \n\t"
6aa8b732
AK		 2571#endif
2572
6aa8b732 2573 /* Enter guest mode */
80e31d4f
AK		 2574 "push %%"R"ax \n\t"
2575 "mov %c[vmcb](%[svm]), %%"R"ax \n\t"
4ecac3fd
AK		 2576 __ex(SVM_VMLOAD) "\n\t"
2577 __ex(SVM_VMRUN) "\n\t"
2578 __ex(SVM_VMSAVE) "\n\t"
80e31d4f 2579 "pop %%"R"ax \n\t"
6aa8b732
AK		 2580
2581 /* Save guest registers, load host registers */
80e31d4f
AK		 2582 "mov %%"R"bx, %c[rbx](%[svm]) \n\t"
2583 "mov %%"R"cx, %c[rcx](%[svm]) \n\t"
2584 "mov %%"R"dx, %c[rdx](%[svm]) \n\t"
2585 "mov %%"R"si, %c[rsi](%[svm]) \n\t"
2586 "mov %%"R"di, %c[rdi](%[svm]) \n\t"
2587 "mov %%"R"bp, %c[rbp](%[svm]) \n\t"
05b3e0c2 2588#ifdef CONFIG_X86_64
fb3f0f51
RR		 2589 "mov %%r8, %c[r8](%[svm]) \n\t"
2590 "mov %%r9, %c[r9](%[svm]) \n\t"
2591 "mov %%r10, %c[r10](%[svm]) \n\t"
2592 "mov %%r11, %c[r11](%[svm]) \n\t"
2593 "mov %%r12, %c[r12](%[svm]) \n\t"
2594 "mov %%r13, %c[r13](%[svm]) \n\t"
2595 "mov %%r14, %c[r14](%[svm]) \n\t"
2596 "mov %%r15, %c[r15](%[svm]) \n\t"
6aa8b732 2597#endif
80e31d4f 2598 "pop %%"R"bp"
6aa8b732 2599 :
fb3f0f51 2600 : [svm]"a"(svm),
6aa8b732 2601 [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)),
ad312c7c
ZX		 2602 [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])),
2603 [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])),
2604 [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])),
2605 [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])),
2606 [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])),
2607 [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP]))
05b3e0c2 2608#ifdef CONFIG_X86_64
ad312c7c
ZX		 2609 , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])),
2610 [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])),
2611 [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])),
2612 [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])),
2613 [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])),
2614 [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])),
2615 [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])),
2616 [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15]))
6aa8b732 2617#endif
54a08c04 2618 : "cc", "memory"
80e31d4f 2619 , R"bx", R"cx", R"dx", R"si", R"di"
54a08c04 2620#ifdef CONFIG_X86_64
54a08c04
LV		 2621 , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15"
2622#endif
2623 );
6aa8b732 2624
ad312c7c 2625 vcpu->arch.cr2 = svm->vmcb->save.cr2;
5fdbf976
MT		 2626 vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax;
2627 vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp;
2628 vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip;
6aa8b732 2629
d6e88aec
AK		 2630 kvm_load_fs(fs_selector);
2631 kvm_load_gs(gs_selector);
2632 kvm_load_ldt(ldt_selector);
6aa8b732
AK		 2633 load_host_msrs(vcpu);
2634
2635 reload_tss(vcpu);
2636
56ba47dd
AK		 2637 local_irq_disable();
2638
2639 stgi();
2640
d7bf8221
JR		 2641 sync_cr8_to_lapic(vcpu);
2642
a2fa3e9f 2643 svm->next_rip = 0;
9222be18 2644
6de4f3ad
AK		 2645 if (npt_enabled) {
2646 vcpu->arch.regs_avail &= ~(1 << VCPU_EXREG_PDPTR);
2647 vcpu->arch.regs_dirty &= ~(1 << VCPU_EXREG_PDPTR);
2648 }
2649
9222be18 2650 svm_complete_interrupts(svm);
6aa8b732
AK		 2651}
2652
80e31d4f
AK		 2653#undef R
2654
6aa8b732
AK		 2655static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root)
2656{
a2fa3e9f
GH		 2657 struct vcpu_svm *svm = to_svm(vcpu);
2658
709ddebf
JR		 2659 if (npt_enabled) {
2660 svm->vmcb->control.nested_cr3 = root;
2661 force_new_asid(vcpu);
2662 return;
2663 }
2664
a2fa3e9f 2665 svm->vmcb->save.cr3 = root;
6aa8b732 2666 force_new_asid(vcpu);
7807fa6c
AL		 2667
2668 if (vcpu->fpu_active) {
a2fa3e9f
GH		 2669 svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR);
2670 svm->vmcb->save.cr0 |= X86_CR0_TS;
7807fa6c
AL		 2671 vcpu->fpu_active = 0;
2672 }
6aa8b732
AK		 2673}
2674
6aa8b732
AK		 2675static int is_disabled(void)
2676{
6031a61c
JR		 2677 u64 vm_cr;
2678
2679 rdmsrl(MSR_VM_CR, vm_cr);
2680 if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE))
2681 return 1;
2682
6aa8b732
AK		 2683 return 0;
2684}
2685
102d8325
IM		 2686static void
2687svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall)
2688{
2689 /*
2690 * Patch in the VMMCALL instruction:
2691 */
2692 hypercall[0] = 0x0f;
2693 hypercall[1] = 0x01;
2694 hypercall[2] = 0xd9;
102d8325
IM		 2695}
2696
002c7f7c
YS		 2697static void svm_check_processor_compat(void *rtn)
2698{
2699 *(int *)rtn = 0;
2700}
2701
774ead3a
AK		 2702static bool svm_cpu_has_accelerated_tpr(void)
2703{
2704 return false;
2705}
2706
67253af5
SY		 2707static int get_npt_level(void)
2708{
2709#ifdef CONFIG_X86_64
2710 return PT64_ROOT_LEVEL;
2711#else
2712 return PT32E_ROOT_LEVEL;
2713#endif
2714}
2715
4b12f0de 2716static u64 svm_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio)
64d4d521
SY		 2717{
2718 return 0;
2719}
2720
229456fc
MT		 2721static const struct trace_print_flags svm_exit_reasons_str[] = {
2722 { SVM_EXIT_READ_CR0, "read_cr0" },
2723 { SVM_EXIT_READ_CR3, "read_cr3" },
2724 { SVM_EXIT_READ_CR4, "read_cr4" },
2725 { SVM_EXIT_READ_CR8, "read_cr8" },
2726 { SVM_EXIT_WRITE_CR0, "write_cr0" },
2727 { SVM_EXIT_WRITE_CR3, "write_cr3" },
2728 { SVM_EXIT_WRITE_CR4, "write_cr4" },
2729 { SVM_EXIT_WRITE_CR8, "write_cr8" },
2730 { SVM_EXIT_READ_DR0, "read_dr0" },
2731 { SVM_EXIT_READ_DR1, "read_dr1" },
2732 { SVM_EXIT_READ_DR2, "read_dr2" },
2733 { SVM_EXIT_READ_DR3, "read_dr3" },
2734 { SVM_EXIT_WRITE_DR0, "write_dr0" },
2735 { SVM_EXIT_WRITE_DR1, "write_dr1" },
2736 { SVM_EXIT_WRITE_DR2, "write_dr2" },
2737 { SVM_EXIT_WRITE_DR3, "write_dr3" },
2738 { SVM_EXIT_WRITE_DR5, "write_dr5" },
2739 { SVM_EXIT_WRITE_DR7, "write_dr7" },
2740 { SVM_EXIT_EXCP_BASE + DB_VECTOR, "DB excp" },
2741 { SVM_EXIT_EXCP_BASE + BP_VECTOR, "BP excp" },
2742 { SVM_EXIT_EXCP_BASE + UD_VECTOR, "UD excp" },
2743 { SVM_EXIT_EXCP_BASE + PF_VECTOR, "PF excp" },
2744 { SVM_EXIT_EXCP_BASE + NM_VECTOR, "NM excp" },
2745 { SVM_EXIT_EXCP_BASE + MC_VECTOR, "MC excp" },
2746 { SVM_EXIT_INTR, "interrupt" },
2747 { SVM_EXIT_NMI, "nmi" },
2748 { SVM_EXIT_SMI, "smi" },
2749 { SVM_EXIT_INIT, "init" },
2750 { SVM_EXIT_VINTR, "vintr" },
2751 { SVM_EXIT_CPUID, "cpuid" },
2752 { SVM_EXIT_INVD, "invd" },
2753 { SVM_EXIT_HLT, "hlt" },
2754 { SVM_EXIT_INVLPG, "invlpg" },
2755 { SVM_EXIT_INVLPGA, "invlpga" },
2756 { SVM_EXIT_IOIO, "io" },
2757 { SVM_EXIT_MSR, "msr" },
2758 { SVM_EXIT_TASK_SWITCH, "task_switch" },
2759 { SVM_EXIT_SHUTDOWN, "shutdown" },
2760 { SVM_EXIT_VMRUN, "vmrun" },
2761 { SVM_EXIT_VMMCALL, "hypercall" },
2762 { SVM_EXIT_VMLOAD, "vmload" },
2763 { SVM_EXIT_VMSAVE, "vmsave" },
2764 { SVM_EXIT_STGI, "stgi" },
2765 { SVM_EXIT_CLGI, "clgi" },
2766 { SVM_EXIT_SKINIT, "skinit" },
2767 { SVM_EXIT_WBINVD, "wbinvd" },
2768 { SVM_EXIT_MONITOR, "monitor" },
2769 { SVM_EXIT_MWAIT, "mwait" },
2770 { SVM_EXIT_NPF, "npf" },
2771 { -1, NULL }
2772};
2773
344f414f
JR		 2774static bool svm_gb_page_enable(void)
2775{
2776 return true;
2777}
2778
cbdd1bea 2779static struct kvm_x86_ops svm_x86_ops = {
6aa8b732
AK		 2780 .cpu_has_kvm_support = has_svm,
2781 .disabled_by_bios = is_disabled,
2782 .hardware_setup = svm_hardware_setup,
2783 .hardware_unsetup = svm_hardware_unsetup,
002c7f7c 2784 .check_processor_compatibility = svm_check_processor_compat,
6aa8b732
AK		 2785 .hardware_enable = svm_hardware_enable,
2786 .hardware_disable = svm_hardware_disable,
774ead3a 2787 .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr,
6aa8b732
AK		 2788
2789 .vcpu_create = svm_create_vcpu,
2790 .vcpu_free = svm_free_vcpu,
04d2cc77 2791 .vcpu_reset = svm_vcpu_reset,
6aa8b732 2792
04d2cc77 2793 .prepare_guest_switch = svm_prepare_guest_switch,
6aa8b732
AK		 2794 .vcpu_load = svm_vcpu_load,
2795 .vcpu_put = svm_vcpu_put,
2796
2797 .set_guest_debug = svm_guest_debug,
2798 .get_msr = svm_get_msr,
2799 .set_msr = svm_set_msr,
2800 .get_segment_base = svm_get_segment_base,
2801 .get_segment = svm_get_segment,
2802 .set_segment = svm_set_segment,
2e4d2653 2803 .get_cpl = svm_get_cpl,
1747fb71 2804 .get_cs_db_l_bits = kvm_get_cs_db_l_bits,
25c4c276 2805 .decache_cr4_guest_bits = svm_decache_cr4_guest_bits,
6aa8b732 2806 .set_cr0 = svm_set_cr0,
6aa8b732
AK		 2807 .set_cr3 = svm_set_cr3,
2808 .set_cr4 = svm_set_cr4,
2809 .set_efer = svm_set_efer,
2810 .get_idt = svm_get_idt,
2811 .set_idt = svm_set_idt,
2812 .get_gdt = svm_get_gdt,
2813 .set_gdt = svm_set_gdt,
2814 .get_dr = svm_get_dr,
2815 .set_dr = svm_set_dr,
6de4f3ad 2816 .cache_reg = svm_cache_reg,
6aa8b732
AK		 2817 .get_rflags = svm_get_rflags,
2818 .set_rflags = svm_set_rflags,
2819
6aa8b732 2820 .tlb_flush = svm_flush_tlb,
6aa8b732 2821
6aa8b732 2822 .run = svm_vcpu_run,
04d2cc77 2823 .handle_exit = handle_exit,
6aa8b732 2824 .skip_emulated_instruction = skip_emulated_instruction,
2809f5d2
GC		 2825 .set_interrupt_shadow = svm_set_interrupt_shadow,
2826 .get_interrupt_shadow = svm_get_interrupt_shadow,
102d8325 2827 .patch_hypercall = svm_patch_hypercall,
2a8067f1 2828 .set_irq = svm_set_irq,
95ba8273 2829 .set_nmi = svm_inject_nmi,
298101da 2830 .queue_exception = svm_queue_exception,
78646121 2831 .interrupt_allowed = svm_interrupt_allowed,
95ba8273
GN		 2832 .nmi_allowed = svm_nmi_allowed,
2833 .enable_nmi_window = enable_nmi_window,
2834 .enable_irq_window = enable_irq_window,
2835 .update_cr8_intercept = update_cr8_intercept,
cbc94022
IE		 2836
2837 .set_tss_addr = svm_set_tss_addr,
67253af5 2838 .get_tdp_level = get_npt_level,
4b12f0de 2839 .get_mt_mask = svm_get_mt_mask,
229456fc
MT		 2840
2841 .exit_reasons_str = svm_exit_reasons_str,
344f414f 2842 .gb_page_enable = svm_gb_page_enable,
6aa8b732
AK		 2843};
2844
2845static int __init svm_init(void)
2846{
cb498ea2 2847 return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm),
c16f862d 2848 THIS_MODULE);
6aa8b732
AK		 2849}
2850
2851static void __exit svm_exit(void)
2852{
cb498ea2 2853 kvm_exit();
6aa8b732
AK		 2854}
2855
2856module_init(svm_init)
2857module_exit(svm_exit)
Linux kernel - Deliverables
This page took 1.025783 seconds and 5 git commands to generate.