projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: x86 emulator: Add Virtual-8086 mode of emulation
[deliverable/linux.git] / arch / x86 / kvm / x86.c
CommitLineData
043405e1
CO		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * derived from drivers/kvm/kvm_main.c
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
4d5c5d0f
BAY		 7 * Copyright (C) 2008 Qumranet, Inc.
8 * Copyright IBM Corporation, 2008
043405e1
CO		 9 *
10 * Authors:
11 * Avi Kivity <avi@qumranet.com>
12 * Yaniv Kamay <yaniv@qumranet.com>
4d5c5d0f
BAY		 13 * Amit Shah <amit.shah@qumranet.com>
14 * Ben-Ami Yassour <benami@il.ibm.com>
043405e1
CO		 15 *
16 * This work is licensed under the terms of the GNU GPL, version 2. See
17 * the COPYING file in the top-level directory.
18 *
19 */
20
edf88417 21#include <linux/kvm_host.h>
313a3dc7 22#include "irq.h"
1d737c8a 23#include "mmu.h"
7837699f 24#include "i8254.h"
37817f29 25#include "tss.h"
5fdbf976 26#include "kvm_cache_regs.h"
26eef70c 27#include "x86.h"
313a3dc7 28
18068523 29#include <linux/clocksource.h>
4d5c5d0f 30#include <linux/interrupt.h>
313a3dc7
CO		 31#include <linux/kvm.h>
32#include <linux/fs.h>
33#include <linux/vmalloc.h>
5fb76f9b 34#include <linux/module.h>
0de10343 35#include <linux/mman.h>
2bacc55c 36#include <linux/highmem.h>
19de40a8 37#include <linux/iommu.h>
62c476c7 38#include <linux/intel-iommu.h>
c8076604 39#include <linux/cpufreq.h>
18863bdd 40#include <linux/user-return-notifier.h>
a983fb23 41#include <linux/srcu.h>
aec51dc4
AK		 42#include <trace/events/kvm.h>
43#undef TRACE_INCLUDE_FILE
229456fc
MT		 44#define CREATE_TRACE_POINTS
45#include "trace.h"
043405e1 46
24f1e32c 47#include <asm/debugreg.h>
043405e1 48#include <asm/uaccess.h>
d825ed0a 49#include <asm/msr.h>
a5f61300 50#include <asm/desc.h>
0bed3b56 51#include <asm/mtrr.h>
890ca9ae 52#include <asm/mce.h>
043405e1 53
313a3dc7 54#define MAX_IO_MSRS 256
a03490ed
CO		 55#define CR0_RESERVED_BITS \
56 (~(unsigned long)(X86_CR0_PE | X86_CR0_MP | X86_CR0_EM | X86_CR0_TS \
57 | X86_CR0_ET | X86_CR0_NE | X86_CR0_WP | X86_CR0_AM \
58 | X86_CR0_NW | X86_CR0_CD | X86_CR0_PG))
59#define CR4_RESERVED_BITS \
60 (~(unsigned long)(X86_CR4_VME | X86_CR4_PVI | X86_CR4_TSD | X86_CR4_DE\
61 | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_MCE \
62 | X86_CR4_PGE | X86_CR4_PCE | X86_CR4_OSFXSR \
63 | X86_CR4_OSXMMEXCPT | X86_CR4_VMXE))
64
65#define CR8_RESERVED_BITS (~(unsigned long)X86_CR8_TPR)
890ca9ae
HY		 66
67#define KVM_MAX_MCE_BANKS 32
68#define KVM_MCE_CAP_SUPPORTED MCG_CTL_P
69
50a37eb4
JR		 70/* EFER defaults:
71 * - enable syscall per default because its emulated by KVM
72 * - enable LME and LMA per default on 64 bit KVM
73 */
74#ifdef CONFIG_X86_64
75static u64 __read_mostly efer_reserved_bits = 0xfffffffffffffafeULL;
76#else
77static u64 __read_mostly efer_reserved_bits = 0xfffffffffffffffeULL;
78#endif
313a3dc7 79
ba1389b7
AK		 80#define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM
81#define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
417bc304 82
cb142eb7 83static void update_cr8_intercept(struct kvm_vcpu *vcpu);
674eea0f
AK		 84static int kvm_dev_ioctl_get_supported_cpuid(struct kvm_cpuid2 *cpuid,
85 struct kvm_cpuid_entry2 __user *entries);
86
97896d04 87struct kvm_x86_ops *kvm_x86_ops;
5fdbf976 88EXPORT_SYMBOL_GPL(kvm_x86_ops);
97896d04 89
ed85c068
AP		 90int ignore_msrs = 0;
91module_param_named(ignore_msrs, ignore_msrs, bool, S_IRUGO | S_IWUSR);
92
18863bdd
AK		 93#define KVM_NR_SHARED_MSRS 16
94
95struct kvm_shared_msrs_global {
96 int nr;
2bf78fa7 97 u32 msrs[KVM_NR_SHARED_MSRS];
18863bdd
AK		 98};
99
100struct kvm_shared_msrs {
101 struct user_return_notifier urn;
102 bool registered;
2bf78fa7
SY		 103 struct kvm_shared_msr_values {
104 u64 host;
105 u64 curr;
106 } values[KVM_NR_SHARED_MSRS];
18863bdd
AK		 107};
108
109static struct kvm_shared_msrs_global __read_mostly shared_msrs_global;
110static DEFINE_PER_CPU(struct kvm_shared_msrs, shared_msrs);
111
417bc304 112struct kvm_stats_debugfs_item debugfs_entries[] = {
ba1389b7
AK		 113 { "pf_fixed", VCPU_STAT(pf_fixed) },
114 { "pf_guest", VCPU_STAT(pf_guest) },
115 { "tlb_flush", VCPU_STAT(tlb_flush) },
116 { "invlpg", VCPU_STAT(invlpg) },
117 { "exits", VCPU_STAT(exits) },
118 { "io_exits", VCPU_STAT(io_exits) },
119 { "mmio_exits", VCPU_STAT(mmio_exits) },
120 { "signal_exits", VCPU_STAT(signal_exits) },
121 { "irq_window", VCPU_STAT(irq_window_exits) },
f08864b4 122 { "nmi_window", VCPU_STAT(nmi_window_exits) },
ba1389b7
AK		 123 { "halt_exits", VCPU_STAT(halt_exits) },
124 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
f11c3a8d 125 { "hypercalls", VCPU_STAT(hypercalls) },
ba1389b7
AK		 126 { "request_irq", VCPU_STAT(request_irq_exits) },
127 { "irq_exits", VCPU_STAT(irq_exits) },
128 { "host_state_reload", VCPU_STAT(host_state_reload) },
129 { "efer_reload", VCPU_STAT(efer_reload) },
130 { "fpu_reload", VCPU_STAT(fpu_reload) },
131 { "insn_emulation", VCPU_STAT(insn_emulation) },
132 { "insn_emulation_fail", VCPU_STAT(insn_emulation_fail) },
fa89a817 133 { "irq_injections", VCPU_STAT(irq_injections) },
c4abb7c9 134 { "nmi_injections", VCPU_STAT(nmi_injections) },
4cee5764
AK		 135 { "mmu_shadow_zapped", VM_STAT(mmu_shadow_zapped) },
136 { "mmu_pte_write", VM_STAT(mmu_pte_write) },
137 { "mmu_pte_updated", VM_STAT(mmu_pte_updated) },
138 { "mmu_pde_zapped", VM_STAT(mmu_pde_zapped) },
139 { "mmu_flooded", VM_STAT(mmu_flooded) },
140 { "mmu_recycled", VM_STAT(mmu_recycled) },
dfc5aa00 141 { "mmu_cache_miss", VM_STAT(mmu_cache_miss) },
4731d4c7 142 { "mmu_unsync", VM_STAT(mmu_unsync) },
0f74a24c 143 { "remote_tlb_flush", VM_STAT(remote_tlb_flush) },
05da4558 144 { "largepages", VM_STAT(lpages) },
417bc304
HB		 145 { NULL }
146};
147
18863bdd
AK		 148static void kvm_on_user_return(struct user_return_notifier *urn)
149{
150 unsigned slot;
18863bdd
AK		 151 struct kvm_shared_msrs *locals
152 = container_of(urn, struct kvm_shared_msrs, urn);
2bf78fa7 153 struct kvm_shared_msr_values *values;
18863bdd
AK		 154
155 for (slot = 0; slot < shared_msrs_global.nr; ++slot) {
2bf78fa7
SY		 156 values = &locals->values[slot];
157 if (values->host != values->curr) {
158 wrmsrl(shared_msrs_global.msrs[slot], values->host);
159 values->curr = values->host;
18863bdd
AK		 160 }
161 }
162 locals->registered = false;
163 user_return_notifier_unregister(urn);
164}
165
2bf78fa7 166static void shared_msr_update(unsigned slot, u32 msr)
18863bdd 167{
2bf78fa7 168 struct kvm_shared_msrs *smsr;
18863bdd
AK		 169 u64 value;
170
2bf78fa7
SY		 171 smsr = &__get_cpu_var(shared_msrs);
172 /* only read, and nobody should modify it at this time,
173 * so don't need lock */
174 if (slot >= shared_msrs_global.nr) {
175 printk(KERN_ERR "kvm: invalid MSR slot!");
176 return;
177 }
178 rdmsrl_safe(msr, &value);
179 smsr->values[slot].host = value;
180 smsr->values[slot].curr = value;
181}
182
183void kvm_define_shared_msr(unsigned slot, u32 msr)
184{
18863bdd
AK		 185 if (slot >= shared_msrs_global.nr)
186 shared_msrs_global.nr = slot + 1;
2bf78fa7
SY		 187 shared_msrs_global.msrs[slot] = msr;
188 /* we need ensured the shared_msr_global have been updated */
189 smp_wmb();
18863bdd
AK		 190}
191EXPORT_SYMBOL_GPL(kvm_define_shared_msr);
192
193static void kvm_shared_msr_cpu_online(void)
194{
195 unsigned i;
18863bdd
AK		 196
197 for (i = 0; i < shared_msrs_global.nr; ++i)
2bf78fa7 198 shared_msr_update(i, shared_msrs_global.msrs[i]);
18863bdd
AK		 199}
200
d5696725 201void kvm_set_shared_msr(unsigned slot, u64 value, u64 mask)
18863bdd
AK		 202{
203 struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs);
204
2bf78fa7 205 if (((value ^ smsr->values[slot].curr) & mask) == 0)
18863bdd 206 return;
2bf78fa7
SY		 207 smsr->values[slot].curr = value;
208 wrmsrl(shared_msrs_global.msrs[slot], value);
18863bdd
AK		 209 if (!smsr->registered) {
210 smsr->urn.on_user_return = kvm_on_user_return;
211 user_return_notifier_register(&smsr->urn);
212 smsr->registered = true;
213 }
214}
215EXPORT_SYMBOL_GPL(kvm_set_shared_msr);
216
3548bab5
AK		 217static void drop_user_return_notifiers(void *ignore)
218{
219 struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs);
220
221 if (smsr->registered)
222 kvm_on_user_return(&smsr->urn);
223}
224
5fb76f9b
CO		 225unsigned long segment_base(u16 selector)
226{
227 struct descriptor_table gdt;
a5f61300 228 struct desc_struct *d;
5fb76f9b
CO		 229 unsigned long table_base;
230 unsigned long v;
231
232 if (selector == 0)
233 return 0;
234
b792c344 235 kvm_get_gdt(&gdt);
5fb76f9b
CO		 236 table_base = gdt.base;
237
238 if (selector & 4) { /* from ldt */
b792c344 239 u16 ldt_selector = kvm_read_ldt();
5fb76f9b 240
5fb76f9b
CO		 241 table_base = segment_base(ldt_selector);
242 }
a5f61300 243 d = (struct desc_struct *)(table_base + (selector & ~7));
46a359e7 244 v = get_desc_base(d);
5fb76f9b 245#ifdef CONFIG_X86_64
a5f61300
AK		 246 if (d->s == 0 && (d->type == 2 || d->type == 9 || d->type == 11))
247 v |= ((unsigned long)((struct ldttss_desc64 *)d)->base3) << 32;
5fb76f9b
CO		 248#endif
249 return v;
250}
251EXPORT_SYMBOL_GPL(segment_base);
252
6866b83e
CO		 253u64 kvm_get_apic_base(struct kvm_vcpu *vcpu)
254{
255 if (irqchip_in_kernel(vcpu->kvm))
ad312c7c 256 return vcpu->arch.apic_base;
6866b83e 257 else
ad312c7c 258 return vcpu->arch.apic_base;
6866b83e
CO		 259}
260EXPORT_SYMBOL_GPL(kvm_get_apic_base);
261
262void kvm_set_apic_base(struct kvm_vcpu *vcpu, u64 data)
263{
264 /* TODO: reserve bits check */
265 if (irqchip_in_kernel(vcpu->kvm))
266 kvm_lapic_set_base(vcpu, data);
267 else
ad312c7c 268 vcpu->arch.apic_base = data;
6866b83e
CO		 269}
270EXPORT_SYMBOL_GPL(kvm_set_apic_base);
271
3fd28fce
ED		 272#define EXCPT_BENIGN 0
273#define EXCPT_CONTRIBUTORY 1
274#define EXCPT_PF 2
275
276static int exception_class(int vector)
277{
278 switch (vector) {
279 case PF_VECTOR:
280 return EXCPT_PF;
281 case DE_VECTOR:
282 case TS_VECTOR:
283 case NP_VECTOR:
284 case SS_VECTOR:
285 case GP_VECTOR:
286 return EXCPT_CONTRIBUTORY;
287 default:
288 break;
289 }
290 return EXCPT_BENIGN;
291}
292
293static void kvm_multiple_exception(struct kvm_vcpu *vcpu,
294 unsigned nr, bool has_error, u32 error_code)
295{
296 u32 prev_nr;
297 int class1, class2;
298
299 if (!vcpu->arch.exception.pending) {
300 queue:
301 vcpu->arch.exception.pending = true;
302 vcpu->arch.exception.has_error_code = has_error;
303 vcpu->arch.exception.nr = nr;
304 vcpu->arch.exception.error_code = error_code;
305 return;
306 }
307
308 /* to check exception */
309 prev_nr = vcpu->arch.exception.nr;
310 if (prev_nr == DF_VECTOR) {
311 /* triple fault -> shutdown */
312 set_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests);
313 return;
314 }
315 class1 = exception_class(prev_nr);
316 class2 = exception_class(nr);
317 if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY)
318 || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) {
319 /* generate double fault per SDM Table 5-5 */
320 vcpu->arch.exception.pending = true;
321 vcpu->arch.exception.has_error_code = true;
322 vcpu->arch.exception.nr = DF_VECTOR;
323 vcpu->arch.exception.error_code = 0;
324 } else
325 /* replace previous exception with a new one in a hope
326 that instruction re-execution will regenerate lost
327 exception */
328 goto queue;
329}
330
298101da
AK		 331void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr)
332{
3fd28fce 333 kvm_multiple_exception(vcpu, nr, false, 0);
298101da
AK		 334}
335EXPORT_SYMBOL_GPL(kvm_queue_exception);
336
c3c91fee
AK		 337void kvm_inject_page_fault(struct kvm_vcpu *vcpu, unsigned long addr,
338 u32 error_code)
339{
340 ++vcpu->stat.pf_guest;
ad312c7c 341 vcpu->arch.cr2 = addr;
c3c91fee
AK		 342 kvm_queue_exception_e(vcpu, PF_VECTOR, error_code);
343}
344
3419ffc8
SY		 345void kvm_inject_nmi(struct kvm_vcpu *vcpu)
346{
347 vcpu->arch.nmi_pending = 1;
348}
349EXPORT_SYMBOL_GPL(kvm_inject_nmi);
350
298101da
AK		 351void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
352{
3fd28fce 353 kvm_multiple_exception(vcpu, nr, true, error_code);
298101da
AK		 354}
355EXPORT_SYMBOL_GPL(kvm_queue_exception_e);
356
0a79b009
AK		 357/*
358 * Checks if cpl <= required_cpl; if true, return true. Otherwise queue
359 * a #GP and return false.
360 */
361bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl)
298101da 362{
0a79b009
AK		 363 if (kvm_x86_ops->get_cpl(vcpu) <= required_cpl)
364 return true;
365 kvm_queue_exception_e(vcpu, GP_VECTOR, 0);
366 return false;
298101da 367}
0a79b009 368EXPORT_SYMBOL_GPL(kvm_require_cpl);
298101da 369
a03490ed
CO		 370/*
371 * Load the pae pdptrs. Return true is they are all valid.
372 */
373int load_pdptrs(struct kvm_vcpu *vcpu, unsigned long cr3)
374{
375 gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT;
376 unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2;
377 int i;
378 int ret;
ad312c7c 379 u64 pdpte[ARRAY_SIZE(vcpu->arch.pdptrs)];
a03490ed 380
a03490ed
CO		 381 ret = kvm_read_guest_page(vcpu->kvm, pdpt_gfn, pdpte,
382 offset * sizeof(u64), sizeof(pdpte));
383 if (ret < 0) {
384 ret = 0;
385 goto out;
386 }
387 for (i = 0; i < ARRAY_SIZE(pdpte); ++i) {
43a3795a 388 if (is_present_gpte(pdpte[i]) &&
20c466b5 389 (pdpte[i] & vcpu->arch.mmu.rsvd_bits_mask[0][2])) {
a03490ed
CO		 390 ret = 0;
391 goto out;
392 }
393 }
394 ret = 1;
395
ad312c7c 396 memcpy(vcpu->arch.pdptrs, pdpte, sizeof(vcpu->arch.pdptrs));
6de4f3ad
AK		 397 __set_bit(VCPU_EXREG_PDPTR,
398 (unsigned long *)&vcpu->arch.regs_avail);
399 __set_bit(VCPU_EXREG_PDPTR,
400 (unsigned long *)&vcpu->arch.regs_dirty);
a03490ed 401out:
a03490ed
CO		 402
403 return ret;
404}
cc4b6871 405EXPORT_SYMBOL_GPL(load_pdptrs);
a03490ed 406
d835dfec
AK		 407static bool pdptrs_changed(struct kvm_vcpu *vcpu)
408{
ad312c7c 409 u64 pdpte[ARRAY_SIZE(vcpu->arch.pdptrs)];
d835dfec
AK		 410 bool changed = true;
411 int r;
412
413 if (is_long_mode(vcpu) || !is_pae(vcpu))
414 return false;
415
6de4f3ad
AK		 416 if (!test_bit(VCPU_EXREG_PDPTR,
417 (unsigned long *)&vcpu->arch.regs_avail))
418 return true;
419
ad312c7c 420 r = kvm_read_guest(vcpu->kvm, vcpu->arch.cr3 & ~31u, pdpte, sizeof(pdpte));
d835dfec
AK		 421 if (r < 0)
422 goto out;
ad312c7c 423 changed = memcmp(pdpte, vcpu->arch.pdptrs, sizeof(pdpte)) != 0;
d835dfec 424out:
d835dfec
AK		 425
426 return changed;
427}
428
2d3ad1f4 429void kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
a03490ed 430{
f9a48e6a
AK		 431 cr0 |= X86_CR0_ET;
432
ab344828
GN		 433#ifdef CONFIG_X86_64
434 if (cr0 & 0xffffffff00000000UL) {
a03490ed 435 printk(KERN_DEBUG "set_cr0: 0x%lx #GP, reserved bits 0x%lx\n",
4d4ec087 436 cr0, kvm_read_cr0(vcpu));
c1a5d4f9 437 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 438 return;
439 }
ab344828
GN		 440#endif
441
442 cr0 &= ~CR0_RESERVED_BITS;
a03490ed
CO		 443
444 if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD)) {
445 printk(KERN_DEBUG "set_cr0: #GP, CD == 0 && NW == 1\n");
c1a5d4f9 446 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 447 return;
448 }
449
450 if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE)) {
451 printk(KERN_DEBUG "set_cr0: #GP, set PG flag "
452 "and a clear PE flag\n");
c1a5d4f9 453 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 454 return;
455 }
456
457 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
458#ifdef CONFIG_X86_64
f6801dff 459 if ((vcpu->arch.efer & EFER_LME)) {
a03490ed
CO		 460 int cs_db, cs_l;
461
462 if (!is_pae(vcpu)) {
463 printk(KERN_DEBUG "set_cr0: #GP, start paging "
464 "in long mode while PAE is disabled\n");
c1a5d4f9 465 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 466 return;
467 }
468 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
469 if (cs_l) {
470 printk(KERN_DEBUG "set_cr0: #GP, start paging "
471 "in long mode while CS.L == 1\n");
c1a5d4f9 472 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 473 return;
474
475 }
476 } else
477#endif
ad312c7c 478 if (is_pae(vcpu) && !load_pdptrs(vcpu, vcpu->arch.cr3)) {
a03490ed
CO		 479 printk(KERN_DEBUG "set_cr0: #GP, pdptrs "
480 "reserved bits\n");
c1a5d4f9 481 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 482 return;
483 }
484
485 }
486
487 kvm_x86_ops->set_cr0(vcpu, cr0);
ad312c7c 488 vcpu->arch.cr0 = cr0;
a03490ed 489
a03490ed 490 kvm_mmu_reset_context(vcpu);
a03490ed
CO		 491 return;
492}
2d3ad1f4 493EXPORT_SYMBOL_GPL(kvm_set_cr0);
a03490ed 494
2d3ad1f4 495void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw)
a03490ed 496{
4d4ec087 497 kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0ful) | (msw & 0x0f));
a03490ed 498}
2d3ad1f4 499EXPORT_SYMBOL_GPL(kvm_lmsw);
a03490ed 500
2d3ad1f4 501void kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
a03490ed 502{
fc78f519 503 unsigned long old_cr4 = kvm_read_cr4(vcpu);
a2edf57f
AK		 504 unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE;
505
a03490ed
CO		 506 if (cr4 & CR4_RESERVED_BITS) {
507 printk(KERN_DEBUG "set_cr4: #GP, reserved bits\n");
c1a5d4f9 508 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 509 return;
510 }
511
512 if (is_long_mode(vcpu)) {
513 if (!(cr4 & X86_CR4_PAE)) {
514 printk(KERN_DEBUG "set_cr4: #GP, clearing PAE while "
515 "in long mode\n");
c1a5d4f9 516 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 517 return;
518 }
a2edf57f
AK		 519 } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE)
520 && ((cr4 ^ old_cr4) & pdptr_bits)
ad312c7c 521 && !load_pdptrs(vcpu, vcpu->arch.cr3)) {
a03490ed 522 printk(KERN_DEBUG "set_cr4: #GP, pdptrs reserved bits\n");
c1a5d4f9 523 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 524 return;
525 }
526
527 if (cr4 & X86_CR4_VMXE) {
528 printk(KERN_DEBUG "set_cr4: #GP, setting VMXE\n");
c1a5d4f9 529 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 530 return;
531 }
532 kvm_x86_ops->set_cr4(vcpu, cr4);
ad312c7c 533 vcpu->arch.cr4 = cr4;
5a41accd 534 vcpu->arch.mmu.base_role.cr4_pge = (cr4 & X86_CR4_PGE) && !tdp_enabled;
a03490ed 535 kvm_mmu_reset_context(vcpu);
a03490ed 536}
2d3ad1f4 537EXPORT_SYMBOL_GPL(kvm_set_cr4);
a03490ed 538
2d3ad1f4 539void kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
a03490ed 540{
ad312c7c 541 if (cr3 == vcpu->arch.cr3 && !pdptrs_changed(vcpu)) {
0ba73cda 542 kvm_mmu_sync_roots(vcpu);
d835dfec
AK		 543 kvm_mmu_flush_tlb(vcpu);
544 return;
545 }
546
a03490ed
CO		 547 if (is_long_mode(vcpu)) {
548 if (cr3 & CR3_L_MODE_RESERVED_BITS) {
549 printk(KERN_DEBUG "set_cr3: #GP, reserved bits\n");
c1a5d4f9 550 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 551 return;
552 }
553 } else {
554 if (is_pae(vcpu)) {
555 if (cr3 & CR3_PAE_RESERVED_BITS) {
556 printk(KERN_DEBUG
557 "set_cr3: #GP, reserved bits\n");
c1a5d4f9 558 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 559 return;
560 }
561 if (is_paging(vcpu) && !load_pdptrs(vcpu, cr3)) {
562 printk(KERN_DEBUG "set_cr3: #GP, pdptrs "
563 "reserved bits\n");
c1a5d4f9 564 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 565 return;
566 }
567 }
568 /*
569 * We don't check reserved bits in nonpae mode, because
570 * this isn't enforced, and VMware depends on this.
571 */
572 }
573
a03490ed
CO		 574 /*
575 * Does the new cr3 value map to physical memory? (Note, we
576 * catch an invalid cr3 even in real-mode, because it would
577 * cause trouble later on when we turn on paging anyway.)
578 *
579 * A real CPU would silently accept an invalid cr3 and would
580 * attempt to use it - with largely undefined (and often hard
581 * to debug) behavior on the guest side.
582 */
583 if (unlikely(!gfn_to_memslot(vcpu->kvm, cr3 >> PAGE_SHIFT)))
c1a5d4f9 584 kvm_inject_gp(vcpu, 0);
a03490ed 585 else {
ad312c7c
ZX		 586 vcpu->arch.cr3 = cr3;
587 vcpu->arch.mmu.new_cr3(vcpu);
a03490ed 588 }
a03490ed 589}
2d3ad1f4 590EXPORT_SYMBOL_GPL(kvm_set_cr3);
a03490ed 591
2d3ad1f4 592void kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8)
a03490ed
CO		 593{
594 if (cr8 & CR8_RESERVED_BITS) {
595 printk(KERN_DEBUG "set_cr8: #GP, reserved bits 0x%lx\n", cr8);
c1a5d4f9 596 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 597 return;
598 }
599 if (irqchip_in_kernel(vcpu->kvm))
600 kvm_lapic_set_tpr(vcpu, cr8);
601 else
ad312c7c 602 vcpu->arch.cr8 = cr8;
a03490ed 603}
2d3ad1f4 604EXPORT_SYMBOL_GPL(kvm_set_cr8);
a03490ed 605
2d3ad1f4 606unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu)
a03490ed
CO		 607{
608 if (irqchip_in_kernel(vcpu->kvm))
609 return kvm_lapic_get_cr8(vcpu);
610 else
ad312c7c 611 return vcpu->arch.cr8;
a03490ed 612}
2d3ad1f4 613EXPORT_SYMBOL_GPL(kvm_get_cr8);
a03490ed 614
d8017474
AG		 615static inline u32 bit(int bitno)
616{
617 return 1 << (bitno & 31);
618}
619
043405e1
CO		 620/*
621 * List of msr numbers which we expose to userspace through KVM_GET_MSRS
622 * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST.
623 *
624 * This list is modified at module load time to reflect the
e3267cbb
GC		 625 * capabilities of the host cpu. This capabilities test skips MSRs that are
626 * kvm-specific. Those are put in the beginning of the list.
043405e1 627 */
e3267cbb 628
10388a07 629#define KVM_SAVE_MSRS_BEGIN 5
043405e1 630static u32 msrs_to_save[] = {
e3267cbb 631 MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK,
55cd8e5a 632 HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL,
10388a07 633 HV_X64_MSR_APIC_ASSIST_PAGE,
043405e1
CO		 634 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
635 MSR_K6_STAR,
636#ifdef CONFIG_X86_64
637 MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR,
638#endif
e3267cbb 639 MSR_IA32_TSC, MSR_IA32_PERF_STATUS, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA
043405e1
CO		 640};
641
642static unsigned num_msrs_to_save;
643
644static u32 emulated_msrs[] = {
645 MSR_IA32_MISC_ENABLE,
646};
647
15c4a640
CO		 648static void set_efer(struct kvm_vcpu *vcpu, u64 efer)
649{
f2b4b7dd 650 if (efer & efer_reserved_bits) {
15c4a640
CO		 651 printk(KERN_DEBUG "set_efer: 0x%llx #GP, reserved bits\n",
652 efer);
c1a5d4f9 653 kvm_inject_gp(vcpu, 0);
15c4a640
CO		 654 return;
655 }
656
657 if (is_paging(vcpu)
f6801dff 658 && (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME)) {
15c4a640 659 printk(KERN_DEBUG "set_efer: #GP, change LME while paging\n");
c1a5d4f9 660 kvm_inject_gp(vcpu, 0);
15c4a640
CO		 661 return;
662 }
663
1b2fd70c
AG		 664 if (efer & EFER_FFXSR) {
665 struct kvm_cpuid_entry2 *feat;
666
667 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
668 if (!feat || !(feat->edx & bit(X86_FEATURE_FXSR_OPT))) {
669 printk(KERN_DEBUG "set_efer: #GP, enable FFXSR w/o CPUID capability\n");
670 kvm_inject_gp(vcpu, 0);
671 return;
672 }
673 }
674
d8017474
AG		 675 if (efer & EFER_SVME) {
676 struct kvm_cpuid_entry2 *feat;
677
678 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
679 if (!feat || !(feat->ecx & bit(X86_FEATURE_SVM))) {
680 printk(KERN_DEBUG "set_efer: #GP, enable SVM w/o SVM\n");
681 kvm_inject_gp(vcpu, 0);
682 return;
683 }
684 }
685
15c4a640
CO		 686 kvm_x86_ops->set_efer(vcpu, efer);
687
688 efer &= ~EFER_LMA;
f6801dff 689 efer |= vcpu->arch.efer & EFER_LMA;
15c4a640 690
f6801dff 691 vcpu->arch.efer = efer;
9645bb56
AK		 692
693 vcpu->arch.mmu.base_role.nxe = (efer & EFER_NX) && !tdp_enabled;
694 kvm_mmu_reset_context(vcpu);
15c4a640
CO		 695}
696
f2b4b7dd
JR		 697void kvm_enable_efer_bits(u64 mask)
698{
699 efer_reserved_bits &= ~mask;
700}
701EXPORT_SYMBOL_GPL(kvm_enable_efer_bits);
702
703
15c4a640
CO		 704/*
705 * Writes msr value into into the appropriate "register".
706 * Returns 0 on success, non-0 otherwise.
707 * Assumes vcpu_load() was already called.
708 */
709int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data)
710{
711 return kvm_x86_ops->set_msr(vcpu, msr_index, data);
712}
713
313a3dc7
CO		 714/*
715 * Adapt set_msr() to msr_io()'s calling convention
716 */
717static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
718{
719 return kvm_set_msr(vcpu, index, *data);
720}
721
18068523
GOC		 722static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock)
723{
724 static int version;
50d0a0f9 725 struct pvclock_wall_clock wc;
923de3cf 726 struct timespec boot;
18068523
GOC		 727
728 if (!wall_clock)
729 return;
730
731 version++;
732
18068523
GOC		 733 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
734
50d0a0f9
GH		 735 /*
736 * The guest calculates current wall clock time by adding
737 * system time (updated by kvm_write_guest_time below) to the
738 * wall clock specified here. guest system time equals host
739 * system time for us, thus we must fill in host boot time here.
740 */
923de3cf 741 getboottime(&boot);
50d0a0f9
GH		 742
743 wc.sec = boot.tv_sec;
744 wc.nsec = boot.tv_nsec;
745 wc.version = version;
18068523
GOC		 746
747 kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc));
748
749 version++;
750 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
18068523
GOC		 751}
752
50d0a0f9
GH		 753static uint32_t div_frac(uint32_t dividend, uint32_t divisor)
754{
755 uint32_t quotient, remainder;
756
757 /* Don't try to replace with do_div(), this one calculates
758 * "(dividend << 32) / divisor" */
759 __asm__ ( "divl %4"
760 : "=a" (quotient), "=d" (remainder)
761 : "0" (0), "1" (dividend), "r" (divisor) );
762 return quotient;
763}
764
765static void kvm_set_time_scale(uint32_t tsc_khz, struct pvclock_vcpu_time_info *hv_clock)
766{
767 uint64_t nsecs = 1000000000LL;
768 int32_t shift = 0;
769 uint64_t tps64;
770 uint32_t tps32;
771
772 tps64 = tsc_khz * 1000LL;
773 while (tps64 > nsecs*2) {
774 tps64 >>= 1;
775 shift--;
776 }
777
778 tps32 = (uint32_t)tps64;
779 while (tps32 <= (uint32_t)nsecs) {
780 tps32 <<= 1;
781 shift++;
782 }
783
784 hv_clock->tsc_shift = shift;
785 hv_clock->tsc_to_system_mul = div_frac(nsecs, tps32);
786
787 pr_debug("%s: tsc_khz %u, tsc_shift %d, tsc_mul %u\n",
80a914dc 788 __func__, tsc_khz, hv_clock->tsc_shift,
50d0a0f9
GH		 789 hv_clock->tsc_to_system_mul);
790}
791
c8076604
GH		 792static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz);
793
18068523
GOC		 794static void kvm_write_guest_time(struct kvm_vcpu *v)
795{
796 struct timespec ts;
797 unsigned long flags;
798 struct kvm_vcpu_arch *vcpu = &v->arch;
799 void *shared_kaddr;
463656c0 800 unsigned long this_tsc_khz;
18068523
GOC		 801
802 if ((!vcpu->time_page))
803 return;
804
463656c0
AK		 805 this_tsc_khz = get_cpu_var(cpu_tsc_khz);
806 if (unlikely(vcpu->hv_clock_tsc_khz != this_tsc_khz)) {
807 kvm_set_time_scale(this_tsc_khz, &vcpu->hv_clock);
808 vcpu->hv_clock_tsc_khz = this_tsc_khz;
50d0a0f9 809 }
463656c0 810 put_cpu_var(cpu_tsc_khz);
50d0a0f9 811
18068523
GOC		 812 /* Keep irq disabled to prevent changes to the clock */
813 local_irq_save(flags);
af24a4e4 814 kvm_get_msr(v, MSR_IA32_TSC, &vcpu->hv_clock.tsc_timestamp);
18068523 815 ktime_get_ts(&ts);
923de3cf 816 monotonic_to_bootbased(&ts);
18068523
GOC		 817 local_irq_restore(flags);
818
819 /* With all the info we got, fill in the values */
820
821 vcpu->hv_clock.system_time = ts.tv_nsec +
afbcf7ab
GC		 822 (NSEC_PER_SEC * (u64)ts.tv_sec) + v->kvm->arch.kvmclock_offset;
823
18068523
GOC		 824 /*
825 * The interface expects us to write an even number signaling that the
826 * update is finished. Since the guest won't see the intermediate
50d0a0f9 827 * state, we just increase by 2 at the end.
18068523 828 */
50d0a0f9 829 vcpu->hv_clock.version += 2;
18068523
GOC		 830
831 shared_kaddr = kmap_atomic(vcpu->time_page, KM_USER0);
832
833 memcpy(shared_kaddr + vcpu->time_offset, &vcpu->hv_clock,
50d0a0f9 834 sizeof(vcpu->hv_clock));
18068523
GOC		 835
836 kunmap_atomic(shared_kaddr, KM_USER0);
837
838 mark_page_dirty(v->kvm, vcpu->time >> PAGE_SHIFT);
839}
840
c8076604
GH		 841static int kvm_request_guest_time_update(struct kvm_vcpu *v)
842{
843 struct kvm_vcpu_arch *vcpu = &v->arch;
844
845 if (!vcpu->time_page)
846 return 0;
847 set_bit(KVM_REQ_KVMCLOCK_UPDATE, &v->requests);
848 return 1;
849}
850
9ba075a6
AK		 851static bool msr_mtrr_valid(unsigned msr)
852{
853 switch (msr) {
854 case 0x200 ... 0x200 + 2 * KVM_NR_VAR_MTRR - 1:
855 case MSR_MTRRfix64K_00000:
856 case MSR_MTRRfix16K_80000:
857 case MSR_MTRRfix16K_A0000:
858 case MSR_MTRRfix4K_C0000:
859 case MSR_MTRRfix4K_C8000:
860 case MSR_MTRRfix4K_D0000:
861 case MSR_MTRRfix4K_D8000:
862 case MSR_MTRRfix4K_E0000:
863 case MSR_MTRRfix4K_E8000:
864 case MSR_MTRRfix4K_F0000:
865 case MSR_MTRRfix4K_F8000:
866 case MSR_MTRRdefType:
867 case MSR_IA32_CR_PAT:
868 return true;
869 case 0x2f8:
870 return true;
871 }
872 return false;
873}
874
d6289b93
MT		 875static bool valid_pat_type(unsigned t)
876{
877 return t < 8 && (1 << t) & 0xf3; /* 0, 1, 4, 5, 6, 7 */
878}
879
880static bool valid_mtrr_type(unsigned t)
881{
882 return t < 8 && (1 << t) & 0x73; /* 0, 1, 4, 5, 6 */
883}
884
885static bool mtrr_valid(struct kvm_vcpu *vcpu, u32 msr, u64 data)
886{
887 int i;
888
889 if (!msr_mtrr_valid(msr))
890 return false;
891
892 if (msr == MSR_IA32_CR_PAT) {
893 for (i = 0; i < 8; i++)
894 if (!valid_pat_type((data >> (i * 8)) & 0xff))
895 return false;
896 return true;
897 } else if (msr == MSR_MTRRdefType) {
898 if (data & ~0xcff)
899 return false;
900 return valid_mtrr_type(data & 0xff);
901 } else if (msr >= MSR_MTRRfix64K_00000 && msr <= MSR_MTRRfix4K_F8000) {
902 for (i = 0; i < 8 ; i++)
903 if (!valid_mtrr_type((data >> (i * 8)) & 0xff))
904 return false;
905 return true;
906 }
907
908 /* variable MTRRs */
909 return valid_mtrr_type(data & 0xff);
910}
911
9ba075a6
AK		 912static int set_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 data)
913{
0bed3b56
SY		 914 u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges;
915
d6289b93 916 if (!mtrr_valid(vcpu, msr, data))
9ba075a6
AK		 917 return 1;
918
0bed3b56
SY		 919 if (msr == MSR_MTRRdefType) {
920 vcpu->arch.mtrr_state.def_type = data;
921 vcpu->arch.mtrr_state.enabled = (data & 0xc00) >> 10;
922 } else if (msr == MSR_MTRRfix64K_00000)
923 p[0] = data;
924 else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000)
925 p[1 + msr - MSR_MTRRfix16K_80000] = data;
926 else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000)
927 p[3 + msr - MSR_MTRRfix4K_C0000] = data;
928 else if (msr == MSR_IA32_CR_PAT)
929 vcpu->arch.pat = data;
930 else { /* Variable MTRRs */
931 int idx, is_mtrr_mask;
932 u64 *pt;
933
934 idx = (msr - 0x200) / 2;
935 is_mtrr_mask = msr - 0x200 - 2 * idx;
936 if (!is_mtrr_mask)
937 pt =
938 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo;
939 else
940 pt =
941 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo;
942 *pt = data;
943 }
944
945 kvm_mmu_reset_context(vcpu);
9ba075a6
AK		 946 return 0;
947}
15c4a640 948
890ca9ae 949static int set_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 data)
15c4a640 950{
890ca9ae
HY		 951 u64 mcg_cap = vcpu->arch.mcg_cap;
952 unsigned bank_num = mcg_cap & 0xff;
953
15c4a640 954 switch (msr) {
15c4a640 955 case MSR_IA32_MCG_STATUS:
890ca9ae 956 vcpu->arch.mcg_status = data;
15c4a640 957 break;
c7ac679c 958 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 959 if (!(mcg_cap & MCG_CTL_P))
960 return 1;
961 if (data != 0 && data != ~(u64)0)
962 return -1;
963 vcpu->arch.mcg_ctl = data;
964 break;
965 default:
966 if (msr >= MSR_IA32_MC0_CTL &&
967 msr < MSR_IA32_MC0_CTL + 4 * bank_num) {
968 u32 offset = msr - MSR_IA32_MC0_CTL;
969 /* only 0 or all 1s can be written to IA32_MCi_CTL */
970 if ((offset & 0x3) == 0 &&
971 data != 0 && data != ~(u64)0)
972 return -1;
973 vcpu->arch.mce_banks[offset] = data;
974 break;
975 }
976 return 1;
977 }
978 return 0;
979}
980
ffde22ac
ES		 981static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data)
982{
983 struct kvm *kvm = vcpu->kvm;
984 int lm = is_long_mode(vcpu);
985 u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64
986 : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32;
987 u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64
988 : kvm->arch.xen_hvm_config.blob_size_32;
989 u32 page_num = data & ~PAGE_MASK;
990 u64 page_addr = data & PAGE_MASK;
991 u8 *page;
992 int r;
993
994 r = -E2BIG;
995 if (page_num >= blob_size)
996 goto out;
997 r = -ENOMEM;
998 page = kzalloc(PAGE_SIZE, GFP_KERNEL);
999 if (!page)
1000 goto out;
1001 r = -EFAULT;
1002 if (copy_from_user(page, blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE))
1003 goto out_free;
1004 if (kvm_write_guest(kvm, page_addr, page, PAGE_SIZE))
1005 goto out_free;
1006 r = 0;
1007out_free:
1008 kfree(page);
1009out:
1010 return r;
1011}
1012
55cd8e5a
GN		 1013static bool kvm_hv_hypercall_enabled(struct kvm *kvm)
1014{
1015 return kvm->arch.hv_hypercall & HV_X64_MSR_HYPERCALL_ENABLE;
1016}
1017
1018static bool kvm_hv_msr_partition_wide(u32 msr)
1019{
1020 bool r = false;
1021 switch (msr) {
1022 case HV_X64_MSR_GUEST_OS_ID:
1023 case HV_X64_MSR_HYPERCALL:
1024 r = true;
1025 break;
1026 }
1027
1028 return r;
1029}
1030
1031static int set_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1032{
1033 struct kvm *kvm = vcpu->kvm;
1034
1035 switch (msr) {
1036 case HV_X64_MSR_GUEST_OS_ID:
1037 kvm->arch.hv_guest_os_id = data;
1038 /* setting guest os id to zero disables hypercall page */
1039 if (!kvm->arch.hv_guest_os_id)
1040 kvm->arch.hv_hypercall &= ~HV_X64_MSR_HYPERCALL_ENABLE;
1041 break;
1042 case HV_X64_MSR_HYPERCALL: {
1043 u64 gfn;
1044 unsigned long addr;
1045 u8 instructions[4];
1046
1047 /* if guest os id is not set hypercall should remain disabled */
1048 if (!kvm->arch.hv_guest_os_id)
1049 break;
1050 if (!(data & HV_X64_MSR_HYPERCALL_ENABLE)) {
1051 kvm->arch.hv_hypercall = data;
1052 break;
1053 }
1054 gfn = data >> HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT;
1055 addr = gfn_to_hva(kvm, gfn);
1056 if (kvm_is_error_hva(addr))
1057 return 1;
1058 kvm_x86_ops->patch_hypercall(vcpu, instructions);
1059 ((unsigned char *)instructions)[3] = 0xc3; /* ret */
1060 if (copy_to_user((void __user *)addr, instructions, 4))
1061 return 1;
1062 kvm->arch.hv_hypercall = data;
1063 break;
1064 }
1065 default:
1066 pr_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x "
1067 "data 0x%llx\n", msr, data);
1068 return 1;
1069 }
1070 return 0;
1071}
1072
1073static int set_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1074{
10388a07
GN		 1075 switch (msr) {
1076 case HV_X64_MSR_APIC_ASSIST_PAGE: {
1077 unsigned long addr;
55cd8e5a 1078
10388a07
GN		 1079 if (!(data & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE)) {
1080 vcpu->arch.hv_vapic = data;
1081 break;
1082 }
1083 addr = gfn_to_hva(vcpu->kvm, data >>
1084 HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT);
1085 if (kvm_is_error_hva(addr))
1086 return 1;
1087 if (clear_user((void __user *)addr, PAGE_SIZE))
1088 return 1;
1089 vcpu->arch.hv_vapic = data;
1090 break;
1091 }
1092 case HV_X64_MSR_EOI:
1093 return kvm_hv_vapic_msr_write(vcpu, APIC_EOI, data);
1094 case HV_X64_MSR_ICR:
1095 return kvm_hv_vapic_msr_write(vcpu, APIC_ICR, data);
1096 case HV_X64_MSR_TPR:
1097 return kvm_hv_vapic_msr_write(vcpu, APIC_TASKPRI, data);
1098 default:
1099 pr_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x "
1100 "data 0x%llx\n", msr, data);
1101 return 1;
1102 }
1103
1104 return 0;
55cd8e5a
GN		 1105}
1106
15c4a640
CO		 1107int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1108{
1109 switch (msr) {
15c4a640
CO		 1110 case MSR_EFER:
1111 set_efer(vcpu, data);
1112 break;
8f1589d9
AP		 1113 case MSR_K7_HWCR:
1114 data &= ~(u64)0x40; /* ignore flush filter disable */
1115 if (data != 0) {
1116 pr_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n",
1117 data);
1118 return 1;
1119 }
15c4a640 1120 break;
f7c6d140
AP		 1121 case MSR_FAM10H_MMIO_CONF_BASE:
1122 if (data != 0) {
1123 pr_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: "
1124 "0x%llx\n", data);
1125 return 1;
1126 }
15c4a640 1127 break;
c323c0e5 1128 case MSR_AMD64_NB_CFG:
c7ac679c 1129 break;
b5e2fec0
AG		 1130 case MSR_IA32_DEBUGCTLMSR:
1131 if (!data) {
1132 /* We support the non-activated case already */
1133 break;
1134 } else if (data & ~(DEBUGCTLMSR_LBR | DEBUGCTLMSR_BTF)) {
1135 /* Values other than LBR and BTF are vendor-specific,
1136 thus reserved and should throw a #GP */
1137 return 1;
1138 }
1139 pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n",
1140 __func__, data);
1141 break;
15c4a640
CO		 1142 case MSR_IA32_UCODE_REV:
1143 case MSR_IA32_UCODE_WRITE:
61a6bd67 1144 case MSR_VM_HSAVE_PA:
6098ca93 1145 case MSR_AMD64_PATCH_LOADER:
15c4a640 1146 break;
9ba075a6
AK		 1147 case 0x200 ... 0x2ff:
1148 return set_msr_mtrr(vcpu, msr, data);
15c4a640
CO		 1149 case MSR_IA32_APICBASE:
1150 kvm_set_apic_base(vcpu, data);
1151 break;
0105d1a5
GN		 1152 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
1153 return kvm_x2apic_msr_write(vcpu, msr, data);
15c4a640 1154 case MSR_IA32_MISC_ENABLE:
ad312c7c 1155 vcpu->arch.ia32_misc_enable_msr = data;
15c4a640 1156 break;
18068523
GOC		 1157 case MSR_KVM_WALL_CLOCK:
1158 vcpu->kvm->arch.wall_clock = data;
1159 kvm_write_wall_clock(vcpu->kvm, data);
1160 break;
1161 case MSR_KVM_SYSTEM_TIME: {
1162 if (vcpu->arch.time_page) {
1163 kvm_release_page_dirty(vcpu->arch.time_page);
1164 vcpu->arch.time_page = NULL;
1165 }
1166
1167 vcpu->arch.time = data;
1168
1169 /* we verify if the enable bit is set... */
1170 if (!(data & 1))
1171 break;
1172
1173 /* ...but clean it before doing the actual write */
1174 vcpu->arch.time_offset = data & ~(PAGE_MASK | 1);
1175
18068523
GOC		 1176 vcpu->arch.time_page =
1177 gfn_to_page(vcpu->kvm, data >> PAGE_SHIFT);
18068523
GOC		 1178
1179 if (is_error_page(vcpu->arch.time_page)) {
1180 kvm_release_page_clean(vcpu->arch.time_page);
1181 vcpu->arch.time_page = NULL;
1182 }
1183
c8076604 1184 kvm_request_guest_time_update(vcpu);
18068523
GOC		 1185 break;
1186 }
890ca9ae
HY		 1187 case MSR_IA32_MCG_CTL:
1188 case MSR_IA32_MCG_STATUS:
1189 case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:
1190 return set_msr_mce(vcpu, msr, data);
71db6023
AP		 1191
1192 /* Performance counters are not protected by a CPUID bit,
1193 * so we should check all of them in the generic path for the sake of
1194 * cross vendor migration.
1195 * Writing a zero into the event select MSRs disables them,
1196 * which we perfectly emulate ;-). Any other value should be at least
1197 * reported, some guests depend on them.
1198 */
1199 case MSR_P6_EVNTSEL0:
1200 case MSR_P6_EVNTSEL1:
1201 case MSR_K7_EVNTSEL0:
1202 case MSR_K7_EVNTSEL1:
1203 case MSR_K7_EVNTSEL2:
1204 case MSR_K7_EVNTSEL3:
1205 if (data != 0)
1206 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: "
1207 "0x%x data 0x%llx\n", msr, data);
1208 break;
1209 /* at least RHEL 4 unconditionally writes to the perfctr registers,
1210 * so we ignore writes to make it happy.
1211 */
1212 case MSR_P6_PERFCTR0:
1213 case MSR_P6_PERFCTR1:
1214 case MSR_K7_PERFCTR0:
1215 case MSR_K7_PERFCTR1:
1216 case MSR_K7_PERFCTR2:
1217 case MSR_K7_PERFCTR3:
1218 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: "
1219 "0x%x data 0x%llx\n", msr, data);
1220 break;
55cd8e5a
GN		 1221 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
1222 if (kvm_hv_msr_partition_wide(msr)) {
1223 int r;
1224 mutex_lock(&vcpu->kvm->lock);
1225 r = set_msr_hyperv_pw(vcpu, msr, data);
1226 mutex_unlock(&vcpu->kvm->lock);
1227 return r;
1228 } else
1229 return set_msr_hyperv(vcpu, msr, data);
1230 break;
15c4a640 1231 default:
ffde22ac
ES		 1232 if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))
1233 return xen_hvm_config(vcpu, data);
ed85c068
AP		 1234 if (!ignore_msrs) {
1235 pr_unimpl(vcpu, "unhandled wrmsr: 0x%x data %llx\n",
1236 msr, data);
1237 return 1;
1238 } else {
1239 pr_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n",
1240 msr, data);
1241 break;
1242 }
15c4a640
CO		 1243 }
1244 return 0;
1245}
1246EXPORT_SYMBOL_GPL(kvm_set_msr_common);
1247
1248
1249/*
1250 * Reads an msr value (of 'msr_index') into 'pdata'.
1251 * Returns 0 on success, non-0 otherwise.
1252 * Assumes vcpu_load() was already called.
1253 */
1254int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata)
1255{
1256 return kvm_x86_ops->get_msr(vcpu, msr_index, pdata);
1257}
1258
9ba075a6
AK		 1259static int get_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1260{
0bed3b56
SY		 1261 u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges;
1262
9ba075a6
AK		 1263 if (!msr_mtrr_valid(msr))
1264 return 1;
1265
0bed3b56
SY		 1266 if (msr == MSR_MTRRdefType)
1267 *pdata = vcpu->arch.mtrr_state.def_type +
1268 (vcpu->arch.mtrr_state.enabled << 10);
1269 else if (msr == MSR_MTRRfix64K_00000)
1270 *pdata = p[0];
1271 else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000)
1272 *pdata = p[1 + msr - MSR_MTRRfix16K_80000];
1273 else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000)
1274 *pdata = p[3 + msr - MSR_MTRRfix4K_C0000];
1275 else if (msr == MSR_IA32_CR_PAT)
1276 *pdata = vcpu->arch.pat;
1277 else { /* Variable MTRRs */
1278 int idx, is_mtrr_mask;
1279 u64 *pt;
1280
1281 idx = (msr - 0x200) / 2;
1282 is_mtrr_mask = msr - 0x200 - 2 * idx;
1283 if (!is_mtrr_mask)
1284 pt =
1285 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo;
1286 else
1287 pt =
1288 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo;
1289 *pdata = *pt;
1290 }
1291
9ba075a6
AK		 1292 return 0;
1293}
1294
890ca9ae 1295static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
15c4a640
CO		 1296{
1297 u64 data;
890ca9ae
HY		 1298 u64 mcg_cap = vcpu->arch.mcg_cap;
1299 unsigned bank_num = mcg_cap & 0xff;
15c4a640
CO		 1300
1301 switch (msr) {
15c4a640
CO		 1302 case MSR_IA32_P5_MC_ADDR:
1303 case MSR_IA32_P5_MC_TYPE:
890ca9ae
HY		 1304 data = 0;
1305 break;
15c4a640 1306 case MSR_IA32_MCG_CAP:
890ca9ae
HY		 1307 data = vcpu->arch.mcg_cap;
1308 break;
c7ac679c 1309 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 1310 if (!(mcg_cap & MCG_CTL_P))
1311 return 1;
1312 data = vcpu->arch.mcg_ctl;
1313 break;
1314 case MSR_IA32_MCG_STATUS:
1315 data = vcpu->arch.mcg_status;
1316 break;
1317 default:
1318 if (msr >= MSR_IA32_MC0_CTL &&
1319 msr < MSR_IA32_MC0_CTL + 4 * bank_num) {
1320 u32 offset = msr - MSR_IA32_MC0_CTL;
1321 data = vcpu->arch.mce_banks[offset];
1322 break;
1323 }
1324 return 1;
1325 }
1326 *pdata = data;
1327 return 0;
1328}
1329
55cd8e5a
GN		 1330static int get_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1331{
1332 u64 data = 0;
1333 struct kvm *kvm = vcpu->kvm;
1334
1335 switch (msr) {
1336 case HV_X64_MSR_GUEST_OS_ID:
1337 data = kvm->arch.hv_guest_os_id;
1338 break;
1339 case HV_X64_MSR_HYPERCALL:
1340 data = kvm->arch.hv_hypercall;
1341 break;
1342 default:
1343 pr_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr);
1344 return 1;
1345 }
1346
1347 *pdata = data;
1348 return 0;
1349}
1350
1351static int get_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1352{
1353 u64 data = 0;
1354
1355 switch (msr) {
1356 case HV_X64_MSR_VP_INDEX: {
1357 int r;
1358 struct kvm_vcpu *v;
1359 kvm_for_each_vcpu(r, v, vcpu->kvm)
1360 if (v == vcpu)
1361 data = r;
1362 break;
1363 }
10388a07
GN		 1364 case HV_X64_MSR_EOI:
1365 return kvm_hv_vapic_msr_read(vcpu, APIC_EOI, pdata);
1366 case HV_X64_MSR_ICR:
1367 return kvm_hv_vapic_msr_read(vcpu, APIC_ICR, pdata);
1368 case HV_X64_MSR_TPR:
1369 return kvm_hv_vapic_msr_read(vcpu, APIC_TASKPRI, pdata);
55cd8e5a
GN		 1370 default:
1371 pr_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr);
1372 return 1;
1373 }
1374 *pdata = data;
1375 return 0;
1376}
1377
890ca9ae
HY		 1378int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1379{
1380 u64 data;
1381
1382 switch (msr) {
890ca9ae 1383 case MSR_IA32_PLATFORM_ID:
15c4a640 1384 case MSR_IA32_UCODE_REV:
15c4a640 1385 case MSR_IA32_EBL_CR_POWERON:
b5e2fec0
AG		 1386 case MSR_IA32_DEBUGCTLMSR:
1387 case MSR_IA32_LASTBRANCHFROMIP:
1388 case MSR_IA32_LASTBRANCHTOIP:
1389 case MSR_IA32_LASTINTFROMIP:
1390 case MSR_IA32_LASTINTTOIP:
60af2ecd
JSR		 1391 case MSR_K8_SYSCFG:
1392 case MSR_K7_HWCR:
61a6bd67 1393 case MSR_VM_HSAVE_PA:
1f3ee616
AS		 1394 case MSR_P6_PERFCTR0:
1395 case MSR_P6_PERFCTR1:
7fe29e0f
AS		 1396 case MSR_P6_EVNTSEL0:
1397 case MSR_P6_EVNTSEL1:
9e699624 1398 case MSR_K7_EVNTSEL0:
1f3ee616 1399 case MSR_K7_PERFCTR0:
1fdbd48c 1400 case MSR_K8_INT_PENDING_MSG:
c323c0e5 1401 case MSR_AMD64_NB_CFG:
f7c6d140 1402 case MSR_FAM10H_MMIO_CONF_BASE:
15c4a640
CO		 1403 data = 0;
1404 break;
9ba075a6
AK		 1405 case MSR_MTRRcap:
1406 data = 0x500 | KVM_NR_VAR_MTRR;
1407 break;
1408 case 0x200 ... 0x2ff:
1409 return get_msr_mtrr(vcpu, msr, pdata);
15c4a640
CO		 1410 case 0xcd: /* fsb frequency */
1411 data = 3;
1412 break;
1413 case MSR_IA32_APICBASE:
1414 data = kvm_get_apic_base(vcpu);
1415 break;
0105d1a5
GN		 1416 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
1417 return kvm_x2apic_msr_read(vcpu, msr, pdata);
1418 break;
15c4a640 1419 case MSR_IA32_MISC_ENABLE:
ad312c7c 1420 data = vcpu->arch.ia32_misc_enable_msr;
15c4a640 1421 break;
847f0ad8
AG		 1422 case MSR_IA32_PERF_STATUS:
1423 /* TSC increment by tick */
1424 data = 1000ULL;
1425 /* CPU multiplier */
1426 data |= (((uint64_t)4ULL) << 40);
1427 break;
15c4a640 1428 case MSR_EFER:
f6801dff 1429 data = vcpu->arch.efer;
15c4a640 1430 break;
18068523
GOC		 1431 case MSR_KVM_WALL_CLOCK:
1432 data = vcpu->kvm->arch.wall_clock;
1433 break;
1434 case MSR_KVM_SYSTEM_TIME:
1435 data = vcpu->arch.time;
1436 break;
890ca9ae
HY		 1437 case MSR_IA32_P5_MC_ADDR:
1438 case MSR_IA32_P5_MC_TYPE:
1439 case MSR_IA32_MCG_CAP:
1440 case MSR_IA32_MCG_CTL:
1441 case MSR_IA32_MCG_STATUS:
1442 case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:
1443 return get_msr_mce(vcpu, msr, pdata);
55cd8e5a
GN		 1444 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
1445 if (kvm_hv_msr_partition_wide(msr)) {
1446 int r;
1447 mutex_lock(&vcpu->kvm->lock);
1448 r = get_msr_hyperv_pw(vcpu, msr, pdata);
1449 mutex_unlock(&vcpu->kvm->lock);
1450 return r;
1451 } else
1452 return get_msr_hyperv(vcpu, msr, pdata);
1453 break;
15c4a640 1454 default:
ed85c068
AP		 1455 if (!ignore_msrs) {
1456 pr_unimpl(vcpu, "unhandled rdmsr: 0x%x\n", msr);
1457 return 1;
1458 } else {
1459 pr_unimpl(vcpu, "ignored rdmsr: 0x%x\n", msr);
1460 data = 0;
1461 }
1462 break;
15c4a640
CO		 1463 }
1464 *pdata = data;
1465 return 0;
1466}
1467EXPORT_SYMBOL_GPL(kvm_get_msr_common);
1468
313a3dc7
CO		 1469/*
1470 * Read or write a bunch of msrs. All parameters are kernel addresses.
1471 *
1472 * @return number of msrs set successfully.
1473 */
1474static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs,
1475 struct kvm_msr_entry *entries,
1476 int (*do_msr)(struct kvm_vcpu *vcpu,
1477 unsigned index, u64 *data))
1478{
f656ce01 1479 int i, idx;
313a3dc7
CO		 1480
1481 vcpu_load(vcpu);
1482
f656ce01 1483 idx = srcu_read_lock(&vcpu->kvm->srcu);
313a3dc7
CO		 1484 for (i = 0; i < msrs->nmsrs; ++i)
1485 if (do_msr(vcpu, entries[i].index, &entries[i].data))
1486 break;
f656ce01 1487 srcu_read_unlock(&vcpu->kvm->srcu, idx);
313a3dc7
CO		 1488
1489 vcpu_put(vcpu);
1490
1491 return i;
1492}
1493
1494/*
1495 * Read or write a bunch of msrs. Parameters are user addresses.
1496 *
1497 * @return number of msrs set successfully.
1498 */
1499static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs,
1500 int (*do_msr)(struct kvm_vcpu *vcpu,
1501 unsigned index, u64 *data),
1502 int writeback)
1503{
1504 struct kvm_msrs msrs;
1505 struct kvm_msr_entry *entries;
1506 int r, n;
1507 unsigned size;
1508
1509 r = -EFAULT;
1510 if (copy_from_user(&msrs, user_msrs, sizeof msrs))
1511 goto out;
1512
1513 r = -E2BIG;
1514 if (msrs.nmsrs >= MAX_IO_MSRS)
1515 goto out;
1516
1517 r = -ENOMEM;
1518 size = sizeof(struct kvm_msr_entry) * msrs.nmsrs;
1519 entries = vmalloc(size);
1520 if (!entries)
1521 goto out;
1522
1523 r = -EFAULT;
1524 if (copy_from_user(entries, user_msrs->entries, size))
1525 goto out_free;
1526
1527 r = n = __msr_io(vcpu, &msrs, entries, do_msr);
1528 if (r < 0)
1529 goto out_free;
1530
1531 r = -EFAULT;
1532 if (writeback && copy_to_user(user_msrs->entries, entries, size))
1533 goto out_free;
1534
1535 r = n;
1536
1537out_free:
1538 vfree(entries);
1539out:
1540 return r;
1541}
1542
018d00d2
ZX		 1543int kvm_dev_ioctl_check_extension(long ext)
1544{
1545 int r;
1546
1547 switch (ext) {
1548 case KVM_CAP_IRQCHIP:
1549 case KVM_CAP_HLT:
1550 case KVM_CAP_MMU_SHADOW_CACHE_CONTROL:
018d00d2 1551 case KVM_CAP_SET_TSS_ADDR:
07716717 1552 case KVM_CAP_EXT_CPUID:
c8076604 1553 case KVM_CAP_CLOCKSOURCE:
7837699f 1554 case KVM_CAP_PIT:
a28e4f5a 1555 case KVM_CAP_NOP_IO_DELAY:
62d9f0db 1556 case KVM_CAP_MP_STATE:
ed848624 1557 case KVM_CAP_SYNC_MMU:
52d939a0 1558 case KVM_CAP_REINJECT_CONTROL:
4925663a 1559 case KVM_CAP_IRQ_INJECT_STATUS:
e56d532f 1560 case KVM_CAP_ASSIGN_DEV_IRQ:
721eecbf 1561 case KVM_CAP_IRQFD:
d34e6b17 1562 case KVM_CAP_IOEVENTFD:
c5ff41ce 1563 case KVM_CAP_PIT2:
e9f42757 1564 case KVM_CAP_PIT_STATE2:
b927a3ce 1565 case KVM_CAP_SET_IDENTITY_MAP_ADDR:
ffde22ac 1566 case KVM_CAP_XEN_HVM:
afbcf7ab 1567 case KVM_CAP_ADJUST_CLOCK:
3cfc3092 1568 case KVM_CAP_VCPU_EVENTS:
55cd8e5a 1569 case KVM_CAP_HYPERV:
10388a07 1570 case KVM_CAP_HYPERV_VAPIC:
c25bc163 1571 case KVM_CAP_HYPERV_SPIN:
ab9f4ecb 1572 case KVM_CAP_PCI_SEGMENT:
018d00d2
ZX		 1573 r = 1;
1574 break;
542472b5
LV		 1575 case KVM_CAP_COALESCED_MMIO:
1576 r = KVM_COALESCED_MMIO_PAGE_OFFSET;
1577 break;
774ead3a
AK		 1578 case KVM_CAP_VAPIC:
1579 r = !kvm_x86_ops->cpu_has_accelerated_tpr();
1580 break;
f725230a
AK		 1581 case KVM_CAP_NR_VCPUS:
1582 r = KVM_MAX_VCPUS;
1583 break;
a988b910
AK		 1584 case KVM_CAP_NR_MEMSLOTS:
1585 r = KVM_MEMORY_SLOTS;
1586 break;
a68a6a72
MT		 1587 case KVM_CAP_PV_MMU: /* obsolete */
1588 r = 0;
2f333bcb 1589 break;
62c476c7 1590 case KVM_CAP_IOMMU:
19de40a8 1591 r = iommu_found();
62c476c7 1592 break;
890ca9ae
HY		 1593 case KVM_CAP_MCE:
1594 r = KVM_MAX_MCE_BANKS;
1595 break;
018d00d2
ZX		 1596 default:
1597 r = 0;
1598 break;
1599 }
1600 return r;
1601
1602}
1603
043405e1
CO		 1604long kvm_arch_dev_ioctl(struct file *filp,
1605 unsigned int ioctl, unsigned long arg)
1606{
1607 void __user *argp = (void __user *)arg;
1608 long r;
1609
1610 switch (ioctl) {
1611 case KVM_GET_MSR_INDEX_LIST: {
1612 struct kvm_msr_list __user *user_msr_list = argp;
1613 struct kvm_msr_list msr_list;
1614 unsigned n;
1615
1616 r = -EFAULT;
1617 if (copy_from_user(&msr_list, user_msr_list, sizeof msr_list))
1618 goto out;
1619 n = msr_list.nmsrs;
1620 msr_list.nmsrs = num_msrs_to_save + ARRAY_SIZE(emulated_msrs);
1621 if (copy_to_user(user_msr_list, &msr_list, sizeof msr_list))
1622 goto out;
1623 r = -E2BIG;
e125e7b6 1624 if (n < msr_list.nmsrs)
043405e1
CO		 1625 goto out;
1626 r = -EFAULT;
1627 if (copy_to_user(user_msr_list->indices, &msrs_to_save,
1628 num_msrs_to_save * sizeof(u32)))
1629 goto out;
e125e7b6 1630 if (copy_to_user(user_msr_list->indices + num_msrs_to_save,
043405e1
CO		 1631 &emulated_msrs,
1632 ARRAY_SIZE(emulated_msrs) * sizeof(u32)))
1633 goto out;
1634 r = 0;
1635 break;
1636 }
674eea0f
AK		 1637 case KVM_GET_SUPPORTED_CPUID: {
1638 struct kvm_cpuid2 __user *cpuid_arg = argp;
1639 struct kvm_cpuid2 cpuid;
1640
1641 r = -EFAULT;
1642 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
1643 goto out;
1644 r = kvm_dev_ioctl_get_supported_cpuid(&cpuid,
19355475 1645 cpuid_arg->entries);
674eea0f
AK		 1646 if (r)
1647 goto out;
1648
1649 r = -EFAULT;
1650 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
1651 goto out;
1652 r = 0;
1653 break;
1654 }
890ca9ae
HY		 1655 case KVM_X86_GET_MCE_CAP_SUPPORTED: {
1656 u64 mce_cap;
1657
1658 mce_cap = KVM_MCE_CAP_SUPPORTED;
1659 r = -EFAULT;
1660 if (copy_to_user(argp, &mce_cap, sizeof mce_cap))
1661 goto out;
1662 r = 0;
1663 break;
1664 }
043405e1
CO		 1665 default:
1666 r = -EINVAL;
1667 }
1668out:
1669 return r;
1670}
1671
313a3dc7
CO		 1672void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
1673{
1674 kvm_x86_ops->vcpu_load(vcpu, cpu);
6b7d7e76
ZA		 1675 if (unlikely(per_cpu(cpu_tsc_khz, cpu) == 0)) {
1676 unsigned long khz = cpufreq_quick_get(cpu);
1677 if (!khz)
1678 khz = tsc_khz;
1679 per_cpu(cpu_tsc_khz, cpu) = khz;
1680 }
c8076604 1681 kvm_request_guest_time_update(vcpu);
313a3dc7
CO		 1682}
1683
1684void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu)
1685{
9327fd11 1686 kvm_put_guest_fpu(vcpu);
02daab21 1687 kvm_x86_ops->vcpu_put(vcpu);
313a3dc7
CO		 1688}
1689
07716717 1690static int is_efer_nx(void)
313a3dc7 1691{
e286e86e 1692 unsigned long long efer = 0;
313a3dc7 1693
e286e86e 1694 rdmsrl_safe(MSR_EFER, &efer);
07716717
DK		 1695 return efer & EFER_NX;
1696}
1697
1698static void cpuid_fix_nx_cap(struct kvm_vcpu *vcpu)
1699{
1700 int i;
1701 struct kvm_cpuid_entry2 *e, *entry;
1702
313a3dc7 1703 entry = NULL;
ad312c7c
ZX		 1704 for (i = 0; i < vcpu->arch.cpuid_nent; ++i) {
1705 e = &vcpu->arch.cpuid_entries[i];
313a3dc7
CO		 1706 if (e->function == 0x80000001) {
1707 entry = e;
1708 break;
1709 }
1710 }
07716717 1711 if (entry && (entry->edx & (1 << 20)) && !is_efer_nx()) {
313a3dc7
CO		 1712 entry->edx &= ~(1 << 20);
1713 printk(KERN_INFO "kvm: guest NX capability removed\n");
1714 }
1715}
1716
07716717 1717/* when an old userspace process fills a new kernel module */
313a3dc7
CO		 1718static int kvm_vcpu_ioctl_set_cpuid(struct kvm_vcpu *vcpu,
1719 struct kvm_cpuid *cpuid,
1720 struct kvm_cpuid_entry __user *entries)
07716717
DK		 1721{
1722 int r, i;
1723 struct kvm_cpuid_entry *cpuid_entries;
1724
1725 r = -E2BIG;
1726 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
1727 goto out;
1728 r = -ENOMEM;
1729 cpuid_entries = vmalloc(sizeof(struct kvm_cpuid_entry) * cpuid->nent);
1730 if (!cpuid_entries)
1731 goto out;
1732 r = -EFAULT;
1733 if (copy_from_user(cpuid_entries, entries,
1734 cpuid->nent * sizeof(struct kvm_cpuid_entry)))
1735 goto out_free;
1736 for (i = 0; i < cpuid->nent; i++) {
ad312c7c
ZX		 1737 vcpu->arch.cpuid_entries[i].function = cpuid_entries[i].function;
1738 vcpu->arch.cpuid_entries[i].eax = cpuid_entries[i].eax;
1739 vcpu->arch.cpuid_entries[i].ebx = cpuid_entries[i].ebx;
1740 vcpu->arch.cpuid_entries[i].ecx = cpuid_entries[i].ecx;
1741 vcpu->arch.cpuid_entries[i].edx = cpuid_entries[i].edx;
1742 vcpu->arch.cpuid_entries[i].index = 0;
1743 vcpu->arch.cpuid_entries[i].flags = 0;
1744 vcpu->arch.cpuid_entries[i].padding[0] = 0;
1745 vcpu->arch.cpuid_entries[i].padding[1] = 0;
1746 vcpu->arch.cpuid_entries[i].padding[2] = 0;
1747 }
1748 vcpu->arch.cpuid_nent = cpuid->nent;
07716717
DK		 1749 cpuid_fix_nx_cap(vcpu);
1750 r = 0;
fc61b800 1751 kvm_apic_set_version(vcpu);
0e851880 1752 kvm_x86_ops->cpuid_update(vcpu);
07716717
DK		 1753
1754out_free:
1755 vfree(cpuid_entries);
1756out:
1757 return r;
1758}
1759
1760static int kvm_vcpu_ioctl_set_cpuid2(struct kvm_vcpu *vcpu,
19355475
AS		 1761 struct kvm_cpuid2 *cpuid,
1762 struct kvm_cpuid_entry2 __user *entries)
313a3dc7
CO		 1763{
1764 int r;
1765
1766 r = -E2BIG;
1767 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
1768 goto out;
1769 r = -EFAULT;
ad312c7c 1770 if (copy_from_user(&vcpu->arch.cpuid_entries, entries,
07716717 1771 cpuid->nent * sizeof(struct kvm_cpuid_entry2)))
313a3dc7 1772 goto out;
ad312c7c 1773 vcpu->arch.cpuid_nent = cpuid->nent;
fc61b800 1774 kvm_apic_set_version(vcpu);
0e851880 1775 kvm_x86_ops->cpuid_update(vcpu);
313a3dc7
CO		 1776 return 0;
1777
1778out:
1779 return r;
1780}
1781
07716717 1782static int kvm_vcpu_ioctl_get_cpuid2(struct kvm_vcpu *vcpu,
19355475
AS		 1783 struct kvm_cpuid2 *cpuid,
1784 struct kvm_cpuid_entry2 __user *entries)
07716717
DK		 1785{
1786 int r;
1787
1788 r = -E2BIG;
ad312c7c 1789 if (cpuid->nent < vcpu->arch.cpuid_nent)
07716717
DK		 1790 goto out;
1791 r = -EFAULT;
ad312c7c 1792 if (copy_to_user(entries, &vcpu->arch.cpuid_entries,
19355475 1793 vcpu->arch.cpuid_nent * sizeof(struct kvm_cpuid_entry2)))
07716717
DK		 1794 goto out;
1795 return 0;
1796
1797out:
ad312c7c 1798 cpuid->nent = vcpu->arch.cpuid_nent;
07716717
DK		 1799 return r;
1800}
1801
07716717 1802static void do_cpuid_1_ent(struct kvm_cpuid_entry2 *entry, u32 function,
19355475 1803 u32 index)
07716717
DK		 1804{
1805 entry->function = function;
1806 entry->index = index;
1807 cpuid_count(entry->function, entry->index,
19355475 1808 &entry->eax, &entry->ebx, &entry->ecx, &entry->edx);
07716717
DK		 1809 entry->flags = 0;
1810}
1811
7faa4ee1
AK		 1812#define F(x) bit(X86_FEATURE_##x)
1813
07716717
DK		 1814static void do_cpuid_ent(struct kvm_cpuid_entry2 *entry, u32 function,
1815 u32 index, int *nent, int maxnent)
1816{
7faa4ee1 1817 unsigned f_nx = is_efer_nx() ? F(NX) : 0;
07716717 1818#ifdef CONFIG_X86_64
17cc3935
SY		 1819 unsigned f_gbpages = (kvm_x86_ops->get_lpage_level() == PT_PDPE_LEVEL)
1820 ? F(GBPAGES) : 0;
7faa4ee1
AK		 1821 unsigned f_lm = F(LM);
1822#else
17cc3935 1823 unsigned f_gbpages = 0;
7faa4ee1 1824 unsigned f_lm = 0;
07716717 1825#endif
4e47c7a6 1826 unsigned f_rdtscp = kvm_x86_ops->rdtscp_supported() ? F(RDTSCP) : 0;
7faa4ee1
AK		 1827
1828 /* cpuid 1.edx */
1829 const u32 kvm_supported_word0_x86_features =
1830 F(FPU) | F(VME) | F(DE) | F(PSE) |
1831 F(TSC) | F(MSR) | F(PAE) | F(MCE) |
1832 F(CX8) | F(APIC) | 0 /* Reserved */ | F(SEP) |
1833 F(MTRR) | F(PGE) | F(MCA) | F(CMOV) |
1834 F(PAT) | F(PSE36) | 0 /* PSN */ | F(CLFLSH) |
1835 0 /* Reserved, DS, ACPI */ | F(MMX) |
1836 F(FXSR) | F(XMM) | F(XMM2) | F(SELFSNOOP) |
1837 0 /* HTT, TM, Reserved, PBE */;
1838 /* cpuid 0x80000001.edx */
1839 const u32 kvm_supported_word1_x86_features =
1840 F(FPU) | F(VME) | F(DE) | F(PSE) |
1841 F(TSC) | F(MSR) | F(PAE) | F(MCE) |
1842 F(CX8) | F(APIC) | 0 /* Reserved */ | F(SYSCALL) |
1843 F(MTRR) | F(PGE) | F(MCA) | F(CMOV) |
1844 F(PAT) | F(PSE36) | 0 /* Reserved */ |
1845 f_nx | 0 /* Reserved */ | F(MMXEXT) | F(MMX) |
4e47c7a6 1846 F(FXSR) | F(FXSR_OPT) | f_gbpages | f_rdtscp |
7faa4ee1
AK		 1847 0 /* Reserved */ | f_lm | F(3DNOWEXT) | F(3DNOW);
1848 /* cpuid 1.ecx */
1849 const u32 kvm_supported_word4_x86_features =
d149c731
AK		 1850 F(XMM3) | 0 /* Reserved, DTES64, MONITOR */ |
1851 0 /* DS-CPL, VMX, SMX, EST */ |
1852 0 /* TM2 */ | F(SSSE3) | 0 /* CNXT-ID */ | 0 /* Reserved */ |
1853 0 /* Reserved */ | F(CX16) | 0 /* xTPR Update, PDCM */ |
1854 0 /* Reserved, DCA */ | F(XMM4_1) |
0105d1a5 1855 F(XMM4_2) | F(X2APIC) | F(MOVBE) | F(POPCNT) |
d149c731 1856 0 /* Reserved, XSAVE, OSXSAVE */;
7faa4ee1 1857 /* cpuid 0x80000001.ecx */
07716717 1858 const u32 kvm_supported_word6_x86_features =
7faa4ee1
AK		 1859 F(LAHF_LM) | F(CMP_LEGACY) | F(SVM) | 0 /* ExtApicSpace */ |
1860 F(CR8_LEGACY) | F(ABM) | F(SSE4A) | F(MISALIGNSSE) |
1861 F(3DNOWPREFETCH) | 0 /* OSVW */ | 0 /* IBS */ | F(SSE5) |
1862 0 /* SKINIT */ | 0 /* WDT */;
07716717 1863
19355475 1864 /* all calls to cpuid_count() should be made on the same cpu */
07716717
DK		 1865 get_cpu();
1866 do_cpuid_1_ent(entry, function, index);
1867 ++*nent;
1868
1869 switch (function) {
1870 case 0:
1871 entry->eax = min(entry->eax, (u32)0xb);
1872 break;
1873 case 1:
1874 entry->edx &= kvm_supported_word0_x86_features;
7faa4ee1 1875 entry->ecx &= kvm_supported_word4_x86_features;
0d1de2d9
GN		 1876 /* we support x2apic emulation even if host does not support
1877 * it since we emulate x2apic in software */
1878 entry->ecx |= F(X2APIC);
07716717
DK		 1879 break;
1880 /* function 2 entries are STATEFUL. That is, repeated cpuid commands
1881 * may return different values. This forces us to get_cpu() before
1882 * issuing the first command, and also to emulate this annoying behavior
1883 * in kvm_emulate_cpuid() using KVM_CPUID_FLAG_STATE_READ_NEXT */
1884 case 2: {
1885 int t, times = entry->eax & 0xff;
1886
1887 entry->flags |= KVM_CPUID_FLAG_STATEFUL_FUNC;
0fdf8e59 1888 entry->flags |= KVM_CPUID_FLAG_STATE_READ_NEXT;
07716717
DK		 1889 for (t = 1; t < times && *nent < maxnent; ++t) {
1890 do_cpuid_1_ent(&entry[t], function, 0);
1891 entry[t].flags |= KVM_CPUID_FLAG_STATEFUL_FUNC;
1892 ++*nent;
1893 }
1894 break;
1895 }
1896 /* function 4 and 0xb have additional index. */
1897 case 4: {
14af3f3c 1898 int i, cache_type;
07716717
DK		 1899
1900 entry->flags |= KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1901 /* read more entries until cache_type is zero */
14af3f3c
HH		 1902 for (i = 1; *nent < maxnent; ++i) {
1903 cache_type = entry[i - 1].eax & 0x1f;
07716717
DK		 1904 if (!cache_type)
1905 break;
14af3f3c
HH		 1906 do_cpuid_1_ent(&entry[i], function, i);
1907 entry[i].flags |=
07716717
DK		 1908 KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1909 ++*nent;
1910 }
1911 break;
1912 }
1913 case 0xb: {
14af3f3c 1914 int i, level_type;
07716717
DK		 1915
1916 entry->flags |= KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1917 /* read more entries until level_type is zero */
14af3f3c 1918 for (i = 1; *nent < maxnent; ++i) {
0853d2c1 1919 level_type = entry[i - 1].ecx & 0xff00;
07716717
DK		 1920 if (!level_type)
1921 break;
14af3f3c
HH		 1922 do_cpuid_1_ent(&entry[i], function, i);
1923 entry[i].flags |=
07716717
DK		 1924 KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1925 ++*nent;
1926 }
1927 break;
1928 }
1929 case 0x80000000:
1930 entry->eax = min(entry->eax, 0x8000001a);
1931 break;
1932 case 0x80000001:
1933 entry->edx &= kvm_supported_word1_x86_features;
1934 entry->ecx &= kvm_supported_word6_x86_features;
1935 break;
1936 }
1937 put_cpu();
1938}
1939
7faa4ee1
AK		 1940#undef F
1941
674eea0f 1942static int kvm_dev_ioctl_get_supported_cpuid(struct kvm_cpuid2 *cpuid,
19355475 1943 struct kvm_cpuid_entry2 __user *entries)
07716717
DK		 1944{
1945 struct kvm_cpuid_entry2 *cpuid_entries;
1946 int limit, nent = 0, r = -E2BIG;
1947 u32 func;
1948
1949 if (cpuid->nent < 1)
1950 goto out;
6a544355
AK		 1951 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
1952 cpuid->nent = KVM_MAX_CPUID_ENTRIES;
07716717
DK		 1953 r = -ENOMEM;
1954 cpuid_entries = vmalloc(sizeof(struct kvm_cpuid_entry2) * cpuid->nent);
1955 if (!cpuid_entries)
1956 goto out;
1957
1958 do_cpuid_ent(&cpuid_entries[0], 0, 0, &nent, cpuid->nent);
1959 limit = cpuid_entries[0].eax;
1960 for (func = 1; func <= limit && nent < cpuid->nent; ++func)
1961 do_cpuid_ent(&cpuid_entries[nent], func, 0,
19355475 1962 &nent, cpuid->nent);
07716717
DK		 1963 r = -E2BIG;
1964 if (nent >= cpuid->nent)
1965 goto out_free;
1966
1967 do_cpuid_ent(&cpuid_entries[nent], 0x80000000, 0, &nent, cpuid->nent);
1968 limit = cpuid_entries[nent - 1].eax;
1969 for (func = 0x80000001; func <= limit && nent < cpuid->nent; ++func)
1970 do_cpuid_ent(&cpuid_entries[nent], func, 0,
19355475 1971 &nent, cpuid->nent);
cb007648
MM		 1972 r = -E2BIG;
1973 if (nent >= cpuid->nent)
1974 goto out_free;
1975
07716717
DK		 1976 r = -EFAULT;
1977 if (copy_to_user(entries, cpuid_entries,
19355475 1978 nent * sizeof(struct kvm_cpuid_entry2)))
07716717
DK		 1979 goto out_free;
1980 cpuid->nent = nent;
1981 r = 0;
1982
1983out_free:
1984 vfree(cpuid_entries);
1985out:
1986 return r;
1987}
1988
313a3dc7
CO		 1989static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu,
1990 struct kvm_lapic_state *s)
1991{
1992 vcpu_load(vcpu);
ad312c7c 1993 memcpy(s->regs, vcpu->arch.apic->regs, sizeof *s);
313a3dc7
CO		 1994 vcpu_put(vcpu);
1995
1996 return 0;
1997}
1998
1999static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu,
2000 struct kvm_lapic_state *s)
2001{
2002 vcpu_load(vcpu);
ad312c7c 2003 memcpy(vcpu->arch.apic->regs, s->regs, sizeof *s);
313a3dc7 2004 kvm_apic_post_state_restore(vcpu);
cb142eb7 2005 update_cr8_intercept(vcpu);
313a3dc7
CO		 2006 vcpu_put(vcpu);
2007
2008 return 0;
2009}
2010
f77bc6a4
ZX		 2011static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu,
2012 struct kvm_interrupt *irq)
2013{
2014 if (irq->irq < 0 || irq->irq >= 256)
2015 return -EINVAL;
2016 if (irqchip_in_kernel(vcpu->kvm))
2017 return -ENXIO;
2018 vcpu_load(vcpu);
2019
66fd3f7f 2020 kvm_queue_interrupt(vcpu, irq->irq, false);
f77bc6a4
ZX		 2021
2022 vcpu_put(vcpu);
2023
2024 return 0;
2025}
2026
c4abb7c9
JK		 2027static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu)
2028{
2029 vcpu_load(vcpu);
2030 kvm_inject_nmi(vcpu);
2031 vcpu_put(vcpu);
2032
2033 return 0;
2034}
2035
b209749f
AK		 2036static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu,
2037 struct kvm_tpr_access_ctl *tac)
2038{
2039 if (tac->flags)
2040 return -EINVAL;
2041 vcpu->arch.tpr_access_reporting = !!tac->enabled;
2042 return 0;
2043}
2044
890ca9ae
HY		 2045static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu,
2046 u64 mcg_cap)
2047{
2048 int r;
2049 unsigned bank_num = mcg_cap & 0xff, bank;
2050
2051 r = -EINVAL;
a9e38c3e 2052 if (!bank_num || bank_num >= KVM_MAX_MCE_BANKS)
890ca9ae
HY		 2053 goto out;
2054 if (mcg_cap & ~(KVM_MCE_CAP_SUPPORTED | 0xff | 0xff0000))
2055 goto out;
2056 r = 0;
2057 vcpu->arch.mcg_cap = mcg_cap;
2058 /* Init IA32_MCG_CTL to all 1s */
2059 if (mcg_cap & MCG_CTL_P)
2060 vcpu->arch.mcg_ctl = ~(u64)0;
2061 /* Init IA32_MCi_CTL to all 1s */
2062 for (bank = 0; bank < bank_num; bank++)
2063 vcpu->arch.mce_banks[bank*4] = ~(u64)0;
2064out:
2065 return r;
2066}
2067
2068static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu,
2069 struct kvm_x86_mce *mce)
2070{
2071 u64 mcg_cap = vcpu->arch.mcg_cap;
2072 unsigned bank_num = mcg_cap & 0xff;
2073 u64 *banks = vcpu->arch.mce_banks;
2074
2075 if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL))
2076 return -EINVAL;
2077 /*
2078 * if IA32_MCG_CTL is not all 1s, the uncorrected error
2079 * reporting is disabled
2080 */
2081 if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) &&
2082 vcpu->arch.mcg_ctl != ~(u64)0)
2083 return 0;
2084 banks += 4 * mce->bank;
2085 /*
2086 * if IA32_MCi_CTL is not all 1s, the uncorrected error
2087 * reporting is disabled for the bank
2088 */
2089 if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0)
2090 return 0;
2091 if (mce->status & MCI_STATUS_UC) {
2092 if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) ||
fc78f519 2093 !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) {
890ca9ae
HY		 2094 printk(KERN_DEBUG "kvm: set_mce: "
2095 "injects mce exception while "
2096 "previous one is in progress!\n");
2097 set_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests);
2098 return 0;
2099 }
2100 if (banks[1] & MCI_STATUS_VAL)
2101 mce->status |= MCI_STATUS_OVER;
2102 banks[2] = mce->addr;
2103 banks[3] = mce->misc;
2104 vcpu->arch.mcg_status = mce->mcg_status;
2105 banks[1] = mce->status;
2106 kvm_queue_exception(vcpu, MC_VECTOR);
2107 } else if (!(banks[1] & MCI_STATUS_VAL)
2108 || !(banks[1] & MCI_STATUS_UC)) {
2109 if (banks[1] & MCI_STATUS_VAL)
2110 mce->status |= MCI_STATUS_OVER;
2111 banks[2] = mce->addr;
2112 banks[3] = mce->misc;
2113 banks[1] = mce->status;
2114 } else
2115 banks[1] |= MCI_STATUS_OVER;
2116 return 0;
2117}
2118
3cfc3092
JK		 2119static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu,
2120 struct kvm_vcpu_events *events)
2121{
2122 vcpu_load(vcpu);
2123
2124 events->exception.injected = vcpu->arch.exception.pending;
2125 events->exception.nr = vcpu->arch.exception.nr;
2126 events->exception.has_error_code = vcpu->arch.exception.has_error_code;
2127 events->exception.error_code = vcpu->arch.exception.error_code;
2128
2129 events->interrupt.injected = vcpu->arch.interrupt.pending;
2130 events->interrupt.nr = vcpu->arch.interrupt.nr;
2131 events->interrupt.soft = vcpu->arch.interrupt.soft;
2132
2133 events->nmi.injected = vcpu->arch.nmi_injected;
2134 events->nmi.pending = vcpu->arch.nmi_pending;
2135 events->nmi.masked = kvm_x86_ops->get_nmi_mask(vcpu);
2136
2137 events->sipi_vector = vcpu->arch.sipi_vector;
2138
dab4b911
JK		 2139 events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING
2140 | KVM_VCPUEVENT_VALID_SIPI_VECTOR);
3cfc3092
JK		 2141
2142 vcpu_put(vcpu);
2143}
2144
2145static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu,
2146 struct kvm_vcpu_events *events)
2147{
dab4b911
JK		 2148 if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING
2149 | KVM_VCPUEVENT_VALID_SIPI_VECTOR))
3cfc3092
JK		 2150 return -EINVAL;
2151
2152 vcpu_load(vcpu);
2153
2154 vcpu->arch.exception.pending = events->exception.injected;
2155 vcpu->arch.exception.nr = events->exception.nr;
2156 vcpu->arch.exception.has_error_code = events->exception.has_error_code;
2157 vcpu->arch.exception.error_code = events->exception.error_code;
2158
2159 vcpu->arch.interrupt.pending = events->interrupt.injected;
2160 vcpu->arch.interrupt.nr = events->interrupt.nr;
2161 vcpu->arch.interrupt.soft = events->interrupt.soft;
2162 if (vcpu->arch.interrupt.pending && irqchip_in_kernel(vcpu->kvm))
2163 kvm_pic_clear_isr_ack(vcpu->kvm);
2164
2165 vcpu->arch.nmi_injected = events->nmi.injected;
dab4b911
JK		 2166 if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING)
2167 vcpu->arch.nmi_pending = events->nmi.pending;
3cfc3092
JK		 2168 kvm_x86_ops->set_nmi_mask(vcpu, events->nmi.masked);
2169
dab4b911
JK		 2170 if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR)
2171 vcpu->arch.sipi_vector = events->sipi_vector;
3cfc3092
JK		 2172
2173 vcpu_put(vcpu);
2174
2175 return 0;
2176}
2177
313a3dc7
CO		 2178long kvm_arch_vcpu_ioctl(struct file *filp,
2179 unsigned int ioctl, unsigned long arg)
2180{
2181 struct kvm_vcpu *vcpu = filp->private_data;
2182 void __user *argp = (void __user *)arg;
2183 int r;
b772ff36 2184 struct kvm_lapic_state *lapic = NULL;
313a3dc7
CO		 2185
2186 switch (ioctl) {
2187 case KVM_GET_LAPIC: {
2204ae3c
MT		 2188 r = -EINVAL;
2189 if (!vcpu->arch.apic)
2190 goto out;
b772ff36 2191 lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
313a3dc7 2192
b772ff36
DH		 2193 r = -ENOMEM;
2194 if (!lapic)
2195 goto out;
2196 r = kvm_vcpu_ioctl_get_lapic(vcpu, lapic);
313a3dc7
CO		 2197 if (r)
2198 goto out;
2199 r = -EFAULT;
b772ff36 2200 if (copy_to_user(argp, lapic, sizeof(struct kvm_lapic_state)))
313a3dc7
CO		 2201 goto out;
2202 r = 0;
2203 break;
2204 }
2205 case KVM_SET_LAPIC: {
2204ae3c
MT		 2206 r = -EINVAL;
2207 if (!vcpu->arch.apic)
2208 goto out;
b772ff36
DH		 2209 lapic = kmalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
2210 r = -ENOMEM;
2211 if (!lapic)
2212 goto out;
313a3dc7 2213 r = -EFAULT;
b772ff36 2214 if (copy_from_user(lapic, argp, sizeof(struct kvm_lapic_state)))
313a3dc7 2215 goto out;
b772ff36 2216 r = kvm_vcpu_ioctl_set_lapic(vcpu, lapic);
313a3dc7
CO		 2217 if (r)
2218 goto out;
2219 r = 0;
2220 break;
2221 }
f77bc6a4
ZX		 2222 case KVM_INTERRUPT: {
2223 struct kvm_interrupt irq;
2224
2225 r = -EFAULT;
2226 if (copy_from_user(&irq, argp, sizeof irq))
2227 goto out;
2228 r = kvm_vcpu_ioctl_interrupt(vcpu, &irq);
2229 if (r)
2230 goto out;
2231 r = 0;
2232 break;
2233 }
c4abb7c9
JK		 2234 case KVM_NMI: {
2235 r = kvm_vcpu_ioctl_nmi(vcpu);
2236 if (r)
2237 goto out;
2238 r = 0;
2239 break;
2240 }
313a3dc7
CO		 2241 case KVM_SET_CPUID: {
2242 struct kvm_cpuid __user *cpuid_arg = argp;
2243 struct kvm_cpuid cpuid;
2244
2245 r = -EFAULT;
2246 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2247 goto out;
2248 r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries);
2249 if (r)
2250 goto out;
2251 break;
2252 }
07716717
DK		 2253 case KVM_SET_CPUID2: {
2254 struct kvm_cpuid2 __user *cpuid_arg = argp;
2255 struct kvm_cpuid2 cpuid;
2256
2257 r = -EFAULT;
2258 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2259 goto out;
2260 r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,
19355475 2261 cpuid_arg->entries);
07716717
DK		 2262 if (r)
2263 goto out;
2264 break;
2265 }
2266 case KVM_GET_CPUID2: {
2267 struct kvm_cpuid2 __user *cpuid_arg = argp;
2268 struct kvm_cpuid2 cpuid;
2269
2270 r = -EFAULT;
2271 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2272 goto out;
2273 r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,
19355475 2274 cpuid_arg->entries);
07716717
DK		 2275 if (r)
2276 goto out;
2277 r = -EFAULT;
2278 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
2279 goto out;
2280 r = 0;
2281 break;
2282 }
313a3dc7
CO		 2283 case KVM_GET_MSRS:
2284 r = msr_io(vcpu, argp, kvm_get_msr, 1);
2285 break;
2286 case KVM_SET_MSRS:
2287 r = msr_io(vcpu, argp, do_set_msr, 0);
2288 break;
b209749f
AK		 2289 case KVM_TPR_ACCESS_REPORTING: {
2290 struct kvm_tpr_access_ctl tac;
2291
2292 r = -EFAULT;
2293 if (copy_from_user(&tac, argp, sizeof tac))
2294 goto out;
2295 r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac);
2296 if (r)
2297 goto out;
2298 r = -EFAULT;
2299 if (copy_to_user(argp, &tac, sizeof tac))
2300 goto out;
2301 r = 0;
2302 break;
2303 };
b93463aa
AK		 2304 case KVM_SET_VAPIC_ADDR: {
2305 struct kvm_vapic_addr va;
2306
2307 r = -EINVAL;
2308 if (!irqchip_in_kernel(vcpu->kvm))
2309 goto out;
2310 r = -EFAULT;
2311 if (copy_from_user(&va, argp, sizeof va))
2312 goto out;
2313 r = 0;
2314 kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr);
2315 break;
2316 }
890ca9ae
HY		 2317 case KVM_X86_SETUP_MCE: {
2318 u64 mcg_cap;
2319
2320 r = -EFAULT;
2321 if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap))
2322 goto out;
2323 r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap);
2324 break;
2325 }
2326 case KVM_X86_SET_MCE: {
2327 struct kvm_x86_mce mce;
2328
2329 r = -EFAULT;
2330 if (copy_from_user(&mce, argp, sizeof mce))
2331 goto out;
2332 r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce);
2333 break;
2334 }
3cfc3092
JK		 2335 case KVM_GET_VCPU_EVENTS: {
2336 struct kvm_vcpu_events events;
2337
2338 kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events);
2339
2340 r = -EFAULT;
2341 if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events)))
2342 break;
2343 r = 0;
2344 break;
2345 }
2346 case KVM_SET_VCPU_EVENTS: {
2347 struct kvm_vcpu_events events;
2348
2349 r = -EFAULT;
2350 if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events)))
2351 break;
2352
2353 r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events);
2354 break;
2355 }
313a3dc7
CO		 2356 default:
2357 r = -EINVAL;
2358 }
2359out:
7a6ce84c 2360 kfree(lapic);
313a3dc7
CO		 2361 return r;
2362}
2363
1fe779f8
CO		 2364static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr)
2365{
2366 int ret;
2367
2368 if (addr > (unsigned int)(-3 * PAGE_SIZE))
2369 return -1;
2370 ret = kvm_x86_ops->set_tss_addr(kvm, addr);
2371 return ret;
2372}
2373
b927a3ce
SY		 2374static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm,
2375 u64 ident_addr)
2376{
2377 kvm->arch.ept_identity_map_addr = ident_addr;
2378 return 0;
2379}
2380
1fe779f8
CO		 2381static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm,
2382 u32 kvm_nr_mmu_pages)
2383{
2384 if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES)
2385 return -EINVAL;
2386
79fac95e 2387 mutex_lock(&kvm->slots_lock);
7c8a83b7 2388 spin_lock(&kvm->mmu_lock);
1fe779f8
CO		 2389
2390 kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages);
f05e70ac 2391 kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages;
1fe779f8 2392
7c8a83b7 2393 spin_unlock(&kvm->mmu_lock);
79fac95e 2394 mutex_unlock(&kvm->slots_lock);
1fe779f8
CO		 2395 return 0;
2396}
2397
2398static int kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm)
2399{
f05e70ac 2400 return kvm->arch.n_alloc_mmu_pages;
1fe779f8
CO		 2401}
2402
a983fb23
MT		 2403gfn_t unalias_gfn_instantiation(struct kvm *kvm, gfn_t gfn)
2404{
2405 int i;
2406 struct kvm_mem_alias *alias;
2407 struct kvm_mem_aliases *aliases;
2408
2409 aliases = rcu_dereference(kvm->arch.aliases);
2410
2411 for (i = 0; i < aliases->naliases; ++i) {
2412 alias = &aliases->aliases[i];
2413 if (alias->flags & KVM_ALIAS_INVALID)
2414 continue;
2415 if (gfn >= alias->base_gfn
2416 && gfn < alias->base_gfn + alias->npages)
2417 return alias->target_gfn + gfn - alias->base_gfn;
2418 }
2419 return gfn;
2420}
2421
e9f85cde
ZX		 2422gfn_t unalias_gfn(struct kvm *kvm, gfn_t gfn)
2423{
2424 int i;
2425 struct kvm_mem_alias *alias;
a983fb23
MT		 2426 struct kvm_mem_aliases *aliases;
2427
2428 aliases = rcu_dereference(kvm->arch.aliases);
e9f85cde 2429
fef9cce0
MT		 2430 for (i = 0; i < aliases->naliases; ++i) {
2431 alias = &aliases->aliases[i];
e9f85cde
ZX		 2432 if (gfn >= alias->base_gfn
2433 && gfn < alias->base_gfn + alias->npages)
2434 return alias->target_gfn + gfn - alias->base_gfn;
2435 }
2436 return gfn;
2437}
2438
1fe779f8
CO		 2439/*
2440 * Set a new alias region. Aliases map a portion of physical memory into
2441 * another portion. This is useful for memory windows, for example the PC
2442 * VGA region.
2443 */
2444static int kvm_vm_ioctl_set_memory_alias(struct kvm *kvm,
2445 struct kvm_memory_alias *alias)
2446{
2447 int r, n;
2448 struct kvm_mem_alias *p;
a983fb23 2449 struct kvm_mem_aliases *aliases, *old_aliases;
1fe779f8
CO		 2450
2451 r = -EINVAL;
2452 /* General sanity checks */
2453 if (alias->memory_size & (PAGE_SIZE - 1))
2454 goto out;
2455 if (alias->guest_phys_addr & (PAGE_SIZE - 1))
2456 goto out;
2457 if (alias->slot >= KVM_ALIAS_SLOTS)
2458 goto out;
2459 if (alias->guest_phys_addr + alias->memory_size
2460 < alias->guest_phys_addr)
2461 goto out;
2462 if (alias->target_phys_addr + alias->memory_size
2463 < alias->target_phys_addr)
2464 goto out;
2465
a983fb23
MT		 2466 r = -ENOMEM;
2467 aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
2468 if (!aliases)
2469 goto out;
2470
79fac95e 2471 mutex_lock(&kvm->slots_lock);
1fe779f8 2472
a983fb23
MT		 2473 /* invalidate any gfn reference in case of deletion/shrinking */
2474 memcpy(aliases, kvm->arch.aliases, sizeof(struct kvm_mem_aliases));
2475 aliases->aliases[alias->slot].flags |= KVM_ALIAS_INVALID;
2476 old_aliases = kvm->arch.aliases;
2477 rcu_assign_pointer(kvm->arch.aliases, aliases);
2478 synchronize_srcu_expedited(&kvm->srcu);
2479 kvm_mmu_zap_all(kvm);
2480 kfree(old_aliases);
2481
2482 r = -ENOMEM;
2483 aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
2484 if (!aliases)
2485 goto out_unlock;
2486
2487 memcpy(aliases, kvm->arch.aliases, sizeof(struct kvm_mem_aliases));
fef9cce0
MT		 2488
2489 p = &aliases->aliases[alias->slot];
1fe779f8
CO		 2490 p->base_gfn = alias->guest_phys_addr >> PAGE_SHIFT;
2491 p->npages = alias->memory_size >> PAGE_SHIFT;
2492 p->target_gfn = alias->target_phys_addr >> PAGE_SHIFT;
a983fb23 2493 p->flags &= ~(KVM_ALIAS_INVALID);
1fe779f8
CO		 2494
2495 for (n = KVM_ALIAS_SLOTS; n > 0; --n)
fef9cce0 2496 if (aliases->aliases[n - 1].npages)
1fe779f8 2497 break;
fef9cce0 2498 aliases->naliases = n;
1fe779f8 2499
a983fb23
MT		 2500 old_aliases = kvm->arch.aliases;
2501 rcu_assign_pointer(kvm->arch.aliases, aliases);
2502 synchronize_srcu_expedited(&kvm->srcu);
2503 kfree(old_aliases);
2504 r = 0;
1fe779f8 2505
a983fb23 2506out_unlock:
79fac95e 2507 mutex_unlock(&kvm->slots_lock);
1fe779f8
CO		 2508out:
2509 return r;
2510}
2511
2512static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
2513{
2514 int r;
2515
2516 r = 0;
2517 switch (chip->chip_id) {
2518 case KVM_IRQCHIP_PIC_MASTER:
2519 memcpy(&chip->chip.pic,
2520 &pic_irqchip(kvm)->pics[0],
2521 sizeof(struct kvm_pic_state));
2522 break;
2523 case KVM_IRQCHIP_PIC_SLAVE:
2524 memcpy(&chip->chip.pic,
2525 &pic_irqchip(kvm)->pics[1],
2526 sizeof(struct kvm_pic_state));
2527 break;
2528 case KVM_IRQCHIP_IOAPIC:
eba0226b 2529 r = kvm_get_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 2530 break;
2531 default:
2532 r = -EINVAL;
2533 break;
2534 }
2535 return r;
2536}
2537
2538static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
2539{
2540 int r;
2541
2542 r = 0;
2543 switch (chip->chip_id) {
2544 case KVM_IRQCHIP_PIC_MASTER:
894a9c55 2545 spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 2546 memcpy(&pic_irqchip(kvm)->pics[0],
2547 &chip->chip.pic,
2548 sizeof(struct kvm_pic_state));
894a9c55 2549 spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 2550 break;
2551 case KVM_IRQCHIP_PIC_SLAVE:
894a9c55 2552 spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 2553 memcpy(&pic_irqchip(kvm)->pics[1],
2554 &chip->chip.pic,
2555 sizeof(struct kvm_pic_state));
894a9c55 2556 spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 2557 break;
2558 case KVM_IRQCHIP_IOAPIC:
eba0226b 2559 r = kvm_set_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 2560 break;
2561 default:
2562 r = -EINVAL;
2563 break;
2564 }
2565 kvm_pic_update_irq(pic_irqchip(kvm));
2566 return r;
2567}
2568
e0f63cb9
SY		 2569static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps)
2570{
2571 int r = 0;
2572
894a9c55 2573 mutex_lock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9 2574 memcpy(ps, &kvm->arch.vpit->pit_state, sizeof(struct kvm_pit_state));
894a9c55 2575 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9
SY		 2576 return r;
2577}
2578
2579static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps)
2580{
2581 int r = 0;
2582
894a9c55 2583 mutex_lock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9 2584 memcpy(&kvm->arch.vpit->pit_state, ps, sizeof(struct kvm_pit_state));
e9f42757
BK		 2585 kvm_pit_load_count(kvm, 0, ps->channels[0].count, 0);
2586 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2587 return r;
2588}
2589
2590static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
2591{
2592 int r = 0;
2593
2594 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2595 memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels,
2596 sizeof(ps->channels));
2597 ps->flags = kvm->arch.vpit->pit_state.flags;
2598 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2599 return r;
2600}
2601
2602static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
2603{
2604 int r = 0, start = 0;
2605 u32 prev_legacy, cur_legacy;
2606 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2607 prev_legacy = kvm->arch.vpit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY;
2608 cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY;
2609 if (!prev_legacy && cur_legacy)
2610 start = 1;
2611 memcpy(&kvm->arch.vpit->pit_state.channels, &ps->channels,
2612 sizeof(kvm->arch.vpit->pit_state.channels));
2613 kvm->arch.vpit->pit_state.flags = ps->flags;
2614 kvm_pit_load_count(kvm, 0, kvm->arch.vpit->pit_state.channels[0].count, start);
894a9c55 2615 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9
SY		 2616 return r;
2617}
2618
52d939a0
MT		 2619static int kvm_vm_ioctl_reinject(struct kvm *kvm,
2620 struct kvm_reinject_control *control)
2621{
2622 if (!kvm->arch.vpit)
2623 return -ENXIO;
894a9c55 2624 mutex_lock(&kvm->arch.vpit->pit_state.lock);
52d939a0 2625 kvm->arch.vpit->pit_state.pit_timer.reinject = control->pit_reinject;
894a9c55 2626 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
52d939a0
MT		 2627 return 0;
2628}
2629
5bb064dc
ZX		 2630/*
2631 * Get (and clear) the dirty memory log for a memory slot.
2632 */
2633int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm,
2634 struct kvm_dirty_log *log)
2635{
b050b015 2636 int r, n, i;
5bb064dc 2637 struct kvm_memory_slot *memslot;
b050b015
MT		 2638 unsigned long is_dirty = 0;
2639 unsigned long *dirty_bitmap = NULL;
5bb064dc 2640
79fac95e 2641 mutex_lock(&kvm->slots_lock);
5bb064dc 2642
b050b015
MT		 2643 r = -EINVAL;
2644 if (log->slot >= KVM_MEMORY_SLOTS)
2645 goto out;
2646
2647 memslot = &kvm->memslots->memslots[log->slot];
2648 r = -ENOENT;
2649 if (!memslot->dirty_bitmap)
2650 goto out;
2651
2652 n = ALIGN(memslot->npages, BITS_PER_LONG) / 8;
2653
2654 r = -ENOMEM;
2655 dirty_bitmap = vmalloc(n);
2656 if (!dirty_bitmap)
5bb064dc 2657 goto out;
b050b015
MT		 2658 memset(dirty_bitmap, 0, n);
2659
2660 for (i = 0; !is_dirty && i < n/sizeof(long); i++)
2661 is_dirty = memslot->dirty_bitmap[i];
5bb064dc
ZX		 2662
2663 /* If nothing is dirty, don't bother messing with page tables. */
2664 if (is_dirty) {
b050b015
MT		 2665 struct kvm_memslots *slots, *old_slots;
2666
7c8a83b7 2667 spin_lock(&kvm->mmu_lock);
5bb064dc 2668 kvm_mmu_slot_remove_write_access(kvm, log->slot);
7c8a83b7 2669 spin_unlock(&kvm->mmu_lock);
b050b015
MT		 2670
2671 slots = kzalloc(sizeof(struct kvm_memslots), GFP_KERNEL);
2672 if (!slots)
2673 goto out_free;
2674
2675 memcpy(slots, kvm->memslots, sizeof(struct kvm_memslots));
2676 slots->memslots[log->slot].dirty_bitmap = dirty_bitmap;
2677
2678 old_slots = kvm->memslots;
2679 rcu_assign_pointer(kvm->memslots, slots);
2680 synchronize_srcu_expedited(&kvm->srcu);
2681 dirty_bitmap = old_slots->memslots[log->slot].dirty_bitmap;
2682 kfree(old_slots);
5bb064dc 2683 }
b050b015 2684
5bb064dc 2685 r = 0;
b050b015
MT		 2686 if (copy_to_user(log->dirty_bitmap, dirty_bitmap, n))
2687 r = -EFAULT;
2688out_free:
2689 vfree(dirty_bitmap);
5bb064dc 2690out:
79fac95e 2691 mutex_unlock(&kvm->slots_lock);
5bb064dc
ZX		 2692 return r;
2693}
2694
1fe779f8
CO		 2695long kvm_arch_vm_ioctl(struct file *filp,
2696 unsigned int ioctl, unsigned long arg)
2697{
2698 struct kvm *kvm = filp->private_data;
2699 void __user *argp = (void __user *)arg;
367e1319 2700 int r = -ENOTTY;
f0d66275
DH		 2701 /*
2702 * This union makes it completely explicit to gcc-3.x
2703 * that these two variables' stack usage should be
2704 * combined, not added together.
2705 */
2706 union {
2707 struct kvm_pit_state ps;
e9f42757 2708 struct kvm_pit_state2 ps2;
f0d66275 2709 struct kvm_memory_alias alias;
c5ff41ce 2710 struct kvm_pit_config pit_config;
f0d66275 2711 } u;
1fe779f8
CO		 2712
2713 switch (ioctl) {
2714 case KVM_SET_TSS_ADDR:
2715 r = kvm_vm_ioctl_set_tss_addr(kvm, arg);
2716 if (r < 0)
2717 goto out;
2718 break;
b927a3ce
SY		 2719 case KVM_SET_IDENTITY_MAP_ADDR: {
2720 u64 ident_addr;
2721
2722 r = -EFAULT;
2723 if (copy_from_user(&ident_addr, argp, sizeof ident_addr))
2724 goto out;
2725 r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr);
2726 if (r < 0)
2727 goto out;
2728 break;
2729 }
1fe779f8
CO		 2730 case KVM_SET_MEMORY_REGION: {
2731 struct kvm_memory_region kvm_mem;
2732 struct kvm_userspace_memory_region kvm_userspace_mem;
2733
2734 r = -EFAULT;
2735 if (copy_from_user(&kvm_mem, argp, sizeof kvm_mem))
2736 goto out;
2737 kvm_userspace_mem.slot = kvm_mem.slot;
2738 kvm_userspace_mem.flags = kvm_mem.flags;
2739 kvm_userspace_mem.guest_phys_addr = kvm_mem.guest_phys_addr;
2740 kvm_userspace_mem.memory_size = kvm_mem.memory_size;
2741 r = kvm_vm_ioctl_set_memory_region(kvm, &kvm_userspace_mem, 0);
2742 if (r)
2743 goto out;
2744 break;
2745 }
2746 case KVM_SET_NR_MMU_PAGES:
2747 r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg);
2748 if (r)
2749 goto out;
2750 break;
2751 case KVM_GET_NR_MMU_PAGES:
2752 r = kvm_vm_ioctl_get_nr_mmu_pages(kvm);
2753 break;
f0d66275 2754 case KVM_SET_MEMORY_ALIAS:
1fe779f8 2755 r = -EFAULT;
f0d66275 2756 if (copy_from_user(&u.alias, argp, sizeof(struct kvm_memory_alias)))
1fe779f8 2757 goto out;
f0d66275 2758 r = kvm_vm_ioctl_set_memory_alias(kvm, &u.alias);
1fe779f8
CO		 2759 if (r)
2760 goto out;
2761 break;
3ddea128
MT		 2762 case KVM_CREATE_IRQCHIP: {
2763 struct kvm_pic *vpic;
2764
2765 mutex_lock(&kvm->lock);
2766 r = -EEXIST;
2767 if (kvm->arch.vpic)
2768 goto create_irqchip_unlock;
1fe779f8 2769 r = -ENOMEM;
3ddea128
MT		 2770 vpic = kvm_create_pic(kvm);
2771 if (vpic) {
1fe779f8
CO		 2772 r = kvm_ioapic_init(kvm);
2773 if (r) {
72bb2fcd
WY		 2774 kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,
2775 &vpic->dev);
3ddea128
MT		 2776 kfree(vpic);
2777 goto create_irqchip_unlock;
1fe779f8
CO		 2778 }
2779 } else
3ddea128
MT		 2780 goto create_irqchip_unlock;
2781 smp_wmb();
2782 kvm->arch.vpic = vpic;
2783 smp_wmb();
399ec807
AK		 2784 r = kvm_setup_default_irq_routing(kvm);
2785 if (r) {
3ddea128 2786 mutex_lock(&kvm->irq_lock);
72bb2fcd
WY		 2787 kvm_ioapic_destroy(kvm);
2788 kvm_destroy_pic(kvm);
3ddea128 2789 mutex_unlock(&kvm->irq_lock);
399ec807 2790 }
3ddea128
MT		 2791 create_irqchip_unlock:
2792 mutex_unlock(&kvm->lock);
1fe779f8 2793 break;
3ddea128 2794 }
7837699f 2795 case KVM_CREATE_PIT:
c5ff41ce
JK		 2796 u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY;
2797 goto create_pit;
2798 case KVM_CREATE_PIT2:
2799 r = -EFAULT;
2800 if (copy_from_user(&u.pit_config, argp,
2801 sizeof(struct kvm_pit_config)))
2802 goto out;
2803 create_pit:
79fac95e 2804 mutex_lock(&kvm->slots_lock);
269e05e4
AK		 2805 r = -EEXIST;
2806 if (kvm->arch.vpit)
2807 goto create_pit_unlock;
7837699f 2808 r = -ENOMEM;
c5ff41ce 2809 kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags);
7837699f
SY		 2810 if (kvm->arch.vpit)
2811 r = 0;
269e05e4 2812 create_pit_unlock:
79fac95e 2813 mutex_unlock(&kvm->slots_lock);
7837699f 2814 break;
4925663a 2815 case KVM_IRQ_LINE_STATUS:
1fe779f8
CO		 2816 case KVM_IRQ_LINE: {
2817 struct kvm_irq_level irq_event;
2818
2819 r = -EFAULT;
2820 if (copy_from_user(&irq_event, argp, sizeof irq_event))
2821 goto out;
2822 if (irqchip_in_kernel(kvm)) {
4925663a 2823 __s32 status;
4925663a
GN		 2824 status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,
2825 irq_event.irq, irq_event.level);
4925663a
GN		 2826 if (ioctl == KVM_IRQ_LINE_STATUS) {
2827 irq_event.status = status;
2828 if (copy_to_user(argp, &irq_event,
2829 sizeof irq_event))
2830 goto out;
2831 }
1fe779f8
CO		 2832 r = 0;
2833 }
2834 break;
2835 }
2836 case KVM_GET_IRQCHIP: {
2837 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
f0d66275 2838 struct kvm_irqchip *chip = kmalloc(sizeof(*chip), GFP_KERNEL);
1fe779f8 2839
f0d66275
DH		 2840 r = -ENOMEM;
2841 if (!chip)
1fe779f8 2842 goto out;
f0d66275
DH		 2843 r = -EFAULT;
2844 if (copy_from_user(chip, argp, sizeof *chip))
2845 goto get_irqchip_out;
1fe779f8
CO		 2846 r = -ENXIO;
2847 if (!irqchip_in_kernel(kvm))
f0d66275
DH		 2848 goto get_irqchip_out;
2849 r = kvm_vm_ioctl_get_irqchip(kvm, chip);
1fe779f8 2850 if (r)
f0d66275 2851 goto get_irqchip_out;
1fe779f8 2852 r = -EFAULT;
f0d66275
DH		 2853 if (copy_to_user(argp, chip, sizeof *chip))
2854 goto get_irqchip_out;
1fe779f8 2855 r = 0;
f0d66275
DH		 2856 get_irqchip_out:
2857 kfree(chip);
2858 if (r)
2859 goto out;
1fe779f8
CO		 2860 break;
2861 }
2862 case KVM_SET_IRQCHIP: {
2863 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
f0d66275 2864 struct kvm_irqchip *chip = kmalloc(sizeof(*chip), GFP_KERNEL);
1fe779f8 2865
f0d66275
DH		 2866 r = -ENOMEM;
2867 if (!chip)
1fe779f8 2868 goto out;
f0d66275
DH		 2869 r = -EFAULT;
2870 if (copy_from_user(chip, argp, sizeof *chip))
2871 goto set_irqchip_out;
1fe779f8
CO		 2872 r = -ENXIO;
2873 if (!irqchip_in_kernel(kvm))
f0d66275
DH		 2874 goto set_irqchip_out;
2875 r = kvm_vm_ioctl_set_irqchip(kvm, chip);
1fe779f8 2876 if (r)
f0d66275 2877 goto set_irqchip_out;
1fe779f8 2878 r = 0;
f0d66275
DH		 2879 set_irqchip_out:
2880 kfree(chip);
2881 if (r)
2882 goto out;
1fe779f8
CO		 2883 break;
2884 }
e0f63cb9 2885 case KVM_GET_PIT: {
e0f63cb9 2886 r = -EFAULT;
f0d66275 2887 if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 2888 goto out;
2889 r = -ENXIO;
2890 if (!kvm->arch.vpit)
2891 goto out;
f0d66275 2892 r = kvm_vm_ioctl_get_pit(kvm, &u.ps);
e0f63cb9
SY		 2893 if (r)
2894 goto out;
2895 r = -EFAULT;
f0d66275 2896 if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 2897 goto out;
2898 r = 0;
2899 break;
2900 }
2901 case KVM_SET_PIT: {
e0f63cb9 2902 r = -EFAULT;
f0d66275 2903 if (copy_from_user(&u.ps, argp, sizeof u.ps))
e0f63cb9
SY		 2904 goto out;
2905 r = -ENXIO;
2906 if (!kvm->arch.vpit)
2907 goto out;
f0d66275 2908 r = kvm_vm_ioctl_set_pit(kvm, &u.ps);
e0f63cb9
SY		 2909 if (r)
2910 goto out;
2911 r = 0;
2912 break;
2913 }
e9f42757
BK		 2914 case KVM_GET_PIT2: {
2915 r = -ENXIO;
2916 if (!kvm->arch.vpit)
2917 goto out;
2918 r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2);
2919 if (r)
2920 goto out;
2921 r = -EFAULT;
2922 if (copy_to_user(argp, &u.ps2, sizeof(u.ps2)))
2923 goto out;
2924 r = 0;
2925 break;
2926 }
2927 case KVM_SET_PIT2: {
2928 r = -EFAULT;
2929 if (copy_from_user(&u.ps2, argp, sizeof(u.ps2)))
2930 goto out;
2931 r = -ENXIO;
2932 if (!kvm->arch.vpit)
2933 goto out;
2934 r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2);
2935 if (r)
2936 goto out;
2937 r = 0;
2938 break;
2939 }
52d939a0
MT		 2940 case KVM_REINJECT_CONTROL: {
2941 struct kvm_reinject_control control;
2942 r = -EFAULT;
2943 if (copy_from_user(&control, argp, sizeof(control)))
2944 goto out;
2945 r = kvm_vm_ioctl_reinject(kvm, &control);
2946 if (r)
2947 goto out;
2948 r = 0;
2949 break;
2950 }
ffde22ac
ES		 2951 case KVM_XEN_HVM_CONFIG: {
2952 r = -EFAULT;
2953 if (copy_from_user(&kvm->arch.xen_hvm_config, argp,
2954 sizeof(struct kvm_xen_hvm_config)))
2955 goto out;
2956 r = -EINVAL;
2957 if (kvm->arch.xen_hvm_config.flags)
2958 goto out;
2959 r = 0;
2960 break;
2961 }
afbcf7ab
GC		 2962 case KVM_SET_CLOCK: {
2963 struct timespec now;
2964 struct kvm_clock_data user_ns;
2965 u64 now_ns;
2966 s64 delta;
2967
2968 r = -EFAULT;
2969 if (copy_from_user(&user_ns, argp, sizeof(user_ns)))
2970 goto out;
2971
2972 r = -EINVAL;
2973 if (user_ns.flags)
2974 goto out;
2975
2976 r = 0;
2977 ktime_get_ts(&now);
2978 now_ns = timespec_to_ns(&now);
2979 delta = user_ns.clock - now_ns;
2980 kvm->arch.kvmclock_offset = delta;
2981 break;
2982 }
2983 case KVM_GET_CLOCK: {
2984 struct timespec now;
2985 struct kvm_clock_data user_ns;
2986 u64 now_ns;
2987
2988 ktime_get_ts(&now);
2989 now_ns = timespec_to_ns(&now);
2990 user_ns.clock = kvm->arch.kvmclock_offset + now_ns;
2991 user_ns.flags = 0;
2992
2993 r = -EFAULT;
2994 if (copy_to_user(argp, &user_ns, sizeof(user_ns)))
2995 goto out;
2996 r = 0;
2997 break;
2998 }
2999
1fe779f8
CO		 3000 default:
3001 ;
3002 }
3003out:
3004 return r;
3005}
3006
a16b043c 3007static void kvm_init_msr_list(void)
043405e1
CO		 3008{
3009 u32 dummy[2];
3010 unsigned i, j;
3011
e3267cbb
GC		 3012 /* skip the first msrs in the list. KVM-specific */
3013 for (i = j = KVM_SAVE_MSRS_BEGIN; i < ARRAY_SIZE(msrs_to_save); i++) {
043405e1
CO		 3014 if (rdmsr_safe(msrs_to_save[i], &dummy[0], &dummy[1]) < 0)
3015 continue;
3016 if (j < i)
3017 msrs_to_save[j] = msrs_to_save[i];
3018 j++;
3019 }
3020 num_msrs_to_save = j;
3021}
3022
bda9020e
MT		 3023static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len,
3024 const void *v)
bbd9b64e 3025{
bda9020e
MT		 3026 if (vcpu->arch.apic &&
3027 !kvm_iodevice_write(&vcpu->arch.apic->dev, addr, len, v))
3028 return 0;
bbd9b64e 3029
e93f8a0f 3030 return kvm_io_bus_write(vcpu->kvm, KVM_MMIO_BUS, addr, len, v);
bbd9b64e
CO		 3031}
3032
bda9020e 3033static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v)
bbd9b64e 3034{
bda9020e
MT		 3035 if (vcpu->arch.apic &&
3036 !kvm_iodevice_read(&vcpu->arch.apic->dev, addr, len, v))
3037 return 0;
bbd9b64e 3038
e93f8a0f 3039 return kvm_io_bus_read(vcpu->kvm, KVM_MMIO_BUS, addr, len, v);
bbd9b64e
CO		 3040}
3041
cded19f3
HE		 3042static int kvm_read_guest_virt(gva_t addr, void *val, unsigned int bytes,
3043 struct kvm_vcpu *vcpu)
bbd9b64e
CO		 3044{
3045 void *data = val;
10589a46 3046 int r = X86EMUL_CONTINUE;
bbd9b64e
CO		 3047
3048 while (bytes) {
ad312c7c 3049 gpa_t gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr);
bbd9b64e 3050 unsigned offset = addr & (PAGE_SIZE-1);
77c2002e 3051 unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset);
bbd9b64e
CO		 3052 int ret;
3053
10589a46
MT		 3054 if (gpa == UNMAPPED_GVA) {
3055 r = X86EMUL_PROPAGATE_FAULT;
3056 goto out;
3057 }
77c2002e 3058 ret = kvm_read_guest(vcpu->kvm, gpa, data, toread);
10589a46
MT		 3059 if (ret < 0) {
3060 r = X86EMUL_UNHANDLEABLE;
3061 goto out;
3062 }
bbd9b64e 3063
77c2002e
IE		 3064 bytes -= toread;
3065 data += toread;
3066 addr += toread;
bbd9b64e 3067 }
10589a46 3068out:
10589a46 3069 return r;
bbd9b64e 3070}
77c2002e 3071
cded19f3
HE		 3072static int kvm_write_guest_virt(gva_t addr, void *val, unsigned int bytes,
3073 struct kvm_vcpu *vcpu)
77c2002e
IE		 3074{
3075 void *data = val;
3076 int r = X86EMUL_CONTINUE;
3077
3078 while (bytes) {
3079 gpa_t gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr);
3080 unsigned offset = addr & (PAGE_SIZE-1);
3081 unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset);
3082 int ret;
3083
3084 if (gpa == UNMAPPED_GVA) {
3085 r = X86EMUL_PROPAGATE_FAULT;
3086 goto out;
3087 }
3088 ret = kvm_write_guest(vcpu->kvm, gpa, data, towrite);
3089 if (ret < 0) {
3090 r = X86EMUL_UNHANDLEABLE;
3091 goto out;
3092 }
3093
3094 bytes -= towrite;
3095 data += towrite;
3096 addr += towrite;
3097 }
3098out:
3099 return r;
3100}
3101
bbd9b64e 3102
bbd9b64e
CO		 3103static int emulator_read_emulated(unsigned long addr,
3104 void *val,
3105 unsigned int bytes,
3106 struct kvm_vcpu *vcpu)
3107{
bbd9b64e
CO		 3108 gpa_t gpa;
3109
3110 if (vcpu->mmio_read_completed) {
3111 memcpy(val, vcpu->mmio_data, bytes);
aec51dc4
AK		 3112 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes,
3113 vcpu->mmio_phys_addr, *(u64 *)val);
bbd9b64e
CO		 3114 vcpu->mmio_read_completed = 0;
3115 return X86EMUL_CONTINUE;
3116 }
3117
ad312c7c 3118 gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr);
bbd9b64e
CO		 3119
3120 /* For APIC access vmexit */
3121 if ((gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3122 goto mmio;
3123
77c2002e
IE		 3124 if (kvm_read_guest_virt(addr, val, bytes, vcpu)
3125 == X86EMUL_CONTINUE)
bbd9b64e
CO		 3126 return X86EMUL_CONTINUE;
3127 if (gpa == UNMAPPED_GVA)
3128 return X86EMUL_PROPAGATE_FAULT;
3129
3130mmio:
3131 /*
3132 * Is this MMIO handled locally?
3133 */
aec51dc4
AK		 3134 if (!vcpu_mmio_read(vcpu, gpa, bytes, val)) {
3135 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes, gpa, *(u64 *)val);
bbd9b64e
CO		 3136 return X86EMUL_CONTINUE;
3137 }
aec51dc4
AK		 3138
3139 trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, 0);
bbd9b64e
CO		 3140
3141 vcpu->mmio_needed = 1;
3142 vcpu->mmio_phys_addr = gpa;
3143 vcpu->mmio_size = bytes;
3144 vcpu->mmio_is_write = 0;
3145
3146 return X86EMUL_UNHANDLEABLE;
3147}
3148
3200f405 3149int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
9f811285 3150 const void *val, int bytes)
bbd9b64e
CO		 3151{
3152 int ret;
3153
3154 ret = kvm_write_guest(vcpu->kvm, gpa, val, bytes);
9f811285 3155 if (ret < 0)
bbd9b64e 3156 return 0;
ad218f85 3157 kvm_mmu_pte_write(vcpu, gpa, val, bytes, 1);
bbd9b64e
CO		 3158 return 1;
3159}
3160
3161static int emulator_write_emulated_onepage(unsigned long addr,
3162 const void *val,
3163 unsigned int bytes,
3164 struct kvm_vcpu *vcpu)
3165{
10589a46
MT		 3166 gpa_t gpa;
3167
10589a46 3168 gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr);
bbd9b64e
CO		 3169
3170 if (gpa == UNMAPPED_GVA) {
c3c91fee 3171 kvm_inject_page_fault(vcpu, addr, 2);
bbd9b64e
CO		 3172 return X86EMUL_PROPAGATE_FAULT;
3173 }
3174
3175 /* For APIC access vmexit */
3176 if ((gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3177 goto mmio;
3178
3179 if (emulator_write_phys(vcpu, gpa, val, bytes))
3180 return X86EMUL_CONTINUE;
3181
3182mmio:
aec51dc4 3183 trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, *(u64 *)val);
bbd9b64e
CO		 3184 /*
3185 * Is this MMIO handled locally?
3186 */
bda9020e 3187 if (!vcpu_mmio_write(vcpu, gpa, bytes, val))
bbd9b64e 3188 return X86EMUL_CONTINUE;
bbd9b64e
CO		 3189
3190 vcpu->mmio_needed = 1;
3191 vcpu->mmio_phys_addr = gpa;
3192 vcpu->mmio_size = bytes;
3193 vcpu->mmio_is_write = 1;
3194 memcpy(vcpu->mmio_data, val, bytes);
3195
3196 return X86EMUL_CONTINUE;
3197}
3198
3199int emulator_write_emulated(unsigned long addr,
3200 const void *val,
3201 unsigned int bytes,
3202 struct kvm_vcpu *vcpu)
3203{
3204 /* Crossing a page boundary? */
3205 if (((addr + bytes - 1) ^ addr) & PAGE_MASK) {
3206 int rc, now;
3207
3208 now = -addr & ~PAGE_MASK;
3209 rc = emulator_write_emulated_onepage(addr, val, now, vcpu);
3210 if (rc != X86EMUL_CONTINUE)
3211 return rc;
3212 addr += now;
3213 val += now;
3214 bytes -= now;
3215 }
3216 return emulator_write_emulated_onepage(addr, val, bytes, vcpu);
3217}
3218EXPORT_SYMBOL_GPL(emulator_write_emulated);
3219
3220static int emulator_cmpxchg_emulated(unsigned long addr,
3221 const void *old,
3222 const void *new,
3223 unsigned int bytes,
3224 struct kvm_vcpu *vcpu)
3225{
9f51e24e 3226 printk_once(KERN_WARNING "kvm: emulating exchange as write\n");
2bacc55c
MT		 3227#ifndef CONFIG_X86_64
3228 /* guests cmpxchg8b have to be emulated atomically */
3229 if (bytes == 8) {
10589a46 3230 gpa_t gpa;
2bacc55c 3231 struct page *page;
c0b49b0d 3232 char *kaddr;
2bacc55c
MT		 3233 u64 val;
3234
10589a46
MT		 3235 gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr);
3236
2bacc55c
MT		 3237 if (gpa == UNMAPPED_GVA ||
3238 (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3239 goto emul_write;
3240
3241 if (((gpa + bytes - 1) & PAGE_MASK) != (gpa & PAGE_MASK))
3242 goto emul_write;
3243
3244 val = *(u64 *)new;
72dc67a6 3245
2bacc55c 3246 page = gfn_to_page(vcpu->kvm, gpa >> PAGE_SHIFT);
72dc67a6 3247
c0b49b0d
AM		 3248 kaddr = kmap_atomic(page, KM_USER0);
3249 set_64bit((u64 *)(kaddr + offset_in_page(gpa)), val);
3250 kunmap_atomic(kaddr, KM_USER0);
2bacc55c
MT		 3251 kvm_release_page_dirty(page);
3252 }
3200f405 3253emul_write:
2bacc55c
MT		 3254#endif
3255
bbd9b64e
CO		 3256 return emulator_write_emulated(addr, new, bytes, vcpu);
3257}
3258
3259static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg)
3260{
3261 return kvm_x86_ops->get_segment_base(vcpu, seg);
3262}
3263
3264int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address)
3265{
a7052897 3266 kvm_mmu_invlpg(vcpu, address);
bbd9b64e
CO		 3267 return X86EMUL_CONTINUE;
3268}
3269
3270int emulate_clts(struct kvm_vcpu *vcpu)
3271{
4d4ec087 3272 kvm_x86_ops->set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~X86_CR0_TS));
6b52d186 3273 kvm_x86_ops->fpu_activate(vcpu);
bbd9b64e
CO		 3274 return X86EMUL_CONTINUE;
3275}
3276
3277int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long *dest)
3278{
c76de350 3279 return kvm_x86_ops->get_dr(ctxt->vcpu, dr, dest);
bbd9b64e
CO		 3280}
3281
3282int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long value)
3283{
3284 unsigned long mask = (ctxt->mode == X86EMUL_MODE_PROT64) ? ~0ULL : ~0U;
bbd9b64e 3285
c76de350 3286 return kvm_x86_ops->set_dr(ctxt->vcpu, dr, value & mask);
bbd9b64e
CO		 3287}
3288
3289void kvm_report_emulation_failure(struct kvm_vcpu *vcpu, const char *context)
3290{
bbd9b64e 3291 u8 opcodes[4];
5fdbf976 3292 unsigned long rip = kvm_rip_read(vcpu);
bbd9b64e
CO		 3293 unsigned long rip_linear;
3294
f76c710d 3295 if (!printk_ratelimit())
bbd9b64e
CO		 3296 return;
3297
25be4608
GC		 3298 rip_linear = rip + get_segment_base(vcpu, VCPU_SREG_CS);
3299
77c2002e 3300 kvm_read_guest_virt(rip_linear, (void *)opcodes, 4, vcpu);
bbd9b64e
CO		 3301
3302 printk(KERN_ERR "emulation failed (%s) rip %lx %02x %02x %02x %02x\n",
3303 context, rip, opcodes[0], opcodes[1], opcodes[2], opcodes[3]);
bbd9b64e
CO		 3304}
3305EXPORT_SYMBOL_GPL(kvm_report_emulation_failure);
3306
14af3f3c 3307static struct x86_emulate_ops emulate_ops = {
77c2002e 3308 .read_std = kvm_read_guest_virt,
bbd9b64e
CO		 3309 .read_emulated = emulator_read_emulated,
3310 .write_emulated = emulator_write_emulated,
3311 .cmpxchg_emulated = emulator_cmpxchg_emulated,
3312};
3313
5fdbf976
MT		 3314static void cache_all_regs(struct kvm_vcpu *vcpu)
3315{
3316 kvm_register_read(vcpu, VCPU_REGS_RAX);
3317 kvm_register_read(vcpu, VCPU_REGS_RSP);
3318 kvm_register_read(vcpu, VCPU_REGS_RIP);
3319 vcpu->arch.regs_dirty = ~0;
3320}
3321
bbd9b64e 3322int emulate_instruction(struct kvm_vcpu *vcpu,
bbd9b64e
CO		 3323 unsigned long cr2,
3324 u16 error_code,
571008da 3325 int emulation_type)
bbd9b64e 3326{
310b5d30 3327 int r, shadow_mask;
571008da 3328 struct decode_cache *c;
851ba692 3329 struct kvm_run *run = vcpu->run;
bbd9b64e 3330
26eef70c 3331 kvm_clear_exception_queue(vcpu);
ad312c7c 3332 vcpu->arch.mmio_fault_cr2 = cr2;
5fdbf976 3333 /*
56e82318 3334 * TODO: fix emulate.c to use guest_read/write_register
5fdbf976
MT		 3335 * instead of direct ->regs accesses, can save hundred cycles
3336 * on Intel for instructions that don't read/change RSP, for
3337 * for example.
3338 */
3339 cache_all_regs(vcpu);
bbd9b64e
CO		 3340
3341 vcpu->mmio_is_write = 0;
ad312c7c 3342 vcpu->arch.pio.string = 0;
bbd9b64e 3343
571008da 3344 if (!(emulation_type & EMULTYPE_NO_DECODE)) {
bbd9b64e
CO		 3345 int cs_db, cs_l;
3346 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
3347
ad312c7c 3348 vcpu->arch.emulate_ctxt.vcpu = vcpu;
91586a3b 3349 vcpu->arch.emulate_ctxt.eflags = kvm_get_rflags(vcpu);
ad312c7c 3350 vcpu->arch.emulate_ctxt.mode =
a0044755 3351 (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
ad312c7c 3352 (vcpu->arch.emulate_ctxt.eflags & X86_EFLAGS_VM)
a0044755 3353 ? X86EMUL_MODE_VM86 : cs_l
bbd9b64e
CO		 3354 ? X86EMUL_MODE_PROT64 : cs_db
3355 ? X86EMUL_MODE_PROT32 : X86EMUL_MODE_PROT16;
3356
ad312c7c 3357 r = x86_decode_insn(&vcpu->arch.emulate_ctxt, &emulate_ops);
571008da 3358
0cb5762e
AP		 3359 /* Only allow emulation of specific instructions on #UD
3360 * (namely VMMCALL, sysenter, sysexit, syscall)*/
571008da 3361 c = &vcpu->arch.emulate_ctxt.decode;
0cb5762e
AP		 3362 if (emulation_type & EMULTYPE_TRAP_UD) {
3363 if (!c->twobyte)
3364 return EMULATE_FAIL;
3365 switch (c->b) {
3366 case 0x01: /* VMMCALL */
3367 if (c->modrm_mod != 3 || c->modrm_rm != 1)
3368 return EMULATE_FAIL;
3369 break;
3370 case 0x34: /* sysenter */
3371 case 0x35: /* sysexit */
3372 if (c->modrm_mod != 0 || c->modrm_rm != 0)
3373 return EMULATE_FAIL;
3374 break;
3375 case 0x05: /* syscall */
3376 if (c->modrm_mod != 0 || c->modrm_rm != 0)
3377 return EMULATE_FAIL;
3378 break;
3379 default:
3380 return EMULATE_FAIL;
3381 }
3382
3383 if (!(c->modrm_reg == 0 || c->modrm_reg == 3))
3384 return EMULATE_FAIL;
3385 }
571008da 3386
f2b5756b 3387 ++vcpu->stat.insn_emulation;
bbd9b64e 3388 if (r) {
f2b5756b 3389 ++vcpu->stat.insn_emulation_fail;
bbd9b64e
CO		 3390 if (kvm_mmu_unprotect_page_virt(vcpu, cr2))
3391 return EMULATE_DONE;
3392 return EMULATE_FAIL;
3393 }
3394 }
3395
ba8afb6b
GN		 3396 if (emulation_type & EMULTYPE_SKIP) {
3397 kvm_rip_write(vcpu, vcpu->arch.emulate_ctxt.decode.eip);
3398 return EMULATE_DONE;
3399 }
3400
ad312c7c 3401 r = x86_emulate_insn(&vcpu->arch.emulate_ctxt, &emulate_ops);
310b5d30
GC		 3402 shadow_mask = vcpu->arch.emulate_ctxt.interruptibility;
3403
3404 if (r == 0)
3405 kvm_x86_ops->set_interrupt_shadow(vcpu, shadow_mask);
bbd9b64e 3406
ad312c7c 3407 if (vcpu->arch.pio.string)
bbd9b64e
CO		 3408 return EMULATE_DO_MMIO;
3409
3410 if ((r || vcpu->mmio_is_write) && run) {
3411 run->exit_reason = KVM_EXIT_MMIO;
3412 run->mmio.phys_addr = vcpu->mmio_phys_addr;
3413 memcpy(run->mmio.data, vcpu->mmio_data, 8);
3414 run->mmio.len = vcpu->mmio_size;
3415 run->mmio.is_write = vcpu->mmio_is_write;
3416 }
3417
3418 if (r) {
3419 if (kvm_mmu_unprotect_page_virt(vcpu, cr2))
3420 return EMULATE_DONE;
3421 if (!vcpu->mmio_needed) {
3422 kvm_report_emulation_failure(vcpu, "mmio");
3423 return EMULATE_FAIL;
3424 }
3425 return EMULATE_DO_MMIO;
3426 }
3427
91586a3b 3428 kvm_set_rflags(vcpu, vcpu->arch.emulate_ctxt.eflags);
bbd9b64e
CO		 3429
3430 if (vcpu->mmio_is_write) {
3431 vcpu->mmio_needed = 0;
3432 return EMULATE_DO_MMIO;
3433 }
3434
3435 return EMULATE_DONE;
3436}
3437EXPORT_SYMBOL_GPL(emulate_instruction);
3438
de7d789a
CO		 3439static int pio_copy_data(struct kvm_vcpu *vcpu)
3440{
ad312c7c 3441 void *p = vcpu->arch.pio_data;
0f346074 3442 gva_t q = vcpu->arch.pio.guest_gva;
de7d789a 3443 unsigned bytes;
0f346074 3444 int ret;
de7d789a 3445
ad312c7c
ZX		 3446 bytes = vcpu->arch.pio.size * vcpu->arch.pio.cur_count;
3447 if (vcpu->arch.pio.in)
0f346074 3448 ret = kvm_write_guest_virt(q, p, bytes, vcpu);
de7d789a 3449 else
0f346074
IE		 3450 ret = kvm_read_guest_virt(q, p, bytes, vcpu);
3451 return ret;
de7d789a
CO		 3452}
3453
3454int complete_pio(struct kvm_vcpu *vcpu)
3455{
ad312c7c 3456 struct kvm_pio_request *io = &vcpu->arch.pio;
de7d789a
CO		 3457 long delta;
3458 int r;
5fdbf976 3459 unsigned long val;
de7d789a
CO		 3460
3461 if (!io->string) {
5fdbf976
MT		 3462 if (io->in) {
3463 val = kvm_register_read(vcpu, VCPU_REGS_RAX);
3464 memcpy(&val, vcpu->arch.pio_data, io->size);
3465 kvm_register_write(vcpu, VCPU_REGS_RAX, val);
3466 }
de7d789a
CO		 3467 } else {
3468 if (io->in) {
3469 r = pio_copy_data(vcpu);
5fdbf976 3470 if (r)
de7d789a 3471 return r;
de7d789a
CO		 3472 }
3473
3474 delta = 1;
3475 if (io->rep) {
3476 delta *= io->cur_count;
3477 /*
3478 * The size of the register should really depend on
3479 * current address size.
3480 */
5fdbf976
MT		 3481 val = kvm_register_read(vcpu, VCPU_REGS_RCX);
3482 val -= delta;
3483 kvm_register_write(vcpu, VCPU_REGS_RCX, val);
de7d789a
CO		 3484 }
3485 if (io->down)
3486 delta = -delta;
3487 delta *= io->size;
5fdbf976
MT		 3488 if (io->in) {
3489 val = kvm_register_read(vcpu, VCPU_REGS_RDI);
3490 val += delta;
3491 kvm_register_write(vcpu, VCPU_REGS_RDI, val);
3492 } else {
3493 val = kvm_register_read(vcpu, VCPU_REGS_RSI);
3494 val += delta;
3495 kvm_register_write(vcpu, VCPU_REGS_RSI, val);
3496 }
de7d789a
CO		 3497 }
3498
de7d789a
CO		 3499 io->count -= io->cur_count;
3500 io->cur_count = 0;
3501
3502 return 0;
3503}
3504
bda9020e 3505static int kernel_pio(struct kvm_vcpu *vcpu, void *pd)
de7d789a
CO		 3506{
3507 /* TODO: String I/O for in kernel device */
bda9020e 3508 int r;
de7d789a 3509
ad312c7c 3510 if (vcpu->arch.pio.in)
e93f8a0f 3511 r = kvm_io_bus_read(vcpu->kvm, KVM_PIO_BUS, vcpu->arch.pio.port,
bda9020e 3512 vcpu->arch.pio.size, pd);
de7d789a 3513 else
e93f8a0f
MT		 3514 r = kvm_io_bus_write(vcpu->kvm, KVM_PIO_BUS,
3515 vcpu->arch.pio.port, vcpu->arch.pio.size,
3516 pd);
bda9020e 3517 return r;
de7d789a
CO		 3518}
3519
bda9020e 3520static int pio_string_write(struct kvm_vcpu *vcpu)
de7d789a 3521{
ad312c7c
ZX		 3522 struct kvm_pio_request *io = &vcpu->arch.pio;
3523 void *pd = vcpu->arch.pio_data;
bda9020e 3524 int i, r = 0;
de7d789a 3525
de7d789a 3526 for (i = 0; i < io->cur_count; i++) {
e93f8a0f 3527 if (kvm_io_bus_write(vcpu->kvm, KVM_PIO_BUS,
bda9020e
MT		 3528 io->port, io->size, pd)) {
3529 r = -EOPNOTSUPP;
3530 break;
3531 }
de7d789a
CO		 3532 pd += io->size;
3533 }
bda9020e 3534 return r;
de7d789a
CO		 3535}
3536
851ba692 3537int kvm_emulate_pio(struct kvm_vcpu *vcpu, int in, int size, unsigned port)
de7d789a 3538{
5fdbf976 3539 unsigned long val;
de7d789a
CO		 3540
3541 vcpu->run->exit_reason = KVM_EXIT_IO;
3542 vcpu->run->io.direction = in ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT;
ad312c7c 3543 vcpu->run->io.size = vcpu->arch.pio.size = size;
de7d789a 3544 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
ad312c7c
ZX		 3545 vcpu->run->io.count = vcpu->arch.pio.count = vcpu->arch.pio.cur_count = 1;
3546 vcpu->run->io.port = vcpu->arch.pio.port = port;
3547 vcpu->arch.pio.in = in;
3548 vcpu->arch.pio.string = 0;
3549 vcpu->arch.pio.down = 0;
ad312c7c 3550 vcpu->arch.pio.rep = 0;
de7d789a 3551
229456fc
MT		 3552 trace_kvm_pio(vcpu->run->io.direction == KVM_EXIT_IO_OUT, port,
3553 size, 1);
2714d1d3 3554
1976d2d2
TY		 3555 if (!vcpu->arch.pio.in) {
3556 val = kvm_register_read(vcpu, VCPU_REGS_RAX);
3557 memcpy(vcpu->arch.pio_data, &val, 4);
3558 }
de7d789a 3559
bda9020e 3560 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
de7d789a
CO		 3561 complete_pio(vcpu);
3562 return 1;
3563 }
3564 return 0;
3565}
3566EXPORT_SYMBOL_GPL(kvm_emulate_pio);
3567
851ba692 3568int kvm_emulate_pio_string(struct kvm_vcpu *vcpu, int in,
de7d789a
CO		 3569 int size, unsigned long count, int down,
3570 gva_t address, int rep, unsigned port)
3571{
3572 unsigned now, in_page;
0f346074 3573 int ret = 0;
de7d789a
CO		 3574
3575 vcpu->run->exit_reason = KVM_EXIT_IO;
3576 vcpu->run->io.direction = in ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT;
ad312c7c 3577 vcpu->run->io.size = vcpu->arch.pio.size = size;
de7d789a 3578 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
ad312c7c
ZX		 3579 vcpu->run->io.count = vcpu->arch.pio.count = vcpu->arch.pio.cur_count = count;
3580 vcpu->run->io.port = vcpu->arch.pio.port = port;
3581 vcpu->arch.pio.in = in;
3582 vcpu->arch.pio.string = 1;
3583 vcpu->arch.pio.down = down;
ad312c7c 3584 vcpu->arch.pio.rep = rep;
de7d789a 3585
229456fc
MT		 3586 trace_kvm_pio(vcpu->run->io.direction == KVM_EXIT_IO_OUT, port,
3587 size, count);
2714d1d3 3588
de7d789a
CO		 3589 if (!count) {
3590 kvm_x86_ops->skip_emulated_instruction(vcpu);
3591 return 1;
3592 }
3593
3594 if (!down)
3595 in_page = PAGE_SIZE - offset_in_page(address);
3596 else
3597 in_page = offset_in_page(address) + size;
3598 now = min(count, (unsigned long)in_page / size);
0f346074 3599 if (!now)
de7d789a 3600 now = 1;
de7d789a
CO		 3601 if (down) {
3602 /*
3603 * String I/O in reverse. Yuck. Kill the guest, fix later.
3604 */
3605 pr_unimpl(vcpu, "guest string pio down\n");
c1a5d4f9 3606 kvm_inject_gp(vcpu, 0);
de7d789a
CO		 3607 return 1;
3608 }
3609 vcpu->run->io.count = now;
ad312c7c 3610 vcpu->arch.pio.cur_count = now;
de7d789a 3611
ad312c7c 3612 if (vcpu->arch.pio.cur_count == vcpu->arch.pio.count)
de7d789a
CO		 3613 kvm_x86_ops->skip_emulated_instruction(vcpu);
3614
0f346074 3615 vcpu->arch.pio.guest_gva = address;
de7d789a 3616
ad312c7c 3617 if (!vcpu->arch.pio.in) {
de7d789a
CO		 3618 /* string PIO write */
3619 ret = pio_copy_data(vcpu);
0f346074
IE		 3620 if (ret == X86EMUL_PROPAGATE_FAULT) {
3621 kvm_inject_gp(vcpu, 0);
3622 return 1;
3623 }
bda9020e 3624 if (ret == 0 && !pio_string_write(vcpu)) {
de7d789a 3625 complete_pio(vcpu);
ad312c7c 3626 if (vcpu->arch.pio.count == 0)
de7d789a
CO		 3627 ret = 1;
3628 }
bda9020e
MT		 3629 }
3630 /* no string PIO read support yet */
de7d789a
CO		 3631
3632 return ret;
3633}
3634EXPORT_SYMBOL_GPL(kvm_emulate_pio_string);
3635
c8076604
GH		 3636static void bounce_off(void *info)
3637{
3638 /* nothing */
3639}
3640
c8076604
GH		 3641static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val,
3642 void *data)
3643{
3644 struct cpufreq_freqs *freq = data;
3645 struct kvm *kvm;
3646 struct kvm_vcpu *vcpu;
3647 int i, send_ipi = 0;
3648
c8076604
GH		 3649 if (val == CPUFREQ_PRECHANGE && freq->old > freq->new)
3650 return 0;
3651 if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new)
3652 return 0;
0cca7907 3653 per_cpu(cpu_tsc_khz, freq->cpu) = freq->new;
c8076604
GH		 3654
3655 spin_lock(&kvm_lock);
3656 list_for_each_entry(kvm, &vm_list, vm_list) {
988a2cae 3657 kvm_for_each_vcpu(i, vcpu, kvm) {
c8076604
GH		 3658 if (vcpu->cpu != freq->cpu)
3659 continue;
3660 if (!kvm_request_guest_time_update(vcpu))
3661 continue;
3662 if (vcpu->cpu != smp_processor_id())
3663 send_ipi++;
3664 }
3665 }
3666 spin_unlock(&kvm_lock);
3667
3668 if (freq->old < freq->new && send_ipi) {
3669 /*
3670 * We upscale the frequency. Must make the guest
3671 * doesn't see old kvmclock values while running with
3672 * the new frequency, otherwise we risk the guest sees
3673 * time go backwards.
3674 *
3675 * In case we update the frequency for another cpu
3676 * (which might be in guest context) send an interrupt
3677 * to kick the cpu out of guest context. Next time
3678 * guest context is entered kvmclock will be updated,
3679 * so the guest will not see stale values.
3680 */
3681 smp_call_function_single(freq->cpu, bounce_off, NULL, 1);
3682 }
3683 return 0;
3684}
3685
3686static struct notifier_block kvmclock_cpufreq_notifier_block = {
3687 .notifier_call = kvmclock_cpufreq_notifier
3688};
3689
b820cc0c
ZA		 3690static void kvm_timer_init(void)
3691{
3692 int cpu;
3693
b820cc0c 3694 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
b820cc0c
ZA		 3695 cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block,
3696 CPUFREQ_TRANSITION_NOTIFIER);
6b7d7e76
ZA		 3697 for_each_online_cpu(cpu) {
3698 unsigned long khz = cpufreq_get(cpu);
3699 if (!khz)
3700 khz = tsc_khz;
3701 per_cpu(cpu_tsc_khz, cpu) = khz;
3702 }
0cca7907
ZA		 3703 } else {
3704 for_each_possible_cpu(cpu)
3705 per_cpu(cpu_tsc_khz, cpu) = tsc_khz;
b820cc0c
ZA		 3706 }
3707}
3708
f8c16bba 3709int kvm_arch_init(void *opaque)
043405e1 3710{
b820cc0c 3711 int r;
f8c16bba
ZX		 3712 struct kvm_x86_ops *ops = (struct kvm_x86_ops *)opaque;
3713
f8c16bba
ZX		 3714 if (kvm_x86_ops) {
3715 printk(KERN_ERR "kvm: already loaded the other module\n");
56c6d28a
ZX		 3716 r = -EEXIST;
3717 goto out;
f8c16bba
ZX		 3718 }
3719
3720 if (!ops->cpu_has_kvm_support()) {
3721 printk(KERN_ERR "kvm: no hardware support\n");
56c6d28a
ZX		 3722 r = -EOPNOTSUPP;
3723 goto out;
f8c16bba
ZX		 3724 }
3725 if (ops->disabled_by_bios()) {
3726 printk(KERN_ERR "kvm: disabled by bios\n");
56c6d28a
ZX		 3727 r = -EOPNOTSUPP;
3728 goto out;
f8c16bba
ZX		 3729 }
3730
97db56ce
AK		 3731 r = kvm_mmu_module_init();
3732 if (r)
3733 goto out;
3734
3735 kvm_init_msr_list();
3736
f8c16bba 3737 kvm_x86_ops = ops;
56c6d28a 3738 kvm_mmu_set_nonpresent_ptes(0ull, 0ull);
7b52345e
SY		 3739 kvm_mmu_set_base_ptes(PT_PRESENT_MASK);
3740 kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK,
4b12f0de 3741 PT_DIRTY_MASK, PT64_NX_MASK, 0);
c8076604 3742
b820cc0c 3743 kvm_timer_init();
c8076604 3744
f8c16bba 3745 return 0;
56c6d28a
ZX		 3746
3747out:
56c6d28a 3748 return r;
043405e1 3749}
8776e519 3750
f8c16bba
ZX		 3751void kvm_arch_exit(void)
3752{
888d256e
JK		 3753 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
3754 cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block,
3755 CPUFREQ_TRANSITION_NOTIFIER);
f8c16bba 3756 kvm_x86_ops = NULL;
56c6d28a
ZX		 3757 kvm_mmu_module_exit();
3758}
f8c16bba 3759
8776e519
HB		 3760int kvm_emulate_halt(struct kvm_vcpu *vcpu)
3761{
3762 ++vcpu->stat.halt_exits;
3763 if (irqchip_in_kernel(vcpu->kvm)) {
a4535290 3764 vcpu->arch.mp_state = KVM_MP_STATE_HALTED;
8776e519
HB		 3765 return 1;
3766 } else {
3767 vcpu->run->exit_reason = KVM_EXIT_HLT;
3768 return 0;
3769 }
3770}
3771EXPORT_SYMBOL_GPL(kvm_emulate_halt);
3772
2f333bcb
MT		 3773static inline gpa_t hc_gpa(struct kvm_vcpu *vcpu, unsigned long a0,
3774 unsigned long a1)
3775{
3776 if (is_long_mode(vcpu))
3777 return a0;
3778 else
3779 return a0 | ((gpa_t)a1 << 32);
3780}
3781
55cd8e5a
GN		 3782int kvm_hv_hypercall(struct kvm_vcpu *vcpu)
3783{
3784 u64 param, ingpa, outgpa, ret;
3785 uint16_t code, rep_idx, rep_cnt, res = HV_STATUS_SUCCESS, rep_done = 0;
3786 bool fast, longmode;
3787 int cs_db, cs_l;
3788
3789 /*
3790 * hypercall generates UD from non zero cpl and real mode
3791 * per HYPER-V spec
3792 */
3eeb3288 3793 if (kvm_x86_ops->get_cpl(vcpu) != 0 || !is_protmode(vcpu)) {
55cd8e5a
GN		 3794 kvm_queue_exception(vcpu, UD_VECTOR);
3795 return 0;
3796 }
3797
3798 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
3799 longmode = is_long_mode(vcpu) && cs_l == 1;
3800
3801 if (!longmode) {
ccd46936
GN		 3802 param = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDX) << 32) |
3803 (kvm_register_read(vcpu, VCPU_REGS_RAX) & 0xffffffff);
3804 ingpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RBX) << 32) |
3805 (kvm_register_read(vcpu, VCPU_REGS_RCX) & 0xffffffff);
3806 outgpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDI) << 32) |
3807 (kvm_register_read(vcpu, VCPU_REGS_RSI) & 0xffffffff);
55cd8e5a
GN		 3808 }
3809#ifdef CONFIG_X86_64
3810 else {
3811 param = kvm_register_read(vcpu, VCPU_REGS_RCX);
3812 ingpa = kvm_register_read(vcpu, VCPU_REGS_RDX);
3813 outgpa = kvm_register_read(vcpu, VCPU_REGS_R8);
3814 }
3815#endif
3816
3817 code = param & 0xffff;
3818 fast = (param >> 16) & 0x1;
3819 rep_cnt = (param >> 32) & 0xfff;
3820 rep_idx = (param >> 48) & 0xfff;
3821
3822 trace_kvm_hv_hypercall(code, fast, rep_cnt, rep_idx, ingpa, outgpa);
3823
c25bc163
GN		 3824 switch (code) {
3825 case HV_X64_HV_NOTIFY_LONG_SPIN_WAIT:
3826 kvm_vcpu_on_spin(vcpu);
3827 break;
3828 default:
3829 res = HV_STATUS_INVALID_HYPERCALL_CODE;
3830 break;
3831 }
55cd8e5a
GN		 3832
3833 ret = res | (((u64)rep_done & 0xfff) << 32);
3834 if (longmode) {
3835 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
3836 } else {
3837 kvm_register_write(vcpu, VCPU_REGS_RDX, ret >> 32);
3838 kvm_register_write(vcpu, VCPU_REGS_RAX, ret & 0xffffffff);
3839 }
3840
3841 return 1;
3842}
3843
8776e519
HB		 3844int kvm_emulate_hypercall(struct kvm_vcpu *vcpu)
3845{
3846 unsigned long nr, a0, a1, a2, a3, ret;
2f333bcb 3847 int r = 1;
8776e519 3848
55cd8e5a
GN		 3849 if (kvm_hv_hypercall_enabled(vcpu->kvm))
3850 return kvm_hv_hypercall(vcpu);
3851
5fdbf976
MT		 3852 nr = kvm_register_read(vcpu, VCPU_REGS_RAX);
3853 a0 = kvm_register_read(vcpu, VCPU_REGS_RBX);
3854 a1 = kvm_register_read(vcpu, VCPU_REGS_RCX);
3855 a2 = kvm_register_read(vcpu, VCPU_REGS_RDX);
3856 a3 = kvm_register_read(vcpu, VCPU_REGS_RSI);
8776e519 3857
229456fc 3858 trace_kvm_hypercall(nr, a0, a1, a2, a3);
2714d1d3 3859
8776e519
HB		 3860 if (!is_long_mode(vcpu)) {
3861 nr &= 0xFFFFFFFF;
3862 a0 &= 0xFFFFFFFF;
3863 a1 &= 0xFFFFFFFF;
3864 a2 &= 0xFFFFFFFF;
3865 a3 &= 0xFFFFFFFF;
3866 }
3867
07708c4a
JK		 3868 if (kvm_x86_ops->get_cpl(vcpu) != 0) {
3869 ret = -KVM_EPERM;
3870 goto out;
3871 }
3872
8776e519 3873 switch (nr) {
b93463aa
AK		 3874 case KVM_HC_VAPIC_POLL_IRQ:
3875 ret = 0;
3876 break;
2f333bcb
MT		 3877 case KVM_HC_MMU_OP:
3878 r = kvm_pv_mmu_op(vcpu, a0, hc_gpa(vcpu, a1, a2), &ret);
3879 break;
8776e519
HB		 3880 default:
3881 ret = -KVM_ENOSYS;
3882 break;
3883 }
07708c4a 3884out:
5fdbf976 3885 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
f11c3a8d 3886 ++vcpu->stat.hypercalls;
2f333bcb 3887 return r;
8776e519
HB		 3888}
3889EXPORT_SYMBOL_GPL(kvm_emulate_hypercall);
3890
3891int kvm_fix_hypercall(struct kvm_vcpu *vcpu)
3892{
3893 char instruction[3];
5fdbf976 3894 unsigned long rip = kvm_rip_read(vcpu);
8776e519 3895
8776e519
HB		 3896 /*
3897 * Blow out the MMU to ensure that no other VCPU has an active mapping
3898 * to ensure that the updated hypercall appears atomically across all
3899 * VCPUs.
3900 */
3901 kvm_mmu_zap_all(vcpu->kvm);
3902
8776e519 3903 kvm_x86_ops->patch_hypercall(vcpu, instruction);
8776e519 3904
7edcface 3905 return emulator_write_emulated(rip, instruction, 3, vcpu);
8776e519
HB		 3906}
3907
3908static u64 mk_cr_64(u64 curr_cr, u32 new_val)
3909{
3910 return (curr_cr & ~((1ULL << 32) - 1)) | new_val;
3911}
3912
3913void realmode_lgdt(struct kvm_vcpu *vcpu, u16 limit, unsigned long base)
3914{
3915 struct descriptor_table dt = { limit, base };
3916
3917 kvm_x86_ops->set_gdt(vcpu, &dt);
3918}
3919
3920void realmode_lidt(struct kvm_vcpu *vcpu, u16 limit, unsigned long base)
3921{
3922 struct descriptor_table dt = { limit, base };
3923
3924 kvm_x86_ops->set_idt(vcpu, &dt);
3925}
3926
3927void realmode_lmsw(struct kvm_vcpu *vcpu, unsigned long msw,
3928 unsigned long *rflags)
3929{
2d3ad1f4 3930 kvm_lmsw(vcpu, msw);
91586a3b 3931 *rflags = kvm_get_rflags(vcpu);
8776e519
HB		 3932}
3933
3934unsigned long realmode_get_cr(struct kvm_vcpu *vcpu, int cr)
3935{
54e445ca
JR		 3936 unsigned long value;
3937
8776e519
HB		 3938 switch (cr) {
3939 case 0:
4d4ec087 3940 value = kvm_read_cr0(vcpu);
54e445ca 3941 break;
8776e519 3942 case 2:
54e445ca
JR		 3943 value = vcpu->arch.cr2;
3944 break;
8776e519 3945 case 3:
54e445ca
JR		 3946 value = vcpu->arch.cr3;
3947 break;
8776e519 3948 case 4:
fc78f519 3949 value = kvm_read_cr4(vcpu);
54e445ca 3950 break;
152ff9be 3951 case 8:
54e445ca
JR		 3952 value = kvm_get_cr8(vcpu);
3953 break;
8776e519 3954 default:
b8688d51 3955 vcpu_printf(vcpu, "%s: unexpected cr %u\n", __func__, cr);
8776e519
HB		 3956 return 0;
3957 }
54e445ca
JR		 3958
3959 return value;
8776e519
HB		 3960}
3961
3962void realmode_set_cr(struct kvm_vcpu *vcpu, int cr, unsigned long val,
3963 unsigned long *rflags)
3964{
3965 switch (cr) {
3966 case 0:
4d4ec087 3967 kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val));
91586a3b 3968 *rflags = kvm_get_rflags(vcpu);
8776e519
HB		 3969 break;
3970 case 2:
ad312c7c 3971 vcpu->arch.cr2 = val;
8776e519
HB		 3972 break;
3973 case 3:
2d3ad1f4 3974 kvm_set_cr3(vcpu, val);
8776e519
HB		 3975 break;
3976 case 4:
fc78f519 3977 kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val));
8776e519 3978 break;
152ff9be 3979 case 8:
2d3ad1f4 3980 kvm_set_cr8(vcpu, val & 0xfUL);
152ff9be 3981 break;
8776e519 3982 default:
b8688d51 3983 vcpu_printf(vcpu, "%s: unexpected cr %u\n", __func__, cr);
8776e519
HB		 3984 }
3985}
3986
07716717
DK		 3987static int move_to_next_stateful_cpuid_entry(struct kvm_vcpu *vcpu, int i)
3988{
ad312c7c
ZX		 3989 struct kvm_cpuid_entry2 *e = &vcpu->arch.cpuid_entries[i];
3990 int j, nent = vcpu->arch.cpuid_nent;
07716717
DK		 3991
3992 e->flags &= ~KVM_CPUID_FLAG_STATE_READ_NEXT;
3993 /* when no next entry is found, the current entry[i] is reselected */
0fdf8e59 3994 for (j = i + 1; ; j = (j + 1) % nent) {
ad312c7c 3995 struct kvm_cpuid_entry2 *ej = &vcpu->arch.cpuid_entries[j];
07716717
DK		 3996 if (ej->function == e->function) {
3997 ej->flags |= KVM_CPUID_FLAG_STATE_READ_NEXT;
3998 return j;
3999 }
4000 }
4001 return 0; /* silence gcc, even though control never reaches here */
4002}
4003
4004/* find an entry with matching function, matching index (if needed), and that
4005 * should be read next (if it's stateful) */
4006static int is_matching_cpuid_entry(struct kvm_cpuid_entry2 *e,
4007 u32 function, u32 index)
4008{
4009 if (e->function != function)
4010 return 0;
4011 if ((e->flags & KVM_CPUID_FLAG_SIGNIFCANT_INDEX) && e->index != index)
4012 return 0;
4013 if ((e->flags & KVM_CPUID_FLAG_STATEFUL_FUNC) &&
19355475 4014 !(e->flags & KVM_CPUID_FLAG_STATE_READ_NEXT))
07716717
DK		 4015 return 0;
4016 return 1;
4017}
4018
d8017474
AG		 4019struct kvm_cpuid_entry2 *kvm_find_cpuid_entry(struct kvm_vcpu *vcpu,
4020 u32 function, u32 index)
8776e519
HB		 4021{
4022 int i;
d8017474 4023 struct kvm_cpuid_entry2 *best = NULL;
8776e519 4024
ad312c7c 4025 for (i = 0; i < vcpu->arch.cpuid_nent; ++i) {
d8017474
AG		 4026 struct kvm_cpuid_entry2 *e;
4027
ad312c7c 4028 e = &vcpu->arch.cpuid_entries[i];
07716717
DK		 4029 if (is_matching_cpuid_entry(e, function, index)) {
4030 if (e->flags & KVM_CPUID_FLAG_STATEFUL_FUNC)
4031 move_to_next_stateful_cpuid_entry(vcpu, i);
8776e519
HB		 4032 best = e;
4033 break;
4034 }
4035 /*
4036 * Both basic or both extended?
4037 */
4038 if (((e->function ^ function) & 0x80000000) == 0)
4039 if (!best || e->function > best->function)
4040 best = e;
4041 }
d8017474
AG		 4042 return best;
4043}
0e851880 4044EXPORT_SYMBOL_GPL(kvm_find_cpuid_entry);
d8017474 4045
82725b20
DE		 4046int cpuid_maxphyaddr(struct kvm_vcpu *vcpu)
4047{
4048 struct kvm_cpuid_entry2 *best;
4049
4050 best = kvm_find_cpuid_entry(vcpu, 0x80000008, 0);
4051 if (best)
4052 return best->eax & 0xff;
4053 return 36;
4054}
4055
d8017474
AG		 4056void kvm_emulate_cpuid(struct kvm_vcpu *vcpu)
4057{
4058 u32 function, index;
4059 struct kvm_cpuid_entry2 *best;
4060
4061 function = kvm_register_read(vcpu, VCPU_REGS_RAX);
4062 index = kvm_register_read(vcpu, VCPU_REGS_RCX);
4063 kvm_register_write(vcpu, VCPU_REGS_RAX, 0);
4064 kvm_register_write(vcpu, VCPU_REGS_RBX, 0);
4065 kvm_register_write(vcpu, VCPU_REGS_RCX, 0);
4066 kvm_register_write(vcpu, VCPU_REGS_RDX, 0);
4067 best = kvm_find_cpuid_entry(vcpu, function, index);
8776e519 4068 if (best) {
5fdbf976
MT		 4069 kvm_register_write(vcpu, VCPU_REGS_RAX, best->eax);
4070 kvm_register_write(vcpu, VCPU_REGS_RBX, best->ebx);
4071 kvm_register_write(vcpu, VCPU_REGS_RCX, best->ecx);
4072 kvm_register_write(vcpu, VCPU_REGS_RDX, best->edx);
8776e519 4073 }
8776e519 4074 kvm_x86_ops->skip_emulated_instruction(vcpu);
229456fc
MT		 4075 trace_kvm_cpuid(function,
4076 kvm_register_read(vcpu, VCPU_REGS_RAX),
4077 kvm_register_read(vcpu, VCPU_REGS_RBX),
4078 kvm_register_read(vcpu, VCPU_REGS_RCX),
4079 kvm_register_read(vcpu, VCPU_REGS_RDX));
8776e519
HB		 4080}
4081EXPORT_SYMBOL_GPL(kvm_emulate_cpuid);
d0752060 4082
b6c7a5dc
HB		 4083/*
4084 * Check if userspace requested an interrupt window, and that the
4085 * interrupt window is open.
4086 *
4087 * No need to exit to userspace if we already have an interrupt queued.
4088 */
851ba692 4089static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu)
b6c7a5dc 4090{
8061823a 4091 return (!irqchip_in_kernel(vcpu->kvm) && !kvm_cpu_has_interrupt(vcpu) &&
851ba692 4092 vcpu->run->request_interrupt_window &&
5df56646 4093 kvm_arch_interrupt_allowed(vcpu));
b6c7a5dc
HB		 4094}
4095
851ba692 4096static void post_kvm_run_save(struct kvm_vcpu *vcpu)
b6c7a5dc 4097{
851ba692
AK		 4098 struct kvm_run *kvm_run = vcpu->run;
4099
91586a3b 4100 kvm_run->if_flag = (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0;
2d3ad1f4 4101 kvm_run->cr8 = kvm_get_cr8(vcpu);
b6c7a5dc 4102 kvm_run->apic_base = kvm_get_apic_base(vcpu);
4531220b 4103 if (irqchip_in_kernel(vcpu->kvm))
b6c7a5dc 4104 kvm_run->ready_for_interrupt_injection = 1;
4531220b 4105 else
b6c7a5dc 4106 kvm_run->ready_for_interrupt_injection =
fa9726b0
GN		 4107 kvm_arch_interrupt_allowed(vcpu) &&
4108 !kvm_cpu_has_interrupt(vcpu) &&
4109 !kvm_event_needs_reinjection(vcpu);
b6c7a5dc
HB		 4110}
4111
b93463aa
AK		 4112static void vapic_enter(struct kvm_vcpu *vcpu)
4113{
4114 struct kvm_lapic *apic = vcpu->arch.apic;
4115 struct page *page;
4116
4117 if (!apic || !apic->vapic_addr)
4118 return;
4119
4120 page = gfn_to_page(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT);
72dc67a6
IE		 4121
4122 vcpu->arch.apic->vapic_page = page;
b93463aa
AK		 4123}
4124
4125static void vapic_exit(struct kvm_vcpu *vcpu)
4126{
4127 struct kvm_lapic *apic = vcpu->arch.apic;
f656ce01 4128 int idx;
b93463aa
AK		 4129
4130 if (!apic || !apic->vapic_addr)
4131 return;
4132
f656ce01 4133 idx = srcu_read_lock(&vcpu->kvm->srcu);
b93463aa
AK		 4134 kvm_release_page_dirty(apic->vapic_page);
4135 mark_page_dirty(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT);
f656ce01 4136 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b93463aa
AK		 4137}
4138
95ba8273
GN		 4139static void update_cr8_intercept(struct kvm_vcpu *vcpu)
4140{
4141 int max_irr, tpr;
4142
4143 if (!kvm_x86_ops->update_cr8_intercept)
4144 return;
4145
88c808fd
AK		 4146 if (!vcpu->arch.apic)
4147 return;
4148
8db3baa2
GN		 4149 if (!vcpu->arch.apic->vapic_addr)
4150 max_irr = kvm_lapic_find_highest_irr(vcpu);
4151 else
4152 max_irr = -1;
95ba8273
GN		 4153
4154 if (max_irr != -1)
4155 max_irr >>= 4;
4156
4157 tpr = kvm_lapic_get_cr8(vcpu);
4158
4159 kvm_x86_ops->update_cr8_intercept(vcpu, tpr, max_irr);
4160}
4161
851ba692 4162static void inject_pending_event(struct kvm_vcpu *vcpu)
95ba8273
GN		 4163{
4164 /* try to reinject previous events if any */
b59bb7bd
GN		 4165 if (vcpu->arch.exception.pending) {
4166 kvm_x86_ops->queue_exception(vcpu, vcpu->arch.exception.nr,
4167 vcpu->arch.exception.has_error_code,
4168 vcpu->arch.exception.error_code);
4169 return;
4170 }
4171
95ba8273
GN		 4172 if (vcpu->arch.nmi_injected) {
4173 kvm_x86_ops->set_nmi(vcpu);
4174 return;
4175 }
4176
4177 if (vcpu->arch.interrupt.pending) {
66fd3f7f 4178 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 4179 return;
4180 }
4181
4182 /* try to inject new event if pending */
4183 if (vcpu->arch.nmi_pending) {
4184 if (kvm_x86_ops->nmi_allowed(vcpu)) {
4185 vcpu->arch.nmi_pending = false;
4186 vcpu->arch.nmi_injected = true;
4187 kvm_x86_ops->set_nmi(vcpu);
4188 }
4189 } else if (kvm_cpu_has_interrupt(vcpu)) {
4190 if (kvm_x86_ops->interrupt_allowed(vcpu)) {
66fd3f7f
GN		 4191 kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu),
4192 false);
4193 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 4194 }
4195 }
4196}
4197
851ba692 4198static int vcpu_enter_guest(struct kvm_vcpu *vcpu)
b6c7a5dc
HB		 4199{
4200 int r;
6a8b1d13 4201 bool req_int_win = !irqchip_in_kernel(vcpu->kvm) &&
851ba692 4202 vcpu->run->request_interrupt_window;
b6c7a5dc 4203
2e53d63a
MT		 4204 if (vcpu->requests)
4205 if (test_and_clear_bit(KVM_REQ_MMU_RELOAD, &vcpu->requests))
4206 kvm_mmu_unload(vcpu);
4207
b6c7a5dc
HB		 4208 r = kvm_mmu_reload(vcpu);
4209 if (unlikely(r))
4210 goto out;
4211
2f52d58c
AK		 4212 if (vcpu->requests) {
4213 if (test_and_clear_bit(KVM_REQ_MIGRATE_TIMER, &vcpu->requests))
2f599714 4214 __kvm_migrate_timers(vcpu);
c8076604
GH		 4215 if (test_and_clear_bit(KVM_REQ_KVMCLOCK_UPDATE, &vcpu->requests))
4216 kvm_write_guest_time(vcpu);
4731d4c7
MT		 4217 if (test_and_clear_bit(KVM_REQ_MMU_SYNC, &vcpu->requests))
4218 kvm_mmu_sync_roots(vcpu);
d4acf7e7
MT		 4219 if (test_and_clear_bit(KVM_REQ_TLB_FLUSH, &vcpu->requests))
4220 kvm_x86_ops->tlb_flush(vcpu);
b93463aa
AK		 4221 if (test_and_clear_bit(KVM_REQ_REPORT_TPR_ACCESS,
4222 &vcpu->requests)) {
851ba692 4223 vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS;
b93463aa
AK		 4224 r = 0;
4225 goto out;
4226 }
71c4dfaf 4227 if (test_and_clear_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests)) {
851ba692 4228 vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN;
71c4dfaf
JR		 4229 r = 0;
4230 goto out;
4231 }
02daab21
AK		 4232 if (test_and_clear_bit(KVM_REQ_DEACTIVATE_FPU, &vcpu->requests)) {
4233 vcpu->fpu_active = 0;
4234 kvm_x86_ops->fpu_deactivate(vcpu);
4235 }
2f52d58c 4236 }
b93463aa 4237
b6c7a5dc
HB		 4238 preempt_disable();
4239
4240 kvm_x86_ops->prepare_guest_switch(vcpu);
2608d7a1
AK		 4241 if (vcpu->fpu_active)
4242 kvm_load_guest_fpu(vcpu);
b6c7a5dc
HB		 4243
4244 local_irq_disable();
4245
32f88400
MT		 4246 clear_bit(KVM_REQ_KICK, &vcpu->requests);
4247 smp_mb__after_clear_bit();
4248
d7690175 4249 if (vcpu->requests || need_resched() || signal_pending(current)) {
c7f0f24b 4250 set_bit(KVM_REQ_KICK, &vcpu->requests);
6c142801
AK		 4251 local_irq_enable();
4252 preempt_enable();
4253 r = 1;
4254 goto out;
4255 }
4256
851ba692 4257 inject_pending_event(vcpu);
b6c7a5dc 4258
6a8b1d13
GN		 4259 /* enable NMI/IRQ window open exits if needed */
4260 if (vcpu->arch.nmi_pending)
4261 kvm_x86_ops->enable_nmi_window(vcpu);
4262 else if (kvm_cpu_has_interrupt(vcpu) || req_int_win)
4263 kvm_x86_ops->enable_irq_window(vcpu);
4264
95ba8273 4265 if (kvm_lapic_enabled(vcpu)) {
8db3baa2
GN		 4266 update_cr8_intercept(vcpu);
4267 kvm_lapic_sync_to_vapic(vcpu);
95ba8273 4268 }
b93463aa 4269
f656ce01 4270 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
3200f405 4271
b6c7a5dc
HB		 4272 kvm_guest_enter();
4273
42dbaa5a 4274 if (unlikely(vcpu->arch.switch_db_regs)) {
42dbaa5a
JK		 4275 set_debugreg(0, 7);
4276 set_debugreg(vcpu->arch.eff_db[0], 0);
4277 set_debugreg(vcpu->arch.eff_db[1], 1);
4278 set_debugreg(vcpu->arch.eff_db[2], 2);
4279 set_debugreg(vcpu->arch.eff_db[3], 3);
4280 }
b6c7a5dc 4281
229456fc 4282 trace_kvm_entry(vcpu->vcpu_id);
851ba692 4283 kvm_x86_ops->run(vcpu);
b6c7a5dc 4284
24f1e32c
FW		 4285 /*
4286 * If the guest has used debug registers, at least dr7
4287 * will be disabled while returning to the host.
4288 * If we don't have active breakpoints in the host, we don't
4289 * care about the messed up debug address registers. But if
4290 * we have some of them active, restore the old state.
4291 */
59d8eb53 4292 if (hw_breakpoint_active())
24f1e32c 4293 hw_breakpoint_restore();
42dbaa5a 4294
32f88400 4295 set_bit(KVM_REQ_KICK, &vcpu->requests);
b6c7a5dc
HB		 4296 local_irq_enable();
4297
4298 ++vcpu->stat.exits;
4299
4300 /*
4301 * We must have an instruction between local_irq_enable() and
4302 * kvm_guest_exit(), so the timer interrupt isn't delayed by
4303 * the interrupt shadow. The stat.exits increment will do nicely.
4304 * But we need to prevent reordering, hence this barrier():
4305 */
4306 barrier();
4307
4308 kvm_guest_exit();
4309
4310 preempt_enable();
4311
f656ce01 4312 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
3200f405 4313
b6c7a5dc
HB		 4314 /*
4315 * Profile KVM exit RIPs:
4316 */
4317 if (unlikely(prof_on == KVM_PROFILING)) {
5fdbf976
MT		 4318 unsigned long rip = kvm_rip_read(vcpu);
4319 profile_hit(KVM_PROFILING, (void *)rip);
b6c7a5dc
HB		 4320 }
4321
298101da 4322
b93463aa
AK		 4323 kvm_lapic_sync_from_vapic(vcpu);
4324
851ba692 4325 r = kvm_x86_ops->handle_exit(vcpu);
d7690175
MT		 4326out:
4327 return r;
4328}
b6c7a5dc 4329
09cec754 4330
851ba692 4331static int __vcpu_run(struct kvm_vcpu *vcpu)
d7690175
MT		 4332{
4333 int r;
f656ce01 4334 struct kvm *kvm = vcpu->kvm;
d7690175
MT		 4335
4336 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED)) {
1b10bf31
JK		 4337 pr_debug("vcpu %d received sipi with vector # %x\n",
4338 vcpu->vcpu_id, vcpu->arch.sipi_vector);
d7690175 4339 kvm_lapic_reset(vcpu);
5f179287 4340 r = kvm_arch_vcpu_reset(vcpu);
d7690175
MT		 4341 if (r)
4342 return r;
4343 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
b6c7a5dc
HB		 4344 }
4345
f656ce01 4346 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175
MT		 4347 vapic_enter(vcpu);
4348
4349 r = 1;
4350 while (r > 0) {
af2152f5 4351 if (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE)
851ba692 4352 r = vcpu_enter_guest(vcpu);
d7690175 4353 else {
f656ce01 4354 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
d7690175 4355 kvm_vcpu_block(vcpu);
f656ce01 4356 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 4357 if (test_and_clear_bit(KVM_REQ_UNHALT, &vcpu->requests))
09cec754
GN		 4358 {
4359 switch(vcpu->arch.mp_state) {
4360 case KVM_MP_STATE_HALTED:
d7690175 4361 vcpu->arch.mp_state =
09cec754
GN		 4362 KVM_MP_STATE_RUNNABLE;
4363 case KVM_MP_STATE_RUNNABLE:
4364 break;
4365 case KVM_MP_STATE_SIPI_RECEIVED:
4366 default:
4367 r = -EINTR;
4368 break;
4369 }
4370 }
d7690175
MT		 4371 }
4372
09cec754
GN		 4373 if (r <= 0)
4374 break;
4375
4376 clear_bit(KVM_REQ_PENDING_TIMER, &vcpu->requests);
4377 if (kvm_cpu_has_pending_timer(vcpu))
4378 kvm_inject_pending_timer_irqs(vcpu);
4379
851ba692 4380 if (dm_request_for_irq_injection(vcpu)) {
09cec754 4381 r = -EINTR;
851ba692 4382 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754
GN		 4383 ++vcpu->stat.request_irq_exits;
4384 }
4385 if (signal_pending(current)) {
4386 r = -EINTR;
851ba692 4387 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754
GN		 4388 ++vcpu->stat.signal_exits;
4389 }
4390 if (need_resched()) {
f656ce01 4391 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
09cec754 4392 kvm_resched(vcpu);
f656ce01 4393 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 4394 }
b6c7a5dc
HB		 4395 }
4396
f656ce01 4397 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
851ba692 4398 post_kvm_run_save(vcpu);
b6c7a5dc 4399
b93463aa
AK		 4400 vapic_exit(vcpu);
4401
b6c7a5dc
HB		 4402 return r;
4403}
4404
4405int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
4406{
4407 int r;
4408 sigset_t sigsaved;
4409
4410 vcpu_load(vcpu);
4411
ac9f6dc0
AK		 4412 if (vcpu->sigset_active)
4413 sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved);
4414
a4535290 4415 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) {
b6c7a5dc 4416 kvm_vcpu_block(vcpu);
d7690175 4417 clear_bit(KVM_REQ_UNHALT, &vcpu->requests);
ac9f6dc0
AK		 4418 r = -EAGAIN;
4419 goto out;
b6c7a5dc
HB		 4420 }
4421
b6c7a5dc
HB		 4422 /* re-sync apic's tpr */
4423 if (!irqchip_in_kernel(vcpu->kvm))
2d3ad1f4 4424 kvm_set_cr8(vcpu, kvm_run->cr8);
b6c7a5dc 4425
ad312c7c 4426 if (vcpu->arch.pio.cur_count) {
b6c7a5dc
HB		 4427 r = complete_pio(vcpu);
4428 if (r)
4429 goto out;
4430 }
b6c7a5dc
HB		 4431 if (vcpu->mmio_needed) {
4432 memcpy(vcpu->mmio_data, kvm_run->mmio.data, 8);
4433 vcpu->mmio_read_completed = 1;
4434 vcpu->mmio_needed = 0;
3200f405 4435
f656ce01 4436 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
851ba692 4437 r = emulate_instruction(vcpu, vcpu->arch.mmio_fault_cr2, 0,
571008da 4438 EMULTYPE_NO_DECODE);
f656ce01 4439 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
b6c7a5dc
HB		 4440 if (r == EMULATE_DO_MMIO) {
4441 /*
4442 * Read-modify-write. Back to userspace.
4443 */
4444 r = 0;
4445 goto out;
4446 }
4447 }
5fdbf976
MT		 4448 if (kvm_run->exit_reason == KVM_EXIT_HYPERCALL)
4449 kvm_register_write(vcpu, VCPU_REGS_RAX,
4450 kvm_run->hypercall.ret);
b6c7a5dc 4451
851ba692 4452 r = __vcpu_run(vcpu);
b6c7a5dc
HB		 4453
4454out:
4455 if (vcpu->sigset_active)
4456 sigprocmask(SIG_SETMASK, &sigsaved, NULL);
4457
4458 vcpu_put(vcpu);
4459 return r;
4460}
4461
4462int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
4463{
4464 vcpu_load(vcpu);
4465
5fdbf976
MT		 4466 regs->rax = kvm_register_read(vcpu, VCPU_REGS_RAX);
4467 regs->rbx = kvm_register_read(vcpu, VCPU_REGS_RBX);
4468 regs->rcx = kvm_register_read(vcpu, VCPU_REGS_RCX);
4469 regs->rdx = kvm_register_read(vcpu, VCPU_REGS_RDX);
4470 regs->rsi = kvm_register_read(vcpu, VCPU_REGS_RSI);
4471 regs->rdi = kvm_register_read(vcpu, VCPU_REGS_RDI);
4472 regs->rsp = kvm_register_read(vcpu, VCPU_REGS_RSP);
4473 regs->rbp = kvm_register_read(vcpu, VCPU_REGS_RBP);
b6c7a5dc 4474#ifdef CONFIG_X86_64
5fdbf976
MT		 4475 regs->r8 = kvm_register_read(vcpu, VCPU_REGS_R8);
4476 regs->r9 = kvm_register_read(vcpu, VCPU_REGS_R9);
4477 regs->r10 = kvm_register_read(vcpu, VCPU_REGS_R10);
4478 regs->r11 = kvm_register_read(vcpu, VCPU_REGS_R11);
4479 regs->r12 = kvm_register_read(vcpu, VCPU_REGS_R12);
4480 regs->r13 = kvm_register_read(vcpu, VCPU_REGS_R13);
4481 regs->r14 = kvm_register_read(vcpu, VCPU_REGS_R14);
4482 regs->r15 = kvm_register_read(vcpu, VCPU_REGS_R15);
b6c7a5dc
HB		 4483#endif
4484
5fdbf976 4485 regs->rip = kvm_rip_read(vcpu);
91586a3b 4486 regs->rflags = kvm_get_rflags(vcpu);
b6c7a5dc
HB		 4487
4488 vcpu_put(vcpu);
4489
4490 return 0;
4491}
4492
4493int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
4494{
4495 vcpu_load(vcpu);
4496
5fdbf976
MT		 4497 kvm_register_write(vcpu, VCPU_REGS_RAX, regs->rax);
4498 kvm_register_write(vcpu, VCPU_REGS_RBX, regs->rbx);
4499 kvm_register_write(vcpu, VCPU_REGS_RCX, regs->rcx);
4500 kvm_register_write(vcpu, VCPU_REGS_RDX, regs->rdx);
4501 kvm_register_write(vcpu, VCPU_REGS_RSI, regs->rsi);
4502 kvm_register_write(vcpu, VCPU_REGS_RDI, regs->rdi);
4503 kvm_register_write(vcpu, VCPU_REGS_RSP, regs->rsp);
4504 kvm_register_write(vcpu, VCPU_REGS_RBP, regs->rbp);
b6c7a5dc 4505#ifdef CONFIG_X86_64
5fdbf976
MT		 4506 kvm_register_write(vcpu, VCPU_REGS_R8, regs->r8);
4507 kvm_register_write(vcpu, VCPU_REGS_R9, regs->r9);
4508 kvm_register_write(vcpu, VCPU_REGS_R10, regs->r10);
4509 kvm_register_write(vcpu, VCPU_REGS_R11, regs->r11);
4510 kvm_register_write(vcpu, VCPU_REGS_R12, regs->r12);
4511 kvm_register_write(vcpu, VCPU_REGS_R13, regs->r13);
4512 kvm_register_write(vcpu, VCPU_REGS_R14, regs->r14);
4513 kvm_register_write(vcpu, VCPU_REGS_R15, regs->r15);
b6c7a5dc
HB		 4514#endif
4515
5fdbf976 4516 kvm_rip_write(vcpu, regs->rip);
91586a3b 4517 kvm_set_rflags(vcpu, regs->rflags);
b6c7a5dc 4518
b4f14abd
JK		 4519 vcpu->arch.exception.pending = false;
4520
b6c7a5dc
HB		 4521 vcpu_put(vcpu);
4522
4523 return 0;
4524}
4525
3e6e0aab
GT		 4526void kvm_get_segment(struct kvm_vcpu *vcpu,
4527 struct kvm_segment *var, int seg)
b6c7a5dc 4528{
14af3f3c 4529 kvm_x86_ops->get_segment(vcpu, var, seg);
b6c7a5dc
HB		 4530}
4531
4532void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
4533{
4534 struct kvm_segment cs;
4535
3e6e0aab 4536 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
b6c7a5dc
HB		 4537 *db = cs.db;
4538 *l = cs.l;
4539}
4540EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits);
4541
4542int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
4543 struct kvm_sregs *sregs)
4544{
4545 struct descriptor_table dt;
b6c7a5dc
HB		 4546
4547 vcpu_load(vcpu);
4548
3e6e0aab
GT		 4549 kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
4550 kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
4551 kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES);
4552 kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
4553 kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
4554 kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 4555
3e6e0aab
GT		 4556 kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
4557 kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc
HB		 4558
4559 kvm_x86_ops->get_idt(vcpu, &dt);
4560 sregs->idt.limit = dt.limit;
4561 sregs->idt.base = dt.base;
4562 kvm_x86_ops->get_gdt(vcpu, &dt);
4563 sregs->gdt.limit = dt.limit;
4564 sregs->gdt.base = dt.base;
4565
4d4ec087 4566 sregs->cr0 = kvm_read_cr0(vcpu);
ad312c7c
ZX		 4567 sregs->cr2 = vcpu->arch.cr2;
4568 sregs->cr3 = vcpu->arch.cr3;
fc78f519 4569 sregs->cr4 = kvm_read_cr4(vcpu);
2d3ad1f4 4570 sregs->cr8 = kvm_get_cr8(vcpu);
f6801dff 4571 sregs->efer = vcpu->arch.efer;
b6c7a5dc
HB		 4572 sregs->apic_base = kvm_get_apic_base(vcpu);
4573
923c61bb 4574 memset(sregs->interrupt_bitmap, 0, sizeof sregs->interrupt_bitmap);
b6c7a5dc 4575
36752c9b 4576 if (vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft)
14d0bc1f
GN		 4577 set_bit(vcpu->arch.interrupt.nr,
4578 (unsigned long *)sregs->interrupt_bitmap);
16d7a191 4579
b6c7a5dc
HB		 4580 vcpu_put(vcpu);
4581
4582 return 0;
4583}
4584
62d9f0db
MT		 4585int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu,
4586 struct kvm_mp_state *mp_state)
4587{
4588 vcpu_load(vcpu);
4589 mp_state->mp_state = vcpu->arch.mp_state;
4590 vcpu_put(vcpu);
4591 return 0;
4592}
4593
4594int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu,
4595 struct kvm_mp_state *mp_state)
4596{
4597 vcpu_load(vcpu);
4598 vcpu->arch.mp_state = mp_state->mp_state;
4599 vcpu_put(vcpu);
4600 return 0;
4601}
4602
3e6e0aab 4603static void kvm_set_segment(struct kvm_vcpu *vcpu,
b6c7a5dc
HB		 4604 struct kvm_segment *var, int seg)
4605{
14af3f3c 4606 kvm_x86_ops->set_segment(vcpu, var, seg);
b6c7a5dc
HB		 4607}
4608
37817f29
IE		 4609static void seg_desct_to_kvm_desct(struct desc_struct *seg_desc, u16 selector,
4610 struct kvm_segment *kvm_desct)
4611{
46a359e7
AM		 4612 kvm_desct->base = get_desc_base(seg_desc);
4613 kvm_desct->limit = get_desc_limit(seg_desc);
c93cd3a5
MT		 4614 if (seg_desc->g) {
4615 kvm_desct->limit <<= 12;
4616 kvm_desct->limit |= 0xfff;
4617 }
37817f29
IE		 4618 kvm_desct->selector = selector;
4619 kvm_desct->type = seg_desc->type;
4620 kvm_desct->present = seg_desc->p;
4621 kvm_desct->dpl = seg_desc->dpl;
4622 kvm_desct->db = seg_desc->d;
4623 kvm_desct->s = seg_desc->s;
4624 kvm_desct->l = seg_desc->l;
4625 kvm_desct->g = seg_desc->g;
4626 kvm_desct->avl = seg_desc->avl;
4627 if (!selector)
4628 kvm_desct->unusable = 1;
4629 else
4630 kvm_desct->unusable = 0;
4631 kvm_desct->padding = 0;
4632}
4633
b8222ad2
AS		 4634static void get_segment_descriptor_dtable(struct kvm_vcpu *vcpu,
4635 u16 selector,
4636 struct descriptor_table *dtable)
37817f29
IE		 4637{
4638 if (selector & 1 << 2) {
4639 struct kvm_segment kvm_seg;
4640
3e6e0aab 4641 kvm_get_segment(vcpu, &kvm_seg, VCPU_SREG_LDTR);
37817f29
IE		 4642
4643 if (kvm_seg.unusable)
4644 dtable->limit = 0;
4645 else
4646 dtable->limit = kvm_seg.limit;
4647 dtable->base = kvm_seg.base;
4648 }
4649 else
4650 kvm_x86_ops->get_gdt(vcpu, dtable);
4651}
4652
4653/* allowed just for 8 bytes segments */
4654static int load_guest_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector,
4655 struct desc_struct *seg_desc)
4656{
4657 struct descriptor_table dtable;
4658 u16 index = selector >> 3;
4659
b8222ad2 4660 get_segment_descriptor_dtable(vcpu, selector, &dtable);
37817f29
IE		 4661
4662 if (dtable.limit < index * 8 + 7) {
4663 kvm_queue_exception_e(vcpu, GP_VECTOR, selector & 0xfffc);
c125c607 4664 return X86EMUL_PROPAGATE_FAULT;
37817f29 4665 }
d9048d32 4666 return kvm_read_guest_virt(dtable.base + index*8, seg_desc, sizeof(*seg_desc), vcpu);
37817f29
IE		 4667}
4668
4669/* allowed just for 8 bytes segments */
4670static int save_guest_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector,
4671 struct desc_struct *seg_desc)
4672{
4673 struct descriptor_table dtable;
4674 u16 index = selector >> 3;
4675
b8222ad2 4676 get_segment_descriptor_dtable(vcpu, selector, &dtable);
37817f29
IE		 4677
4678 if (dtable.limit < index * 8 + 7)
4679 return 1;
d9048d32 4680 return kvm_write_guest_virt(dtable.base + index*8, seg_desc, sizeof(*seg_desc), vcpu);
37817f29
IE		 4681}
4682
abb39119 4683static gpa_t get_tss_base_addr(struct kvm_vcpu *vcpu,
37817f29
IE		 4684 struct desc_struct *seg_desc)
4685{
46a359e7 4686 u32 base_addr = get_desc_base(seg_desc);
37817f29 4687
98899aa0 4688 return vcpu->arch.mmu.gva_to_gpa(vcpu, base_addr);
37817f29
IE		 4689}
4690
37817f29
IE		 4691static u16 get_segment_selector(struct kvm_vcpu *vcpu, int seg)
4692{
4693 struct kvm_segment kvm_seg;
4694
3e6e0aab 4695 kvm_get_segment(vcpu, &kvm_seg, seg);
37817f29
IE		 4696 return kvm_seg.selector;
4697}
4698
2259e3a7 4699static int kvm_load_realmode_segment(struct kvm_vcpu *vcpu, u16 selector, int seg)
f4bbd9aa
AK		 4700{
4701 struct kvm_segment segvar = {
4702 .base = selector << 4,
4703 .limit = 0xffff,
4704 .selector = selector,
4705 .type = 3,
4706 .present = 1,
4707 .dpl = 3,
4708 .db = 0,
4709 .s = 1,
4710 .l = 0,
4711 .g = 0,
4712 .avl = 0,
4713 .unusable = 0,
4714 };
4715 kvm_x86_ops->set_segment(vcpu, &segvar, seg);
4716 return 0;
4717}
4718
c0c7c04b
AL		 4719static int is_vm86_segment(struct kvm_vcpu *vcpu, int seg)
4720{
4721 return (seg != VCPU_SREG_LDTR) &&
4722 (seg != VCPU_SREG_TR) &&
91586a3b 4723 (kvm_get_rflags(vcpu) & X86_EFLAGS_VM);
c0c7c04b
AL		 4724}
4725
cb84b55f
MT		 4726static void kvm_check_segment_descriptor(struct kvm_vcpu *vcpu, int seg,
4727 u16 selector)
4728{
4729 /* NULL selector is not valid for CS and SS */
4730 if (seg == VCPU_SREG_CS || seg == VCPU_SREG_SS)
4731 if (!selector)
4732 kvm_queue_exception_e(vcpu, TS_VECTOR, selector >> 3);
4733}
4734
3e6e0aab
GT		 4735int kvm_load_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector,
4736 int type_bits, int seg)
37817f29
IE		 4737{
4738 struct kvm_segment kvm_seg;
e01c2426 4739 struct desc_struct seg_desc;
37817f29 4740
3eeb3288 4741 if (is_vm86_segment(vcpu, seg) || !is_protmode(vcpu))
f4bbd9aa 4742 return kvm_load_realmode_segment(vcpu, selector, seg);
e01c2426
GN		 4743
4744 if (load_guest_segment_descriptor(vcpu, selector, &seg_desc))
37817f29 4745 return 1;
e01c2426 4746 seg_desct_to_kvm_desct(&seg_desc, selector, &kvm_seg);
cb84b55f
MT		 4747
4748 kvm_check_segment_descriptor(vcpu, seg, selector);
37817f29
IE		 4749 kvm_seg.type |= type_bits;
4750
4751 if (seg != VCPU_SREG_SS && seg != VCPU_SREG_CS &&
4752 seg != VCPU_SREG_LDTR)
4753 if (!kvm_seg.s)
4754 kvm_seg.unusable = 1;
4755
3e6e0aab 4756 kvm_set_segment(vcpu, &kvm_seg, seg);
e01c2426
GN		 4757 if (selector && !kvm_seg.unusable && kvm_seg.s) {
4758 /* mark segment as accessed */
4759 seg_desc.type |= 1;
4760 save_guest_segment_descriptor(vcpu, selector, &seg_desc);
4761 }
37817f29
IE		 4762 return 0;
4763}
4764
4765static void save_state_to_tss32(struct kvm_vcpu *vcpu,
4766 struct tss_segment_32 *tss)
4767{
4768 tss->cr3 = vcpu->arch.cr3;
5fdbf976 4769 tss->eip = kvm_rip_read(vcpu);
91586a3b 4770 tss->eflags = kvm_get_rflags(vcpu);
5fdbf976
MT		 4771 tss->eax = kvm_register_read(vcpu, VCPU_REGS_RAX);
4772 tss->ecx = kvm_register_read(vcpu, VCPU_REGS_RCX);
4773 tss->edx = kvm_register_read(vcpu, VCPU_REGS_RDX);
4774 tss->ebx = kvm_register_read(vcpu, VCPU_REGS_RBX);
4775 tss->esp = kvm_register_read(vcpu, VCPU_REGS_RSP);
4776 tss->ebp = kvm_register_read(vcpu, VCPU_REGS_RBP);
4777 tss->esi = kvm_register_read(vcpu, VCPU_REGS_RSI);
4778 tss->edi = kvm_register_read(vcpu, VCPU_REGS_RDI);
37817f29
IE		 4779 tss->es = get_segment_selector(vcpu, VCPU_SREG_ES);
4780 tss->cs = get_segment_selector(vcpu, VCPU_SREG_CS);
4781 tss->ss = get_segment_selector(vcpu, VCPU_SREG_SS);
4782 tss->ds = get_segment_selector(vcpu, VCPU_SREG_DS);
4783 tss->fs = get_segment_selector(vcpu, VCPU_SREG_FS);
4784 tss->gs = get_segment_selector(vcpu, VCPU_SREG_GS);
4785 tss->ldt_selector = get_segment_selector(vcpu, VCPU_SREG_LDTR);
37817f29
IE		 4786}
4787
4788static int load_state_from_tss32(struct kvm_vcpu *vcpu,
4789 struct tss_segment_32 *tss)
4790{
4791 kvm_set_cr3(vcpu, tss->cr3);
4792
5fdbf976 4793 kvm_rip_write(vcpu, tss->eip);
91586a3b 4794 kvm_set_rflags(vcpu, tss->eflags | 2);
37817f29 4795
5fdbf976
MT		 4796 kvm_register_write(vcpu, VCPU_REGS_RAX, tss->eax);
4797 kvm_register_write(vcpu, VCPU_REGS_RCX, tss->ecx);
4798 kvm_register_write(vcpu, VCPU_REGS_RDX, tss->edx);
4799 kvm_register_write(vcpu, VCPU_REGS_RBX, tss->ebx);
4800 kvm_register_write(vcpu, VCPU_REGS_RSP, tss->esp);
4801 kvm_register_write(vcpu, VCPU_REGS_RBP, tss->ebp);
4802 kvm_register_write(vcpu, VCPU_REGS_RSI, tss->esi);
4803 kvm_register_write(vcpu, VCPU_REGS_RDI, tss->edi);
37817f29 4804
3e6e0aab 4805 if (kvm_load_segment_descriptor(vcpu, tss->ldt_selector, 0, VCPU_SREG_LDTR))
37817f29
IE		 4806 return 1;
4807
3e6e0aab 4808 if (kvm_load_segment_descriptor(vcpu, tss->es, 1, VCPU_SREG_ES))
37817f29
IE		 4809 return 1;
4810
3e6e0aab 4811 if (kvm_load_segment_descriptor(vcpu, tss->cs, 9, VCPU_SREG_CS))
37817f29
IE		 4812 return 1;
4813
3e6e0aab 4814 if (kvm_load_segment_descriptor(vcpu, tss->ss, 1, VCPU_SREG_SS))
37817f29
IE		 4815 return 1;
4816
3e6e0aab 4817 if (kvm_load_segment_descriptor(vcpu, tss->ds, 1, VCPU_SREG_DS))
37817f29
IE		 4818 return 1;
4819
3e6e0aab 4820 if (kvm_load_segment_descriptor(vcpu, tss->fs, 1, VCPU_SREG_FS))
37817f29
IE		 4821 return 1;
4822
3e6e0aab 4823 if (kvm_load_segment_descriptor(vcpu, tss->gs, 1, VCPU_SREG_GS))
37817f29
IE		 4824 return 1;
4825 return 0;
4826}
4827
4828static void save_state_to_tss16(struct kvm_vcpu *vcpu,
4829 struct tss_segment_16 *tss)
4830{
5fdbf976 4831 tss->ip = kvm_rip_read(vcpu);
91586a3b 4832 tss->flag = kvm_get_rflags(vcpu);
5fdbf976
MT		 4833 tss->ax = kvm_register_read(vcpu, VCPU_REGS_RAX);
4834 tss->cx = kvm_register_read(vcpu, VCPU_REGS_RCX);
4835 tss->dx = kvm_register_read(vcpu, VCPU_REGS_RDX);
4836 tss->bx = kvm_register_read(vcpu, VCPU_REGS_RBX);
4837 tss->sp = kvm_register_read(vcpu, VCPU_REGS_RSP);
4838 tss->bp = kvm_register_read(vcpu, VCPU_REGS_RBP);
4839 tss->si = kvm_register_read(vcpu, VCPU_REGS_RSI);
4840 tss->di = kvm_register_read(vcpu, VCPU_REGS_RDI);
37817f29
IE		 4841
4842 tss->es = get_segment_selector(vcpu, VCPU_SREG_ES);
4843 tss->cs = get_segment_selector(vcpu, VCPU_SREG_CS);
4844 tss->ss = get_segment_selector(vcpu, VCPU_SREG_SS);
4845 tss->ds = get_segment_selector(vcpu, VCPU_SREG_DS);
4846 tss->ldt = get_segment_selector(vcpu, VCPU_SREG_LDTR);
37817f29
IE		 4847}
4848
4849static int load_state_from_tss16(struct kvm_vcpu *vcpu,
4850 struct tss_segment_16 *tss)
4851{
5fdbf976 4852 kvm_rip_write(vcpu, tss->ip);
91586a3b 4853 kvm_set_rflags(vcpu, tss->flag | 2);
5fdbf976
MT		 4854 kvm_register_write(vcpu, VCPU_REGS_RAX, tss->ax);
4855 kvm_register_write(vcpu, VCPU_REGS_RCX, tss->cx);
4856 kvm_register_write(vcpu, VCPU_REGS_RDX, tss->dx);
4857 kvm_register_write(vcpu, VCPU_REGS_RBX, tss->bx);
4858 kvm_register_write(vcpu, VCPU_REGS_RSP, tss->sp);
4859 kvm_register_write(vcpu, VCPU_REGS_RBP, tss->bp);
4860 kvm_register_write(vcpu, VCPU_REGS_RSI, tss->si);
4861 kvm_register_write(vcpu, VCPU_REGS_RDI, tss->di);
37817f29 4862
3e6e0aab 4863 if (kvm_load_segment_descriptor(vcpu, tss->ldt, 0, VCPU_SREG_LDTR))
37817f29
IE		 4864 return 1;
4865
3e6e0aab 4866 if (kvm_load_segment_descriptor(vcpu, tss->es, 1, VCPU_SREG_ES))
37817f29
IE		 4867 return 1;
4868
3e6e0aab 4869 if (kvm_load_segment_descriptor(vcpu, tss->cs, 9, VCPU_SREG_CS))
37817f29
IE		 4870 return 1;
4871
3e6e0aab 4872 if (kvm_load_segment_descriptor(vcpu, tss->ss, 1, VCPU_SREG_SS))
37817f29
IE		 4873 return 1;
4874
3e6e0aab 4875 if (kvm_load_segment_descriptor(vcpu, tss->ds, 1, VCPU_SREG_DS))
37817f29
IE		 4876 return 1;
4877 return 0;
4878}
4879
8b2cf73c 4880static int kvm_task_switch_16(struct kvm_vcpu *vcpu, u16 tss_selector,
b237ac37
GN		 4881 u16 old_tss_sel, u32 old_tss_base,
4882 struct desc_struct *nseg_desc)
37817f29
IE		 4883{
4884 struct tss_segment_16 tss_segment_16;
4885 int ret = 0;
4886
34198bf8
MT		 4887 if (kvm_read_guest(vcpu->kvm, old_tss_base, &tss_segment_16,
4888 sizeof tss_segment_16))
37817f29
IE		 4889 goto out;
4890
4891 save_state_to_tss16(vcpu, &tss_segment_16);
37817f29 4892
34198bf8
MT		 4893 if (kvm_write_guest(vcpu->kvm, old_tss_base, &tss_segment_16,
4894 sizeof tss_segment_16))
37817f29 4895 goto out;
34198bf8
MT		 4896
4897 if (kvm_read_guest(vcpu->kvm, get_tss_base_addr(vcpu, nseg_desc),
4898 &tss_segment_16, sizeof tss_segment_16))
4899 goto out;
4900
b237ac37
GN		 4901 if (old_tss_sel != 0xffff) {
4902 tss_segment_16.prev_task_link = old_tss_sel;
4903
4904 if (kvm_write_guest(vcpu->kvm,
4905 get_tss_base_addr(vcpu, nseg_desc),
4906 &tss_segment_16.prev_task_link,
4907 sizeof tss_segment_16.prev_task_link))
4908 goto out;
4909 }
4910
37817f29
IE		 4911 if (load_state_from_tss16(vcpu, &tss_segment_16))
4912 goto out;
4913
4914 ret = 1;
4915out:
4916 return ret;
4917}
4918
8b2cf73c 4919static int kvm_task_switch_32(struct kvm_vcpu *vcpu, u16 tss_selector,
b237ac37 4920 u16 old_tss_sel, u32 old_tss_base,
37817f29
IE		 4921 struct desc_struct *nseg_desc)
4922{
4923 struct tss_segment_32 tss_segment_32;
4924 int ret = 0;
4925
34198bf8
MT		 4926 if (kvm_read_guest(vcpu->kvm, old_tss_base, &tss_segment_32,
4927 sizeof tss_segment_32))
37817f29
IE		 4928 goto out;
4929
4930 save_state_to_tss32(vcpu, &tss_segment_32);
37817f29 4931
34198bf8
MT		 4932 if (kvm_write_guest(vcpu->kvm, old_tss_base, &tss_segment_32,
4933 sizeof tss_segment_32))
4934 goto out;
4935
4936 if (kvm_read_guest(vcpu->kvm, get_tss_base_addr(vcpu, nseg_desc),
4937 &tss_segment_32, sizeof tss_segment_32))
37817f29 4938 goto out;
34198bf8 4939
b237ac37
GN		 4940 if (old_tss_sel != 0xffff) {
4941 tss_segment_32.prev_task_link = old_tss_sel;
4942
4943 if (kvm_write_guest(vcpu->kvm,
4944 get_tss_base_addr(vcpu, nseg_desc),
4945 &tss_segment_32.prev_task_link,
4946 sizeof tss_segment_32.prev_task_link))
4947 goto out;
4948 }
4949
37817f29
IE		 4950 if (load_state_from_tss32(vcpu, &tss_segment_32))
4951 goto out;
4952
4953 ret = 1;
4954out:
4955 return ret;
4956}
4957
4958int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason)
4959{
4960 struct kvm_segment tr_seg;
4961 struct desc_struct cseg_desc;
4962 struct desc_struct nseg_desc;
4963 int ret = 0;
34198bf8
MT		 4964 u32 old_tss_base = get_segment_base(vcpu, VCPU_SREG_TR);
4965 u16 old_tss_sel = get_segment_selector(vcpu, VCPU_SREG_TR);
37817f29 4966
34198bf8 4967 old_tss_base = vcpu->arch.mmu.gva_to_gpa(vcpu, old_tss_base);
37817f29 4968
34198bf8
MT		 4969 /* FIXME: Handle errors. Failure to read either TSS or their
4970 * descriptors should generate a pagefault.
4971 */
37817f29
IE		 4972 if (load_guest_segment_descriptor(vcpu, tss_selector, &nseg_desc))
4973 goto out;
4974
34198bf8 4975 if (load_guest_segment_descriptor(vcpu, old_tss_sel, &cseg_desc))
37817f29
IE		 4976 goto out;
4977
37817f29
IE		 4978 if (reason != TASK_SWITCH_IRET) {
4979 int cpl;
4980
4981 cpl = kvm_x86_ops->get_cpl(vcpu);
4982 if ((tss_selector & 3) > nseg_desc.dpl || cpl > nseg_desc.dpl) {
4983 kvm_queue_exception_e(vcpu, GP_VECTOR, 0);
4984 return 1;
4985 }
4986 }
4987
46a359e7 4988 if (!nseg_desc.p || get_desc_limit(&nseg_desc) < 0x67) {
37817f29
IE		 4989 kvm_queue_exception_e(vcpu, TS_VECTOR, tss_selector & 0xfffc);
4990 return 1;
4991 }
4992
4993 if (reason == TASK_SWITCH_IRET || reason == TASK_SWITCH_JMP) {
3fe913e7 4994 cseg_desc.type &= ~(1 << 1); //clear the B flag
34198bf8 4995 save_guest_segment_descriptor(vcpu, old_tss_sel, &cseg_desc);
37817f29
IE		 4996 }
4997
4998 if (reason == TASK_SWITCH_IRET) {
91586a3b
JK		 4999 u32 eflags = kvm_get_rflags(vcpu);
5000 kvm_set_rflags(vcpu, eflags & ~X86_EFLAGS_NT);
37817f29
IE		 5001 }
5002
b237ac37
GN		 5003 /* set back link to prev task only if NT bit is set in eflags
5004 note that old_tss_sel is not used afetr this point */
5005 if (reason != TASK_SWITCH_CALL && reason != TASK_SWITCH_GATE)
5006 old_tss_sel = 0xffff;
5007
37817f29 5008 if (nseg_desc.type & 8)
b237ac37
GN		 5009 ret = kvm_task_switch_32(vcpu, tss_selector, old_tss_sel,
5010 old_tss_base, &nseg_desc);
37817f29 5011 else
b237ac37
GN		 5012 ret = kvm_task_switch_16(vcpu, tss_selector, old_tss_sel,
5013 old_tss_base, &nseg_desc);
37817f29
IE		 5014
5015 if (reason == TASK_SWITCH_CALL || reason == TASK_SWITCH_GATE) {
91586a3b
JK		 5016 u32 eflags = kvm_get_rflags(vcpu);
5017 kvm_set_rflags(vcpu, eflags | X86_EFLAGS_NT);
37817f29
IE		 5018 }
5019
5020 if (reason != TASK_SWITCH_IRET) {
3fe913e7 5021 nseg_desc.type |= (1 << 1);
37817f29
IE		 5022 save_guest_segment_descriptor(vcpu, tss_selector,
5023 &nseg_desc);
5024 }
5025
4d4ec087 5026 kvm_x86_ops->set_cr0(vcpu, kvm_read_cr0(vcpu) | X86_CR0_TS);
37817f29
IE		 5027 seg_desct_to_kvm_desct(&nseg_desc, tss_selector, &tr_seg);
5028 tr_seg.type = 11;
3e6e0aab 5029 kvm_set_segment(vcpu, &tr_seg, VCPU_SREG_TR);
37817f29 5030out:
37817f29
IE		 5031 return ret;
5032}
5033EXPORT_SYMBOL_GPL(kvm_task_switch);
5034
b6c7a5dc
HB		 5035int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
5036 struct kvm_sregs *sregs)
5037{
5038 int mmu_reset_needed = 0;
923c61bb 5039 int pending_vec, max_bits;
b6c7a5dc
HB		 5040 struct descriptor_table dt;
5041
5042 vcpu_load(vcpu);
5043
5044 dt.limit = sregs->idt.limit;
5045 dt.base = sregs->idt.base;
5046 kvm_x86_ops->set_idt(vcpu, &dt);
5047 dt.limit = sregs->gdt.limit;
5048 dt.base = sregs->gdt.base;
5049 kvm_x86_ops->set_gdt(vcpu, &dt);
5050
ad312c7c
ZX		 5051 vcpu->arch.cr2 = sregs->cr2;
5052 mmu_reset_needed |= vcpu->arch.cr3 != sregs->cr3;
dc7e795e 5053 vcpu->arch.cr3 = sregs->cr3;
b6c7a5dc 5054
2d3ad1f4 5055 kvm_set_cr8(vcpu, sregs->cr8);
b6c7a5dc 5056
f6801dff 5057 mmu_reset_needed |= vcpu->arch.efer != sregs->efer;
b6c7a5dc 5058 kvm_x86_ops->set_efer(vcpu, sregs->efer);
b6c7a5dc
HB		 5059 kvm_set_apic_base(vcpu, sregs->apic_base);
5060
4d4ec087 5061 mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0;
b6c7a5dc 5062 kvm_x86_ops->set_cr0(vcpu, sregs->cr0);
d7306163 5063 vcpu->arch.cr0 = sregs->cr0;
b6c7a5dc 5064
fc78f519 5065 mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4;
b6c7a5dc 5066 kvm_x86_ops->set_cr4(vcpu, sregs->cr4);
7c93be44 5067 if (!is_long_mode(vcpu) && is_pae(vcpu)) {
ad312c7c 5068 load_pdptrs(vcpu, vcpu->arch.cr3);
7c93be44
MT		 5069 mmu_reset_needed = 1;
5070 }
b6c7a5dc
HB		 5071
5072 if (mmu_reset_needed)
5073 kvm_mmu_reset_context(vcpu);
5074
923c61bb
GN		 5075 max_bits = (sizeof sregs->interrupt_bitmap) << 3;
5076 pending_vec = find_first_bit(
5077 (const unsigned long *)sregs->interrupt_bitmap, max_bits);
5078 if (pending_vec < max_bits) {
66fd3f7f 5079 kvm_queue_interrupt(vcpu, pending_vec, false);
923c61bb
GN		 5080 pr_debug("Set back pending irq %d\n", pending_vec);
5081 if (irqchip_in_kernel(vcpu->kvm))
5082 kvm_pic_clear_isr_ack(vcpu->kvm);
b6c7a5dc
HB		 5083 }
5084
3e6e0aab
GT		 5085 kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
5086 kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
5087 kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES);
5088 kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
5089 kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
5090 kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 5091
3e6e0aab
GT		 5092 kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
5093 kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc 5094
5f0269f5
ME		 5095 update_cr8_intercept(vcpu);
5096
9c3e4aab 5097 /* Older userspace won't unhalt the vcpu on reset. */
c5af89b6 5098 if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 &&
9c3e4aab 5099 sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 &&
3eeb3288 5100 !is_protmode(vcpu))
9c3e4aab
MT		 5101 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
5102
b6c7a5dc
HB		 5103 vcpu_put(vcpu);
5104
5105 return 0;
5106}
5107
d0bfb940
JK		 5108int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
5109 struct kvm_guest_debug *dbg)
b6c7a5dc 5110{
355be0b9 5111 unsigned long rflags;
ae675ef0 5112 int i, r;
b6c7a5dc
HB		 5113
5114 vcpu_load(vcpu);
5115
4f926bf2
JK		 5116 if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) {
5117 r = -EBUSY;
5118 if (vcpu->arch.exception.pending)
5119 goto unlock_out;
5120 if (dbg->control & KVM_GUESTDBG_INJECT_DB)
5121 kvm_queue_exception(vcpu, DB_VECTOR);
5122 else
5123 kvm_queue_exception(vcpu, BP_VECTOR);
5124 }
5125
91586a3b
JK		 5126 /*
5127 * Read rflags as long as potentially injected trace flags are still
5128 * filtered out.
5129 */
5130 rflags = kvm_get_rflags(vcpu);
355be0b9
JK		 5131
5132 vcpu->guest_debug = dbg->control;
5133 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
5134 vcpu->guest_debug = 0;
5135
5136 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
ae675ef0
JK		 5137 for (i = 0; i < KVM_NR_DB_REGS; ++i)
5138 vcpu->arch.eff_db[i] = dbg->arch.debugreg[i];
5139 vcpu->arch.switch_db_regs =
5140 (dbg->arch.debugreg[7] & DR7_BP_EN_MASK);
5141 } else {
5142 for (i = 0; i < KVM_NR_DB_REGS; i++)
5143 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
5144 vcpu->arch.switch_db_regs = (vcpu->arch.dr7 & DR7_BP_EN_MASK);
5145 }
5146
94fe45da
JK		 5147 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) {
5148 vcpu->arch.singlestep_cs =
5149 get_segment_selector(vcpu, VCPU_SREG_CS);
5150 vcpu->arch.singlestep_rip = kvm_rip_read(vcpu);
5151 }
5152
91586a3b
JK		 5153 /*
5154 * Trigger an rflags update that will inject or remove the trace
5155 * flags.
5156 */
5157 kvm_set_rflags(vcpu, rflags);
b6c7a5dc 5158
355be0b9 5159 kvm_x86_ops->set_guest_debug(vcpu, dbg);
b6c7a5dc 5160
4f926bf2 5161 r = 0;
d0bfb940 5162
4f926bf2 5163unlock_out:
b6c7a5dc
HB		 5164 vcpu_put(vcpu);
5165
5166 return r;
5167}
5168
d0752060
HB		 5169/*
5170 * fxsave fpu state. Taken from x86_64/processor.h. To be killed when
5171 * we have asm/x86/processor.h
5172 */
5173struct fxsave {
5174 u16 cwd;
5175 u16 swd;
5176 u16 twd;
5177 u16 fop;
5178 u64 rip;
5179 u64 rdp;
5180 u32 mxcsr;
5181 u32 mxcsr_mask;
5182 u32 st_space[32]; /* 8*16 bytes for each FP-reg = 128 bytes */
5183#ifdef CONFIG_X86_64
5184 u32 xmm_space[64]; /* 16*16 bytes for each XMM-reg = 256 bytes */
5185#else
5186 u32 xmm_space[32]; /* 8*16 bytes for each XMM-reg = 128 bytes */
5187#endif
5188};
5189
8b006791
ZX		 5190/*
5191 * Translate a guest virtual address to a guest physical address.
5192 */
5193int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
5194 struct kvm_translation *tr)
5195{
5196 unsigned long vaddr = tr->linear_address;
5197 gpa_t gpa;
f656ce01 5198 int idx;
8b006791
ZX		 5199
5200 vcpu_load(vcpu);
f656ce01 5201 idx = srcu_read_lock(&vcpu->kvm->srcu);
ad312c7c 5202 gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, vaddr);
f656ce01 5203 srcu_read_unlock(&vcpu->kvm->srcu, idx);
8b006791
ZX		 5204 tr->physical_address = gpa;
5205 tr->valid = gpa != UNMAPPED_GVA;
5206 tr->writeable = 1;
5207 tr->usermode = 0;
8b006791
ZX		 5208 vcpu_put(vcpu);
5209
5210 return 0;
5211}
5212
d0752060
HB		 5213int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
5214{
ad312c7c 5215 struct fxsave *fxsave = (struct fxsave *)&vcpu->arch.guest_fx_image;
d0752060
HB		 5216
5217 vcpu_load(vcpu);
5218
5219 memcpy(fpu->fpr, fxsave->st_space, 128);
5220 fpu->fcw = fxsave->cwd;
5221 fpu->fsw = fxsave->swd;
5222 fpu->ftwx = fxsave->twd;
5223 fpu->last_opcode = fxsave->fop;
5224 fpu->last_ip = fxsave->rip;
5225 fpu->last_dp = fxsave->rdp;
5226 memcpy(fpu->xmm, fxsave->xmm_space, sizeof fxsave->xmm_space);
5227
5228 vcpu_put(vcpu);
5229
5230 return 0;
5231}
5232
5233int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
5234{
ad312c7c 5235 struct fxsave *fxsave = (struct fxsave *)&vcpu->arch.guest_fx_image;
d0752060
HB		 5236
5237 vcpu_load(vcpu);
5238
5239 memcpy(fxsave->st_space, fpu->fpr, 128);
5240 fxsave->cwd = fpu->fcw;
5241 fxsave->swd = fpu->fsw;
5242 fxsave->twd = fpu->ftwx;
5243 fxsave->fop = fpu->last_opcode;
5244 fxsave->rip = fpu->last_ip;
5245 fxsave->rdp = fpu->last_dp;
5246 memcpy(fxsave->xmm_space, fpu->xmm, sizeof fxsave->xmm_space);
5247
5248 vcpu_put(vcpu);
5249
5250 return 0;
5251}
5252
5253void fx_init(struct kvm_vcpu *vcpu)
5254{
5255 unsigned after_mxcsr_mask;
5256
bc1a34f1
AA		 5257 /*
5258 * Touch the fpu the first time in non atomic context as if
5259 * this is the first fpu instruction the exception handler
5260 * will fire before the instruction returns and it'll have to
5261 * allocate ram with GFP_KERNEL.
5262 */
5263 if (!used_math())
d6e88aec 5264 kvm_fx_save(&vcpu->arch.host_fx_image);
bc1a34f1 5265
d0752060
HB		 5266 /* Initialize guest FPU by resetting ours and saving into guest's */
5267 preempt_disable();
d6e88aec
AK		 5268 kvm_fx_save(&vcpu->arch.host_fx_image);
5269 kvm_fx_finit();
5270 kvm_fx_save(&vcpu->arch.guest_fx_image);
5271 kvm_fx_restore(&vcpu->arch.host_fx_image);
d0752060
HB		 5272 preempt_enable();
5273
ad312c7c 5274 vcpu->arch.cr0 |= X86_CR0_ET;
d0752060 5275 after_mxcsr_mask = offsetof(struct i387_fxsave_struct, st_space);
ad312c7c
ZX		 5276 vcpu->arch.guest_fx_image.mxcsr = 0x1f80;
5277 memset((void *)&vcpu->arch.guest_fx_image + after_mxcsr_mask,
d0752060
HB		 5278 0, sizeof(struct i387_fxsave_struct) - after_mxcsr_mask);
5279}
5280EXPORT_SYMBOL_GPL(fx_init);
5281
5282void kvm_load_guest_fpu(struct kvm_vcpu *vcpu)
5283{
2608d7a1 5284 if (vcpu->guest_fpu_loaded)
d0752060
HB		 5285 return;
5286
5287 vcpu->guest_fpu_loaded = 1;
d6e88aec
AK		 5288 kvm_fx_save(&vcpu->arch.host_fx_image);
5289 kvm_fx_restore(&vcpu->arch.guest_fx_image);
0c04851c 5290 trace_kvm_fpu(1);
d0752060 5291}
d0752060
HB		 5292
5293void kvm_put_guest_fpu(struct kvm_vcpu *vcpu)
5294{
5295 if (!vcpu->guest_fpu_loaded)
5296 return;
5297
5298 vcpu->guest_fpu_loaded = 0;
d6e88aec
AK		 5299 kvm_fx_save(&vcpu->arch.guest_fx_image);
5300 kvm_fx_restore(&vcpu->arch.host_fx_image);
f096ed85 5301 ++vcpu->stat.fpu_reload;
02daab21 5302 set_bit(KVM_REQ_DEACTIVATE_FPU, &vcpu->requests);
0c04851c 5303 trace_kvm_fpu(0);
d0752060 5304}
e9b11c17
ZX		 5305
5306void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu)
5307{
7f1ea208
JR		 5308 if (vcpu->arch.time_page) {
5309 kvm_release_page_dirty(vcpu->arch.time_page);
5310 vcpu->arch.time_page = NULL;
5311 }
5312
e9b11c17
ZX		 5313 kvm_x86_ops->vcpu_free(vcpu);
5314}
5315
5316struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm,
5317 unsigned int id)
5318{
26e5215f
AK		 5319 return kvm_x86_ops->vcpu_create(kvm, id);
5320}
e9b11c17 5321
26e5215f
AK		 5322int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
5323{
5324 int r;
e9b11c17
ZX		 5325
5326 /* We do fxsave: this must be aligned. */
ad312c7c 5327 BUG_ON((unsigned long)&vcpu->arch.host_fx_image & 0xF);
e9b11c17 5328
0bed3b56 5329 vcpu->arch.mtrr_state.have_fixed = 1;
e9b11c17
ZX		 5330 vcpu_load(vcpu);
5331 r = kvm_arch_vcpu_reset(vcpu);
5332 if (r == 0)
5333 r = kvm_mmu_setup(vcpu);
5334 vcpu_put(vcpu);
5335 if (r < 0)
5336 goto free_vcpu;
5337
26e5215f 5338 return 0;
e9b11c17
ZX		 5339free_vcpu:
5340 kvm_x86_ops->vcpu_free(vcpu);
26e5215f 5341 return r;
e9b11c17
ZX		 5342}
5343
d40ccc62 5344void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu)
e9b11c17
ZX		 5345{
5346 vcpu_load(vcpu);
5347 kvm_mmu_unload(vcpu);
5348 vcpu_put(vcpu);
5349
5350 kvm_x86_ops->vcpu_free(vcpu);
5351}
5352
5353int kvm_arch_vcpu_reset(struct kvm_vcpu *vcpu)
5354{
448fa4a9
JK		 5355 vcpu->arch.nmi_pending = false;
5356 vcpu->arch.nmi_injected = false;
5357
42dbaa5a
JK		 5358 vcpu->arch.switch_db_regs = 0;
5359 memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db));
5360 vcpu->arch.dr6 = DR6_FIXED_1;
5361 vcpu->arch.dr7 = DR7_FIXED_1;
5362
e9b11c17
ZX		 5363 return kvm_x86_ops->vcpu_reset(vcpu);
5364}
5365
10474ae8 5366int kvm_arch_hardware_enable(void *garbage)
e9b11c17 5367{
0cca7907
ZA		 5368 /*
5369 * Since this may be called from a hotplug notifcation,
5370 * we can't get the CPU frequency directly.
5371 */
5372 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
5373 int cpu = raw_smp_processor_id();
5374 per_cpu(cpu_tsc_khz, cpu) = 0;
5375 }
18863bdd
AK		 5376
5377 kvm_shared_msr_cpu_online();
5378
10474ae8 5379 return kvm_x86_ops->hardware_enable(garbage);
e9b11c17
ZX		 5380}
5381
5382void kvm_arch_hardware_disable(void *garbage)
5383{
5384 kvm_x86_ops->hardware_disable(garbage);
3548bab5 5385 drop_user_return_notifiers(garbage);
e9b11c17
ZX		 5386}
5387
5388int kvm_arch_hardware_setup(void)
5389{
5390 return kvm_x86_ops->hardware_setup();
5391}
5392
5393void kvm_arch_hardware_unsetup(void)
5394{
5395 kvm_x86_ops->hardware_unsetup();
5396}
5397
5398void kvm_arch_check_processor_compat(void *rtn)
5399{
5400 kvm_x86_ops->check_processor_compatibility(rtn);
5401}
5402
5403int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu)
5404{
5405 struct page *page;
5406 struct kvm *kvm;
5407 int r;
5408
5409 BUG_ON(vcpu->kvm == NULL);
5410 kvm = vcpu->kvm;
5411
ad312c7c 5412 vcpu->arch.mmu.root_hpa = INVALID_PAGE;
c5af89b6 5413 if (!irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu))
a4535290 5414 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
e9b11c17 5415 else
a4535290 5416 vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED;
e9b11c17
ZX		 5417
5418 page = alloc_page(GFP_KERNEL | __GFP_ZERO);
5419 if (!page) {
5420 r = -ENOMEM;
5421 goto fail;
5422 }
ad312c7c 5423 vcpu->arch.pio_data = page_address(page);
e9b11c17
ZX		 5424
5425 r = kvm_mmu_create(vcpu);
5426 if (r < 0)
5427 goto fail_free_pio_data;
5428
5429 if (irqchip_in_kernel(kvm)) {
5430 r = kvm_create_lapic(vcpu);
5431 if (r < 0)
5432 goto fail_mmu_destroy;
5433 }
5434
890ca9ae
HY		 5435 vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,
5436 GFP_KERNEL);
5437 if (!vcpu->arch.mce_banks) {
5438 r = -ENOMEM;
443c39bc 5439 goto fail_free_lapic;
890ca9ae
HY		 5440 }
5441 vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS;
5442
e9b11c17 5443 return 0;
443c39bc
WY		 5444fail_free_lapic:
5445 kvm_free_lapic(vcpu);
e9b11c17
ZX		 5446fail_mmu_destroy:
5447 kvm_mmu_destroy(vcpu);
5448fail_free_pio_data:
ad312c7c 5449 free_page((unsigned long)vcpu->arch.pio_data);
e9b11c17
ZX		 5450fail:
5451 return r;
5452}
5453
5454void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu)
5455{
f656ce01
MT		 5456 int idx;
5457
36cb93fd 5458 kfree(vcpu->arch.mce_banks);
e9b11c17 5459 kvm_free_lapic(vcpu);
f656ce01 5460 idx = srcu_read_lock(&vcpu->kvm->srcu);
e9b11c17 5461 kvm_mmu_destroy(vcpu);
f656ce01 5462 srcu_read_unlock(&vcpu->kvm->srcu, idx);
ad312c7c 5463 free_page((unsigned long)vcpu->arch.pio_data);
e9b11c17 5464}
d19a9cd2
ZX		 5465
5466struct kvm *kvm_arch_create_vm(void)
5467{
5468 struct kvm *kvm = kzalloc(sizeof(struct kvm), GFP_KERNEL);
5469
5470 if (!kvm)
5471 return ERR_PTR(-ENOMEM);
5472
fef9cce0
MT		 5473 kvm->arch.aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
5474 if (!kvm->arch.aliases) {
5475 kfree(kvm);
5476 return ERR_PTR(-ENOMEM);
5477 }
5478
f05e70ac 5479 INIT_LIST_HEAD(&kvm->arch.active_mmu_pages);
4d5c5d0f 5480 INIT_LIST_HEAD(&kvm->arch.assigned_dev_head);
d19a9cd2 5481
5550af4d
SY		 5482 /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */
5483 set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap);
5484
53f658b3
MT		 5485 rdtscll(kvm->arch.vm_init_tsc);
5486
d19a9cd2
ZX		 5487 return kvm;
5488}
5489
5490static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu)
5491{
5492 vcpu_load(vcpu);
5493 kvm_mmu_unload(vcpu);
5494 vcpu_put(vcpu);
5495}
5496
5497static void kvm_free_vcpus(struct kvm *kvm)
5498{
5499 unsigned int i;
988a2cae 5500 struct kvm_vcpu *vcpu;
d19a9cd2
ZX		 5501
5502 /*
5503 * Unpin any mmu pages first.
5504 */
988a2cae
GN		 5505 kvm_for_each_vcpu(i, vcpu, kvm)
5506 kvm_unload_vcpu_mmu(vcpu);
5507 kvm_for_each_vcpu(i, vcpu, kvm)
5508 kvm_arch_vcpu_free(vcpu);
5509
5510 mutex_lock(&kvm->lock);
5511 for (i = 0; i < atomic_read(&kvm->online_vcpus); i++)
5512 kvm->vcpus[i] = NULL;
d19a9cd2 5513
988a2cae
GN		 5514 atomic_set(&kvm->online_vcpus, 0);
5515 mutex_unlock(&kvm->lock);
d19a9cd2
ZX		 5516}
5517
ad8ba2cd
SY		 5518void kvm_arch_sync_events(struct kvm *kvm)
5519{
ba4cef31 5520 kvm_free_all_assigned_devices(kvm);
ad8ba2cd
SY		 5521}
5522
d19a9cd2
ZX		 5523void kvm_arch_destroy_vm(struct kvm *kvm)
5524{
6eb55818 5525 kvm_iommu_unmap_guest(kvm);
7837699f 5526 kvm_free_pit(kvm);
d7deeeb0
ZX		 5527 kfree(kvm->arch.vpic);
5528 kfree(kvm->arch.vioapic);
d19a9cd2
ZX		 5529 kvm_free_vcpus(kvm);
5530 kvm_free_physmem(kvm);
3d45830c
AK		 5531 if (kvm->arch.apic_access_page)
5532 put_page(kvm->arch.apic_access_page);
b7ebfb05
SY		 5533 if (kvm->arch.ept_identity_pagetable)
5534 put_page(kvm->arch.ept_identity_pagetable);
64749204 5535 cleanup_srcu_struct(&kvm->srcu);
fef9cce0 5536 kfree(kvm->arch.aliases);
d19a9cd2
ZX		 5537 kfree(kvm);
5538}
0de10343 5539
f7784b8e
MT		 5540int kvm_arch_prepare_memory_region(struct kvm *kvm,
5541 struct kvm_memory_slot *memslot,
0de10343 5542 struct kvm_memory_slot old,
f7784b8e 5543 struct kvm_userspace_memory_region *mem,
0de10343
ZX		 5544 int user_alloc)
5545{
f7784b8e 5546 int npages = memslot->npages;
0de10343
ZX		 5547
5548 /*To keep backward compatibility with older userspace,
5549 *x86 needs to hanlde !user_alloc case.
5550 */
5551 if (!user_alloc) {
5552 if (npages && !old.rmap) {
604b38ac
AA		 5553 unsigned long userspace_addr;
5554
72dc67a6 5555 down_write(&current->mm->mmap_sem);
604b38ac
AA		 5556 userspace_addr = do_mmap(NULL, 0,
5557 npages * PAGE_SIZE,
5558 PROT_READ | PROT_WRITE,
acee3c04 5559 MAP_PRIVATE | MAP_ANONYMOUS,
604b38ac 5560 0);
72dc67a6 5561 up_write(&current->mm->mmap_sem);
0de10343 5562
604b38ac
AA		 5563 if (IS_ERR((void *)userspace_addr))
5564 return PTR_ERR((void *)userspace_addr);
5565
604b38ac 5566 memslot->userspace_addr = userspace_addr;
0de10343
ZX		 5567 }
5568 }
5569
f7784b8e
MT		 5570
5571 return 0;
5572}
5573
5574void kvm_arch_commit_memory_region(struct kvm *kvm,
5575 struct kvm_userspace_memory_region *mem,
5576 struct kvm_memory_slot old,
5577 int user_alloc)
5578{
5579
5580 int npages = mem->memory_size >> PAGE_SHIFT;
5581
5582 if (!user_alloc && !old.user_alloc && old.rmap && !npages) {
5583 int ret;
5584
5585 down_write(&current->mm->mmap_sem);
5586 ret = do_munmap(current->mm, old.userspace_addr,
5587 old.npages * PAGE_SIZE);
5588 up_write(&current->mm->mmap_sem);
5589 if (ret < 0)
5590 printk(KERN_WARNING
5591 "kvm_vm_ioctl_set_memory_region: "
5592 "failed to munmap memory\n");
5593 }
5594
7c8a83b7 5595 spin_lock(&kvm->mmu_lock);
f05e70ac 5596 if (!kvm->arch.n_requested_mmu_pages) {
0de10343
ZX		 5597 unsigned int nr_mmu_pages = kvm_mmu_calculate_mmu_pages(kvm);
5598 kvm_mmu_change_mmu_pages(kvm, nr_mmu_pages);
5599 }
5600
5601 kvm_mmu_slot_remove_write_access(kvm, mem->slot);
7c8a83b7 5602 spin_unlock(&kvm->mmu_lock);
0de10343 5603}
1d737c8a 5604
34d4cb8f
MT		 5605void kvm_arch_flush_shadow(struct kvm *kvm)
5606{
5607 kvm_mmu_zap_all(kvm);
8986ecc0 5608 kvm_reload_remote_mmus(kvm);
34d4cb8f
MT		 5609}
5610
1d737c8a
ZX		 5611int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu)
5612{
a4535290 5613 return vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE
a1b37100
GN		 5614 || vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED
5615 || vcpu->arch.nmi_pending ||
5616 (kvm_arch_interrupt_allowed(vcpu) &&
5617 kvm_cpu_has_interrupt(vcpu));
1d737c8a 5618}
5736199a 5619
5736199a
ZX		 5620void kvm_vcpu_kick(struct kvm_vcpu *vcpu)
5621{
32f88400
MT		 5622 int me;
5623 int cpu = vcpu->cpu;
5736199a
ZX		 5624
5625 if (waitqueue_active(&vcpu->wq)) {
5626 wake_up_interruptible(&vcpu->wq);
5627 ++vcpu->stat.halt_wakeup;
5628 }
32f88400
MT		 5629
5630 me = get_cpu();
5631 if (cpu != me && (unsigned)cpu < nr_cpu_ids && cpu_online(cpu))
5632 if (!test_and_set_bit(KVM_REQ_KICK, &vcpu->requests))
5633 smp_send_reschedule(cpu);
e9571ed5 5634 put_cpu();
5736199a 5635}
78646121
GN		 5636
5637int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu)
5638{
5639 return kvm_x86_ops->interrupt_allowed(vcpu);
5640}
229456fc 5641
94fe45da
JK		 5642unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu)
5643{
5644 unsigned long rflags;
5645
5646 rflags = kvm_x86_ops->get_rflags(vcpu);
5647 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
5648 rflags &= ~(unsigned long)(X86_EFLAGS_TF | X86_EFLAGS_RF);
5649 return rflags;
5650}
5651EXPORT_SYMBOL_GPL(kvm_get_rflags);
5652
5653void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
5654{
5655 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP &&
5656 vcpu->arch.singlestep_cs ==
5657 get_segment_selector(vcpu, VCPU_SREG_CS) &&
5658 vcpu->arch.singlestep_rip == kvm_rip_read(vcpu))
5659 rflags |= X86_EFLAGS_TF | X86_EFLAGS_RF;
5660 kvm_x86_ops->set_rflags(vcpu, rflags);
5661}
5662EXPORT_SYMBOL_GPL(kvm_set_rflags);
5663
229456fc
MT		 5664EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit);
5665EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq);
5666EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault);
5667EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr);
5668EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr);
0ac406de 5669EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun);
d8cabddf 5670EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit);
17897f36 5671EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject);
236649de 5672EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit);
ec1ff790 5673EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga);
532a46b9 5674EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit);
Linux kernel - Deliverables
This page took 0.644003 seconds and 5 git commands to generate.