RISC-V: Merge ELF attribute for ld.
[deliverable/binutils-gdb.git] / bfd / ChangeLog
CommitLineData
2dc8dd17
JW
12019-01-16 Kito Cheng <kito@andestech.com>
2 Nelson Chu <nelson@andestech.com>
3
7d7a7d7c
JW
4 * elfnn-riscv.c (in_subsets): New.
5 (out_subsets): Likewise.
6 (merged_subsets): Likewise.
7 (riscv_std_ext_p): Likewise.
8 (riscv_non_std_ext_p): Likewise.
9 (riscv_std_sv_ext_p): Likewise.
10 (riscv_non_std_sv_ext_p): Likewise.
11 (riscv_version_mismatch): Likewise.
12 (riscv_i_or_e_p): Likewise.
13 (riscv_merge_std_ext): Likewise.
14 (riscv_merge_non_std_and_sv_ext): Likewise.
15 (riscv_merge_arch_attr_info): Likewise.
16 (riscv_merge_attributes): Likewise.
17 (_bfd_riscv_elf_merge_private_bfd_data): Merge attribute.
18
2dc8dd17
JW
19 * elfnn-riscv.c (riscv_elf_obj_attrs_arg_type): New.
20 (elf_backend_obj_attrs_vendor): Define.
21 (elf_backend_obj_attrs_section_type): Likewise.
22 (elf_backend_obj_attrs_section): Likewise.
23 (elf_backend_obj_attrs_arg_type): Define as
24 riscv_elf_obj_attrs_arg_type.
25 * elfxx-riscv.c (riscv_estimate_digit): New.
26 (riscv_estimate_arch_strlen1): Likewise.
27 (riscv_estimate_arch_strlen): Likewise.
28 (riscv_arch_str1): Likewise.
29 (riscv_arch_str): Likewise.
30 * elfxx-riscv.h (riscv_arch_str): Declare.
31
d5dcaf1b
JD
322019-01-14 John Darrington <john@darrington.wattle.id.au>
33
34 * bfd-in2.h [BFD_RELOC_S12Z_OPR]: New reloc.
35 * libbfd.h: regen.
36 * elf32-s12z.c (eld_s12z_howto_table): R_S12Z_OPR takes non zero
37 source field. (md_apply_fix): Apply final fix
38 to BFD_RELOC_S12Z_OPR.
39 * reloc.c[BFD_RELOC_S12Z_OPR]: New reloc.
40
5a12586d
MT
412019-01-14 Maamoun Tarsha <maamountk@hotmail.com>
42
f466c305 43 PR 20113
5a12586d
MT
44 * elf32-s390.c (allocate_dynrelocs): Update comment.
45
3107326d
AP
462019-01-09 Andrew Paprocki <andrew@ishiboo.com>
47
48 * warning.m4: Adjust egrep pattern for non-GNU compilers.
49 * configure: Regenerate.
50
a9859e01
AM
512019-01-08 Alan Modra <amodra@gmail.com>
52
53 PR 23699
54 PR 24065
55 * ihex.c (ihex_write_object_contents): Properly check 32-bit
56 address range.
57
c8c89dac
YS
582019-01-05 Yoshinori Sato <ysato@users.sourceforge.jp>
59
60 * bfd/archures.c: Add bfd_mach_rx_v2 and bfd_mach_rx_v3.
61 * bfd/bfd-in2.h: Regenerate.
62 * bfd/cpu-rx.c (arch_info_struct): Add RXv2 and RXv3 entry.
63 * bfd/elf32-rx.c (elf32_rx_machine): Add RXv2 and RXv3 support.
64
d9858c37
LX
652019-01-04 Lifang Xia <lifang_xia@c-sky.com>
66
67 * config.bfd (csky-*-elf* | csky-*-linux*): Modify the csky
68 default target, little endian target is more suitable.
69
677bd4c6
AM
702019-01-04 Alan Modra <amodra@gmail.com>
71
72 PR 24061
73 PR 21786
74 * coff-rs6000.c (GET_VALUE_IN_FIELD): Add base parameter and
75 adjust all callers.
76 (EQ_VALUE_IN_FIELD): Likewise.
77 * coff64-rs6000.c (GET_VALUE_IN_FIELD): Likewise.
78
82704155
AM
792019-01-01 Alan Modra <amodra@gmail.com>
80
81 Update year range in copyright notice of all files.
82
d5c04e1b 83For older changes see ChangeLog-2018
3499769a 84\f
d5c04e1b 85Copyright (C) 2019 Free Software Foundation, Inc.
3499769a
AM
86
87Copying and distribution of this file, with or without modification,
88are permitted in any medium without royalty provided the copyright
89notice and this notice are preserved.
90
91Local Variables:
92mode: change-log
93left-margin: 8
94fill-column: 74
95version-control: never
96End:
This page took 0.212446 seconds and 4 git commands to generate.