Commit | Line | Data |
---|---|---|
252b5132 | 1 | /* BFD library support routines for architectures. |
b3adc24a | 2 | Copyright (C) 1990-2020 Free Software Foundation, Inc. |
252b5132 RH |
3 | Hacked by John Gilmore and Steve Chamberlain of Cygnus Support. |
4 | ||
3af9a47b | 5 | This file is part of BFD, the Binary File Descriptor library. |
252b5132 | 6 | |
3af9a47b NC |
7 | This program is free software; you can redistribute it and/or modify |
8 | it under the terms of the GNU General Public License as published by | |
cd123cb7 | 9 | the Free Software Foundation; either version 3 of the License, or |
3af9a47b | 10 | (at your option) any later version. |
252b5132 | 11 | |
3af9a47b NC |
12 | This program is distributed in the hope that it will be useful, |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
252b5132 | 16 | |
3af9a47b NC |
17 | You should have received a copy of the GNU General Public License |
18 | along with this program; if not, write to the Free Software | |
cd123cb7 NC |
19 | Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, |
20 | MA 02110-1301, USA. */ | |
252b5132 | 21 | |
252b5132 | 22 | #include "sysdep.h" |
3db64b00 | 23 | #include "bfd.h" |
252b5132 | 24 | #include "libbfd.h" |
3882b010 | 25 | #include "safe-ctype.h" |
252b5132 RH |
26 | |
27 | /* | |
28 | ||
29 | SECTION | |
30 | Architectures | |
31 | ||
32 | BFD keeps one atom in a BFD describing the | |
33 | architecture of the data attached to the BFD: a pointer to a | |
0ef5a5bd | 34 | <<bfd_arch_info_type>>. |
252b5132 RH |
35 | |
36 | Pointers to structures can be requested independently of a BFD | |
37 | so that an architecture's information can be interrogated | |
38 | without access to an open BFD. | |
39 | ||
40 | The architecture information is provided by each architecture package. | |
41 | The set of default architectures is selected by the macro | |
42 | <<SELECT_ARCHITECTURES>>. This is normally set up in the | |
43 | @file{config/@var{target}.mt} file of your choice. If the name is not | |
0ef5a5bd | 44 | defined, then all the architectures supported are included. |
252b5132 RH |
45 | |
46 | When BFD starts up, all the architectures are called with an | |
47 | initialize method. It is up to the architecture back end to | |
48 | insert as many items into the list of architectures as it wants to; | |
49 | generally this would be one for each machine and one for the | |
0ef5a5bd | 50 | default case (an item with a machine field of 0). |
252b5132 RH |
51 | |
52 | BFD's idea of an architecture is implemented in @file{archures.c}. | |
53 | */ | |
54 | ||
55 | /* | |
56 | ||
57 | SUBSECTION | |
58 | bfd_architecture | |
59 | ||
60 | DESCRIPTION | |
61 | This enum gives the object file's CPU architecture, in a | |
62 | global sense---i.e., what processor family does it belong to? | |
63 | Another field indicates which processor within | |
64 | the family is in use. The machine gives a number which | |
65 | distinguishes different versions of the architecture, | |
a8eb42a8 | 66 | containing, for example, 68020 for Motorola 68020. |
252b5132 | 67 | |
0ef5a5bd | 68 | .enum bfd_architecture |
252b5132 | 69 | .{ |
c312a6a4 NC |
70 | . bfd_arch_unknown, {* File arch not known. *} |
71 | . bfd_arch_obscure, {* Arch known, not one of these. *} | |
07d6d2b8 AM |
72 | . bfd_arch_m68k, {* Motorola 68xxx. *} |
73 | .#define bfd_mach_m68000 1 | |
74 | .#define bfd_mach_m68008 2 | |
75 | .#define bfd_mach_m68010 3 | |
76 | .#define bfd_mach_m68020 4 | |
77 | .#define bfd_mach_m68030 5 | |
78 | .#define bfd_mach_m68040 6 | |
79 | .#define bfd_mach_m68060 7 | |
80 | .#define bfd_mach_cpu32 8 | |
81 | .#define bfd_mach_fido 9 | |
82 | .#define bfd_mach_mcf_isa_a_nodiv 10 | |
83 | .#define bfd_mach_mcf_isa_a 11 | |
84 | .#define bfd_mach_mcf_isa_a_mac 12 | |
85 | .#define bfd_mach_mcf_isa_a_emac 13 | |
86 | .#define bfd_mach_mcf_isa_aplus 14 | |
87 | .#define bfd_mach_mcf_isa_aplus_mac 15 | |
88 | .#define bfd_mach_mcf_isa_aplus_emac 16 | |
89 | .#define bfd_mach_mcf_isa_b_nousp 17 | |
90 | .#define bfd_mach_mcf_isa_b_nousp_mac 18 | |
91 | .#define bfd_mach_mcf_isa_b_nousp_emac 19 | |
92 | .#define bfd_mach_mcf_isa_b 20 | |
93 | .#define bfd_mach_mcf_isa_b_mac 21 | |
94 | .#define bfd_mach_mcf_isa_b_emac 22 | |
95 | .#define bfd_mach_mcf_isa_b_float 23 | |
96 | .#define bfd_mach_mcf_isa_b_float_mac 24 | |
97 | .#define bfd_mach_mcf_isa_b_float_emac 25 | |
98 | .#define bfd_mach_mcf_isa_c 26 | |
99 | .#define bfd_mach_mcf_isa_c_mac 27 | |
100 | .#define bfd_mach_mcf_isa_c_emac 28 | |
101 | .#define bfd_mach_mcf_isa_c_nodiv 29 | |
102 | .#define bfd_mach_mcf_isa_c_nodiv_mac 30 | |
103 | .#define bfd_mach_mcf_isa_c_nodiv_emac 31 | |
104 | . bfd_arch_vax, {* DEC Vax. *} | |
252b5132 | 105 | . |
07d6d2b8 AM |
106 | . bfd_arch_or1k, {* OpenRISC 1000. *} |
107 | .#define bfd_mach_or1k 1 | |
108 | .#define bfd_mach_or1knd 2 | |
3b16e843 | 109 | . |
07d6d2b8 | 110 | . bfd_arch_sparc, {* SPARC. *} |
252b5132 RH |
111 | .#define bfd_mach_sparc 1 |
112 | .{* The difference between v8plus and v9 is that v9 is a true 64 bit env. *} | |
113 | .#define bfd_mach_sparc_sparclet 2 | |
114 | .#define bfd_mach_sparc_sparclite 3 | |
115 | .#define bfd_mach_sparc_v8plus 4 | |
c312a6a4 | 116 | .#define bfd_mach_sparc_v8plusa 5 {* with ultrasparc add'ns. *} |
252b5132 RH |
117 | .#define bfd_mach_sparc_sparclite_le 6 |
118 | .#define bfd_mach_sparc_v9 7 | |
c312a6a4 NC |
119 | .#define bfd_mach_sparc_v9a 8 {* with ultrasparc add'ns. *} |
120 | .#define bfd_mach_sparc_v8plusb 9 {* with cheetah add'ns. *} | |
121 | .#define bfd_mach_sparc_v9b 10 {* with cheetah add'ns. *} | |
4f26fb3a JM |
122 | .#define bfd_mach_sparc_v8plusc 11 {* with UA2005 and T1 add'ns. *} |
123 | .#define bfd_mach_sparc_v9c 12 {* with UA2005 and T1 add'ns. *} | |
124 | .#define bfd_mach_sparc_v8plusd 13 {* with UA2007 and T3 add'ns. *} | |
125 | .#define bfd_mach_sparc_v9d 14 {* with UA2007 and T3 add'ns. *} | |
126 | .#define bfd_mach_sparc_v8pluse 15 {* with OSA2001 and T4 add'ns (no IMA). *} | |
127 | .#define bfd_mach_sparc_v9e 16 {* with OSA2001 and T4 add'ns (no IMA). *} | |
128 | .#define bfd_mach_sparc_v8plusv 17 {* with OSA2011 and T4 and IMA and FJMAU add'ns. *} | |
129 | .#define bfd_mach_sparc_v9v 18 {* with OSA2011 and T4 and IMA and FJMAU add'ns. *} | |
130 | .#define bfd_mach_sparc_v8plusm 19 {* with OSA2015 and M7 add'ns. *} | |
131 | .#define bfd_mach_sparc_v9m 20 {* with OSA2015 and M7 add'ns. *} | |
64517994 JM |
132 | .#define bfd_mach_sparc_v8plusm8 21 {* with OSA2017 and M8 add'ns. *} |
133 | .#define bfd_mach_sparc_v9m8 22 {* with OSA2017 and M8 add'ns. *} | |
252b5132 RH |
134 | .{* Nonzero if MACH has the v9 instruction set. *} |
135 | .#define bfd_mach_sparc_v9_p(mach) \ | |
64517994 | 136 | . ((mach) >= bfd_mach_sparc_v8plus && (mach) <= bfd_mach_sparc_v9m8 \ |
19f7b010 | 137 | . && (mach) != bfd_mach_sparc_sparclite_le) |
7946e94a JJ |
138 | .{* Nonzero if MACH is a 64 bit sparc architecture. *} |
139 | .#define bfd_mach_sparc_64bit_p(mach) \ | |
4f26fb3a JM |
140 | . ((mach) >= bfd_mach_sparc_v9 \ |
141 | . && (mach) != bfd_mach_sparc_v8plusb \ | |
142 | . && (mach) != bfd_mach_sparc_v8plusc \ | |
143 | . && (mach) != bfd_mach_sparc_v8plusd \ | |
144 | . && (mach) != bfd_mach_sparc_v8pluse \ | |
145 | . && (mach) != bfd_mach_sparc_v8plusv \ | |
64517994 JM |
146 | . && (mach) != bfd_mach_sparc_v8plusm \ |
147 | . && (mach) != bfd_mach_sparc_v8plusm8) | |
07d6d2b8 | 148 | . bfd_arch_spu, {* PowerPC SPU. *} |
68ffbac6 | 149 | .#define bfd_mach_spu 256 |
07d6d2b8 | 150 | . bfd_arch_mips, {* MIPS Rxxxx. *} |
252b5132 RH |
151 | .#define bfd_mach_mips3000 3000 |
152 | .#define bfd_mach_mips3900 3900 | |
153 | .#define bfd_mach_mips4000 4000 | |
154 | .#define bfd_mach_mips4010 4010 | |
155 | .#define bfd_mach_mips4100 4100 | |
156 | .#define bfd_mach_mips4111 4111 | |
00707a0e | 157 | .#define bfd_mach_mips4120 4120 |
252b5132 RH |
158 | .#define bfd_mach_mips4300 4300 |
159 | .#define bfd_mach_mips4400 4400 | |
160 | .#define bfd_mach_mips4600 4600 | |
161 | .#define bfd_mach_mips4650 4650 | |
162 | .#define bfd_mach_mips5000 5000 | |
00707a0e RS |
163 | .#define bfd_mach_mips5400 5400 |
164 | .#define bfd_mach_mips5500 5500 | |
e407c74b | 165 | .#define bfd_mach_mips5900 5900 |
252b5132 | 166 | .#define bfd_mach_mips6000 6000 |
5a7ea749 | 167 | .#define bfd_mach_mips7000 7000 |
252b5132 | 168 | .#define bfd_mach_mips8000 8000 |
0d2e43ed | 169 | .#define bfd_mach_mips9000 9000 |
252b5132 | 170 | .#define bfd_mach_mips10000 10000 |
d1cf510e | 171 | .#define bfd_mach_mips12000 12000 |
3aa3176b TS |
172 | .#define bfd_mach_mips14000 14000 |
173 | .#define bfd_mach_mips16000 16000 | |
252b5132 | 174 | .#define bfd_mach_mips16 16 |
07d6d2b8 AM |
175 | .#define bfd_mach_mips5 5 |
176 | .#define bfd_mach_mips_loongson_2e 3001 | |
177 | .#define bfd_mach_mips_loongson_2f 3002 | |
ac8cb70f | 178 | .#define bfd_mach_mips_gs464 3003 |
bd782c07 | 179 | .#define bfd_mach_mips_gs464e 3004 |
9108bc33 | 180 | .#define bfd_mach_mips_gs264e 3005 |
07d6d2b8 | 181 | .#define bfd_mach_mips_sb1 12310201 {* octal 'SB', 01. *} |
6f179bd0 | 182 | .#define bfd_mach_mips_octeon 6501 |
dd6a37e7 | 183 | .#define bfd_mach_mips_octeonp 6601 |
432233b3 | 184 | .#define bfd_mach_mips_octeon2 6502 |
07d6d2b8 AM |
185 | .#define bfd_mach_mips_octeon3 6503 |
186 | .#define bfd_mach_mips_xlr 887682 {* decimal 'XLR'. *} | |
187 | .#define bfd_mach_mips_interaptiv_mr2 736550 {* decimal 'IA2'. *} | |
188 | .#define bfd_mach_mipsisa32 32 | |
189 | .#define bfd_mach_mipsisa32r2 33 | |
190 | .#define bfd_mach_mipsisa32r3 34 | |
191 | .#define bfd_mach_mipsisa32r5 36 | |
192 | .#define bfd_mach_mipsisa32r6 37 | |
193 | .#define bfd_mach_mipsisa64 64 | |
194 | .#define bfd_mach_mipsisa64r2 65 | |
195 | .#define bfd_mach_mipsisa64r3 66 | |
196 | .#define bfd_mach_mipsisa64r5 68 | |
197 | .#define bfd_mach_mipsisa64r6 69 | |
198 | .#define bfd_mach_mips_micromips 96 | |
199 | . bfd_arch_i386, {* Intel 386. *} | |
d7921315 L |
200 | .#define bfd_mach_i386_intel_syntax (1 << 0) |
201 | .#define bfd_mach_i386_i8086 (1 << 1) | |
202 | .#define bfd_mach_i386_i386 (1 << 2) | |
203 | .#define bfd_mach_x86_64 (1 << 3) | |
204 | .#define bfd_mach_x64_32 (1 << 4) | |
205 | .#define bfd_mach_i386_i386_intel_syntax (bfd_mach_i386_i386 | bfd_mach_i386_intel_syntax) | |
206 | .#define bfd_mach_x86_64_intel_syntax (bfd_mach_x86_64 | bfd_mach_i386_intel_syntax) | |
207 | .#define bfd_mach_x64_32_intel_syntax (bfd_mach_x64_32 | bfd_mach_i386_intel_syntax) | |
07d6d2b8 | 208 | . bfd_arch_l1om, {* Intel L1OM. *} |
d7921315 L |
209 | .#define bfd_mach_l1om (1 << 5) |
210 | .#define bfd_mach_l1om_intel_syntax (bfd_mach_l1om | bfd_mach_i386_intel_syntax) | |
07d6d2b8 | 211 | . bfd_arch_k1om, {* Intel K1OM. *} |
d7921315 L |
212 | .#define bfd_mach_k1om (1 << 6) |
213 | .#define bfd_mach_k1om_intel_syntax (bfd_mach_k1om | bfd_mach_i386_intel_syntax) | |
07d6d2b8 | 214 | . bfd_arch_iamcu, {* Intel MCU. *} |
bf64a951 L |
215 | .#define bfd_mach_iamcu (1 << 8) |
216 | .#define bfd_mach_i386_iamcu (bfd_mach_i386_i386 | bfd_mach_iamcu) | |
217 | .#define bfd_mach_i386_iamcu_intel_syntax (bfd_mach_i386_iamcu | bfd_mach_i386_intel_syntax) | |
07d6d2b8 AM |
218 | . bfd_arch_romp, {* IBM ROMP PC/RT. *} |
219 | . bfd_arch_convex, {* Convex. *} | |
07d6d2b8 AM |
220 | . bfd_arch_m98k, {* Motorola 98xxx. *} |
221 | . bfd_arch_pyramid, {* Pyramid Technology. *} | |
222 | . bfd_arch_h8300, {* Renesas H8/300 (formerly Hitachi H8/300). *} | |
223 | .#define bfd_mach_h8300 1 | |
224 | .#define bfd_mach_h8300h 2 | |
225 | .#define bfd_mach_h8300s 3 | |
226 | .#define bfd_mach_h8300hn 4 | |
227 | .#define bfd_mach_h8300sn 5 | |
228 | .#define bfd_mach_h8300sx 6 | |
229 | .#define bfd_mach_h8300sxn 7 | |
230 | . bfd_arch_pdp11, {* DEC PDP-11. *} | |
07d6d2b8 | 231 | . bfd_arch_powerpc, {* PowerPC. *} |
686e4055 AM |
232 | .#define bfd_mach_ppc 32 |
233 | .#define bfd_mach_ppc64 64 | |
87f33987 ND |
234 | .#define bfd_mach_ppc_403 403 |
235 | .#define bfd_mach_ppc_403gc 4030 | |
305f7588 | 236 | .#define bfd_mach_ppc_405 405 |
87f33987 ND |
237 | .#define bfd_mach_ppc_505 505 |
238 | .#define bfd_mach_ppc_601 601 | |
239 | .#define bfd_mach_ppc_602 602 | |
240 | .#define bfd_mach_ppc_603 603 | |
241 | .#define bfd_mach_ppc_ec603e 6031 | |
242 | .#define bfd_mach_ppc_604 604 | |
243 | .#define bfd_mach_ppc_620 620 | |
244 | .#define bfd_mach_ppc_630 630 | |
245 | .#define bfd_mach_ppc_750 750 | |
246 | .#define bfd_mach_ppc_860 860 | |
247 | .#define bfd_mach_ppc_a35 35 | |
248 | .#define bfd_mach_ppc_rs64ii 642 | |
249 | .#define bfd_mach_ppc_rs64iii 643 | |
250 | .#define bfd_mach_ppc_7400 7400 | |
07d6d2b8 AM |
251 | .#define bfd_mach_ppc_e500 500 |
252 | .#define bfd_mach_ppc_e500mc 5001 | |
253 | .#define bfd_mach_ppc_e500mc64 5005 | |
254 | .#define bfd_mach_ppc_e5500 5006 | |
255 | .#define bfd_mach_ppc_e6500 5007 | |
256 | .#define bfd_mach_ppc_titan 83 | |
257 | .#define bfd_mach_ppc_vle 84 | |
258 | . bfd_arch_rs6000, {* IBM RS/6000. *} | |
686e4055 | 259 | .#define bfd_mach_rs6k 6000 |
87f33987 ND |
260 | .#define bfd_mach_rs6k_rs1 6001 |
261 | .#define bfd_mach_rs6k_rsc 6003 | |
262 | .#define bfd_mach_rs6k_rs2 6002 | |
07d6d2b8 | 263 | . bfd_arch_hppa, {* HP PA RISC. *} |
42acdc7c JB |
264 | .#define bfd_mach_hppa10 10 |
265 | .#define bfd_mach_hppa11 11 | |
266 | .#define bfd_mach_hppa20 20 | |
267 | .#define bfd_mach_hppa20w 25 | |
07d6d2b8 | 268 | . bfd_arch_d10v, {* Mitsubishi D10V. *} |
686e4055 | 269 | .#define bfd_mach_d10v 1 |
7af8cca9 MM |
270 | .#define bfd_mach_d10v_ts2 2 |
271 | .#define bfd_mach_d10v_ts3 3 | |
07d6d2b8 AM |
272 | . bfd_arch_d30v, {* Mitsubishi D30V. *} |
273 | . bfd_arch_dlx, {* DLX. *} | |
274 | . bfd_arch_m68hc11, {* Motorola 68HC11. *} | |
275 | . bfd_arch_m68hc12, {* Motorola 68HC12. *} | |
bc7c6a90 | 276 | .#define bfd_mach_m6812_default 0 |
07d6d2b8 AM |
277 | .#define bfd_mach_m6812 1 |
278 | .#define bfd_mach_m6812s 2 | |
279 | . bfd_arch_m9s12x, {* Freescale S12X. *} | |
280 | . bfd_arch_m9s12xg, {* Freescale XGATE. *} | |
7b4ae824 JD |
281 | . bfd_arch_s12z, {* Freescale S12Z. *} |
282 | .#define bfd_mach_s12z_default 0 | |
07d6d2b8 | 283 | . bfd_arch_z8k, {* Zilog Z8000. *} |
252b5132 RH |
284 | .#define bfd_mach_z8001 1 |
285 | .#define bfd_mach_z8002 2 | |
07d6d2b8 AM |
286 | . bfd_arch_sh, {* Renesas / SuperH SH (formerly Hitachi SH). *} |
287 | .#define bfd_mach_sh 1 | |
288 | .#define bfd_mach_sh2 0x20 | |
289 | .#define bfd_mach_sh_dsp 0x2d | |
290 | .#define bfd_mach_sh2a 0x2a | |
291 | .#define bfd_mach_sh2a_nofpu 0x2b | |
e38bc3b5 | 292 | .#define bfd_mach_sh2a_nofpu_or_sh4_nommu_nofpu 0x2a1 |
07d6d2b8 AM |
293 | .#define bfd_mach_sh2a_nofpu_or_sh3_nommu 0x2a2 |
294 | .#define bfd_mach_sh2a_or_sh4 0x2a3 | |
295 | .#define bfd_mach_sh2a_or_sh3e 0x2a4 | |
296 | .#define bfd_mach_sh2e 0x2e | |
297 | .#define bfd_mach_sh3 0x30 | |
298 | .#define bfd_mach_sh3_nommu 0x31 | |
299 | .#define bfd_mach_sh3_dsp 0x3d | |
300 | .#define bfd_mach_sh3e 0x3e | |
301 | .#define bfd_mach_sh4 0x40 | |
302 | .#define bfd_mach_sh4_nofpu 0x41 | |
303 | .#define bfd_mach_sh4_nommu_nofpu 0x42 | |
304 | .#define bfd_mach_sh4a 0x4a | |
305 | .#define bfd_mach_sh4a_nofpu 0x4b | |
306 | .#define bfd_mach_sh4al_dsp 0x4d | |
07d6d2b8 AM |
307 | . bfd_arch_alpha, {* Dec Alpha. *} |
308 | .#define bfd_mach_alpha_ev4 0x10 | |
309 | .#define bfd_mach_alpha_ev5 0x20 | |
310 | .#define bfd_mach_alpha_ev6 0x30 | |
c312a6a4 | 311 | . bfd_arch_arm, {* Advanced Risc Machines ARM. *} |
5a6c6817 | 312 | .#define bfd_mach_arm_unknown 0 |
252b5132 | 313 | .#define bfd_mach_arm_2 1 |
478d07d6 | 314 | .#define bfd_mach_arm_2a 2 |
252b5132 | 315 | .#define bfd_mach_arm_3 3 |
07d6d2b8 AM |
316 | .#define bfd_mach_arm_3M 4 |
317 | .#define bfd_mach_arm_4 5 | |
318 | .#define bfd_mach_arm_4T 6 | |
319 | .#define bfd_mach_arm_5 7 | |
478d07d6 | 320 | .#define bfd_mach_arm_5T 8 |
077b8428 NC |
321 | .#define bfd_mach_arm_5TE 9 |
322 | .#define bfd_mach_arm_XScale 10 | |
fde78edd | 323 | .#define bfd_mach_arm_ep9312 11 |
e16bb312 | 324 | .#define bfd_mach_arm_iWMMXt 12 |
2d447fca | 325 | .#define bfd_mach_arm_iWMMXt2 13 |
c0c468d5 TP |
326 | .#define bfd_mach_arm_5TEJ 14 |
327 | .#define bfd_mach_arm_6 15 | |
328 | .#define bfd_mach_arm_6KZ 16 | |
329 | .#define bfd_mach_arm_6T2 17 | |
330 | .#define bfd_mach_arm_6K 18 | |
331 | .#define bfd_mach_arm_7 19 | |
332 | .#define bfd_mach_arm_6M 20 | |
333 | .#define bfd_mach_arm_6SM 21 | |
334 | .#define bfd_mach_arm_7EM 22 | |
335 | .#define bfd_mach_arm_8 23 | |
336 | .#define bfd_mach_arm_8R 24 | |
337 | .#define bfd_mach_arm_8M_BASE 25 | |
338 | .#define bfd_mach_arm_8M_MAIN 26 | |
031254f2 | 339 | .#define bfd_mach_arm_8_1M_MAIN 27 |
07d6d2b8 AM |
340 | . bfd_arch_nds32, {* Andes NDS32. *} |
341 | .#define bfd_mach_n1 1 | |
342 | .#define bfd_mach_n1h 2 | |
343 | .#define bfd_mach_n1h_v2 3 | |
344 | .#define bfd_mach_n1h_v3 4 | |
345 | .#define bfd_mach_n1h_v3m 5 | |
346 | . bfd_arch_ns32k, {* National Semiconductors ns32000. *} | |
07d6d2b8 AM |
347 | . bfd_arch_tic30, {* Texas Instruments TMS320C30. *} |
348 | . bfd_arch_tic4x, {* Texas Instruments TMS320C3X/4X. *} | |
349 | .#define bfd_mach_tic3x 30 | |
350 | .#define bfd_mach_tic4x 40 | |
351 | . bfd_arch_tic54x, {* Texas Instruments TMS320C54X. *} | |
352 | . bfd_arch_tic6x, {* Texas Instruments TMS320C6X. *} | |
07d6d2b8 AM |
353 | . bfd_arch_v850, {* NEC V850. *} |
354 | . bfd_arch_v850_rh850,{* NEC V850 (using RH850 ABI). *} | |
355 | .#define bfd_mach_v850 1 | |
356 | .#define bfd_mach_v850e 'E' | |
357 | .#define bfd_mach_v850e1 '1' | |
358 | .#define bfd_mach_v850e2 0x4532 | |
359 | .#define bfd_mach_v850e2v3 0x45325633 | |
360 | .#define bfd_mach_v850e3v5 0x45335635 {* ('E'|'3'|'V'|'5'). *} | |
361 | . bfd_arch_arc, {* ARC Cores. *} | |
362 | .#define bfd_mach_arc_a4 0 | |
363 | .#define bfd_mach_arc_a5 1 | |
364 | .#define bfd_mach_arc_arc600 2 | |
365 | .#define bfd_mach_arc_arc601 4 | |
366 | .#define bfd_mach_arc_arc700 3 | |
367 | .#define bfd_mach_arc_arcv2 5 | |
368 | . bfd_arch_m32c, {* Renesas M16C/M32C. *} | |
369 | .#define bfd_mach_m16c 0x75 | |
370 | .#define bfd_mach_m32c 0x78 | |
371 | . bfd_arch_m32r, {* Renesas M32R (formerly Mitsubishi M32R/D). *} | |
686e4055 | 372 | .#define bfd_mach_m32r 1 {* For backwards compatibility. *} |
a23ef39f | 373 | .#define bfd_mach_m32rx 'x' |
88845958 | 374 | .#define bfd_mach_m32r2 '2' |
07d6d2b8 AM |
375 | . bfd_arch_mn10200, {* Matsushita MN10200. *} |
376 | . bfd_arch_mn10300, {* Matsushita MN10300. *} | |
377 | .#define bfd_mach_mn10300 300 | |
31f8dc8f | 378 | .#define bfd_mach_am33 330 |
b08fa4d3 | 379 | .#define bfd_mach_am33_2 332 |
252b5132 RH |
380 | . bfd_arch_fr30, |
381 | .#define bfd_mach_fr30 0x46523330 | |
4e5ba5b7 | 382 | . bfd_arch_frv, |
686e4055 AM |
383 | .#define bfd_mach_frv 1 |
384 | .#define bfd_mach_frvsimple 2 | |
4e5ba5b7 DB |
385 | .#define bfd_mach_fr300 300 |
386 | .#define bfd_mach_fr400 400 | |
676a64f4 | 387 | .#define bfd_mach_fr450 450 |
07d6d2b8 | 388 | .#define bfd_mach_frvtomcat 499 {* fr500 prototype. *} |
4e5ba5b7 | 389 | .#define bfd_mach_fr500 500 |
9c8ee639 | 390 | .#define bfd_mach_fr550 550 |
07d6d2b8 | 391 | . bfd_arch_moxie, {* The moxie processor. *} |
20135e4c | 392 | .#define bfd_mach_moxie 1 |
07d6d2b8 | 393 | . bfd_arch_ft32, {* The ft32 processor. *} |
3f8107ab | 394 | .#define bfd_mach_ft32 1 |
81b42bca | 395 | .#define bfd_mach_ft32b 2 |
252b5132 | 396 | . bfd_arch_mcore, |
d9352518 DB |
397 | . bfd_arch_mep, |
398 | .#define bfd_mach_mep 1 | |
399 | .#define bfd_mach_mep_h1 0x6831 | |
4d28413b | 400 | .#define bfd_mach_mep_c5 0x6335 |
a3c62988 NC |
401 | . bfd_arch_metag, |
402 | .#define bfd_mach_metag 1 | |
07d6d2b8 | 403 | . bfd_arch_ia64, {* HP/Intel ia64. *} |
686e4055 AM |
404 | .#define bfd_mach_ia64_elf64 64 |
405 | .#define bfd_mach_ia64_elf32 32 | |
cf88bb9f | 406 | . bfd_arch_ip2k, {* Ubicom IP2K microcontrollers. *} |
686e4055 AM |
407 | .#define bfd_mach_ip2022 1 |
408 | .#define bfd_mach_ip2022ext 2 | |
a75473eb | 409 | . bfd_arch_iq2000, {* Vitesse IQ2000. *} |
07d6d2b8 AM |
410 | .#define bfd_mach_iq2000 1 |
411 | .#define bfd_mach_iq10 2 | |
fd0de36e JM |
412 | . bfd_arch_bpf, {* Linux eBPF. *} |
413 | .#define bfd_mach_bpf 1 | |
07d6d2b8 | 414 | . bfd_arch_epiphany, {* Adapteva EPIPHANY. *} |
cfb8c092 NC |
415 | .#define bfd_mach_epiphany16 1 |
416 | .#define bfd_mach_epiphany32 2 | |
d031aafb | 417 | . bfd_arch_mt, |
07d6d2b8 AM |
418 | .#define bfd_mach_ms1 1 |
419 | .#define bfd_mach_mrisc2 2 | |
420 | .#define bfd_mach_ms2 3 | |
0bcb993b | 421 | . bfd_arch_pj, |
c312a6a4 | 422 | . bfd_arch_avr, {* Atmel AVR microcontrollers. *} |
adde6300 AM |
423 | .#define bfd_mach_avr1 1 |
424 | .#define bfd_mach_avr2 2 | |
7b21ac3f | 425 | .#define bfd_mach_avr25 25 |
adde6300 | 426 | .#define bfd_mach_avr3 3 |
7b21ac3f EW |
427 | .#define bfd_mach_avr31 31 |
428 | .#define bfd_mach_avr35 35 | |
adde6300 | 429 | .#define bfd_mach_avr4 4 |
65aa24b6 | 430 | .#define bfd_mach_avr5 5 |
7b21ac3f | 431 | .#define bfd_mach_avr51 51 |
28c9d252 | 432 | .#define bfd_mach_avr6 6 |
07d6d2b8 AM |
433 | .#define bfd_mach_avrtiny 100 |
434 | .#define bfd_mach_avrxmega1 101 | |
435 | .#define bfd_mach_avrxmega2 102 | |
436 | .#define bfd_mach_avrxmega3 103 | |
437 | .#define bfd_mach_avrxmega4 104 | |
438 | .#define bfd_mach_avrxmega5 105 | |
439 | .#define bfd_mach_avrxmega6 106 | |
440 | .#define bfd_mach_avrxmega7 107 | |
441 | . bfd_arch_bfin, {* ADI Blackfin. *} | |
442 | .#define bfd_mach_bfin 1 | |
443 | . bfd_arch_cr16, {* National Semiconductor CompactRISC (ie CR16). *} | |
3d3d428f | 444 | .#define bfd_mach_cr16 1 |
1fe1f39c NC |
445 | . bfd_arch_crx, {* National Semiconductor CRX. *} |
446 | .#define bfd_mach_crx 1 | |
07d6d2b8 | 447 | . bfd_arch_cris, {* Axis CRIS. *} |
bac23f82 HPN |
448 | .#define bfd_mach_cris_v0_v10 255 |
449 | .#define bfd_mach_cris_v32 32 | |
450 | .#define bfd_mach_cris_v10_v32 1032 | |
e23eba97 NC |
451 | . bfd_arch_riscv, |
452 | .#define bfd_mach_riscv32 132 | |
453 | .#define bfd_mach_riscv64 164 | |
99c513f6 | 454 | . bfd_arch_rl78, |
07d6d2b8 AM |
455 | .#define bfd_mach_rl78 0x75 |
456 | . bfd_arch_rx, {* Renesas RX. *} | |
457 | .#define bfd_mach_rx 0x75 | |
c8c89dac YS |
458 | .#define bfd_mach_rx_v2 0x76 |
459 | .#define bfd_mach_rx_v3 0x77 | |
07d6d2b8 AM |
460 | . bfd_arch_s390, {* IBM s390. *} |
461 | .#define bfd_mach_s390_31 31 | |
462 | .#define bfd_mach_s390_64 64 | |
463 | . bfd_arch_score, {* Sunplus score. *} | |
464 | .#define bfd_mach_score3 3 | |
465 | .#define bfd_mach_score7 7 | |
c312a6a4 | 466 | . bfd_arch_mmix, {* Donald Knuth's educational processor. *} |
93fbbb04 | 467 | . bfd_arch_xstormy16, |
686e4055 | 468 | .#define bfd_mach_xstormy16 1 |
2469cfa2 | 469 | . bfd_arch_msp430, {* Texas Instruments MSP430 architecture. *} |
07d6d2b8 AM |
470 | .#define bfd_mach_msp11 11 |
471 | .#define bfd_mach_msp110 110 | |
472 | .#define bfd_mach_msp12 12 | |
473 | .#define bfd_mach_msp13 13 | |
474 | .#define bfd_mach_msp14 14 | |
475 | .#define bfd_mach_msp15 15 | |
476 | .#define bfd_mach_msp16 16 | |
477 | .#define bfd_mach_msp20 20 | |
478 | .#define bfd_mach_msp21 21 | |
479 | .#define bfd_mach_msp22 22 | |
480 | .#define bfd_mach_msp23 23 | |
481 | .#define bfd_mach_msp24 24 | |
482 | .#define bfd_mach_msp26 26 | |
483 | .#define bfd_mach_msp31 31 | |
484 | .#define bfd_mach_msp32 32 | |
485 | .#define bfd_mach_msp33 33 | |
486 | .#define bfd_mach_msp41 41 | |
487 | .#define bfd_mach_msp42 42 | |
488 | .#define bfd_mach_msp43 43 | |
489 | .#define bfd_mach_msp44 44 | |
490 | .#define bfd_mach_msp430x 45 | |
491 | .#define bfd_mach_msp46 46 | |
492 | .#define bfd_mach_msp47 47 | |
493 | .#define bfd_mach_msp54 54 | |
494 | . bfd_arch_xc16x, {* Infineon's XC16X Series. *} | |
495 | .#define bfd_mach_xc16x 1 | |
496 | .#define bfd_mach_xc16xl 2 | |
497 | .#define bfd_mach_xc16xs 3 | |
498 | . bfd_arch_xgate, {* Freescale XGATE. *} | |
499 | .#define bfd_mach_xgate 1 | |
e0001a05 NC |
500 | . bfd_arch_xtensa, {* Tensilica's Xtensa cores. *} |
501 | .#define bfd_mach_xtensa 1 | |
3c9b82ba | 502 | . bfd_arch_z80, |
e1f85e11 AM |
503 | .{* Zilog Z80 without undocumented opcodes. *} |
504 | .#define bfd_mach_z80strict 1 | |
505 | .{* Zilog Z180: successor with additional instructions, but without | |
506 | . halves of ix and iy. *} | |
507 | .#define bfd_mach_z180 2 | |
508 | .{* Zilog Z80 with ixl, ixh, iyl, and iyh. *} | |
509 | .#define bfd_mach_z80 3 | |
510 | .{* Zilog eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode. *} | |
511 | .#define bfd_mach_ez80_z80 4 | |
512 | .{* Zilog eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode. *} | |
513 | .#define bfd_mach_ez80_adl 5 | |
514 | .{* Z80N *} | |
515 | .#define bfd_mach_z80n 6 | |
516 | .{* Zilog Z80 with all undocumented instructions. *} | |
517 | .#define bfd_mach_z80full 7 | |
518 | .{* GameBoy Z80 (reduced instruction set). *} | |
519 | .#define bfd_mach_gbz80 8 | |
520 | .{* ASCII R800: successor with multiplication. *} | |
521 | .#define bfd_mach_r800 11 | |
07d6d2b8 AM |
522 | . bfd_arch_lm32, {* Lattice Mico32. *} |
523 | .#define bfd_mach_lm32 1 | |
524 | . bfd_arch_microblaze,{* Xilinx MicroBlaze. *} | |
525 | . bfd_arch_tilepro, {* Tilera TILEPro. *} | |
526 | . bfd_arch_tilegx, {* Tilera TILE-Gx. *} | |
527 | .#define bfd_mach_tilepro 1 | |
528 | .#define bfd_mach_tilegx 1 | |
529 | .#define bfd_mach_tilegx32 2 | |
530 | . bfd_arch_aarch64, {* AArch64. *} | |
a06ea964 | 531 | .#define bfd_mach_aarch64 0 |
cec5225b | 532 | .#define bfd_mach_aarch64_ilp32 32 |
07d6d2b8 | 533 | . bfd_arch_nios2, {* Nios II. *} |
965b1d80 SL |
534 | .#define bfd_mach_nios2 0 |
535 | .#define bfd_mach_nios2r1 1 | |
536 | .#define bfd_mach_nios2r2 2 | |
07d6d2b8 | 537 | . bfd_arch_visium, {* Visium. *} |
d924db55 | 538 | .#define bfd_mach_visium 1 |
07d6d2b8 AM |
539 | . bfd_arch_wasm32, {* WebAssembly. *} |
540 | .#define bfd_mach_wasm32 1 | |
541 | . bfd_arch_pru, {* PRU. *} | |
542 | .#define bfd_mach_pru 0 | |
fe944acf FT |
543 | . bfd_arch_nfp, {* Netronome Flow Processor *} |
544 | .#define bfd_mach_nfp3200 0x3200 | |
545 | .#define bfd_mach_nfp6000 0x6000 | |
b8891f8d AJ |
546 | . bfd_arch_csky, {* C-SKY. *} |
547 | .#define bfd_mach_ck_unknown 0 | |
548 | .#define bfd_mach_ck510 1 | |
549 | .#define bfd_mach_ck610 2 | |
550 | .#define bfd_mach_ck801 3 | |
551 | .#define bfd_mach_ck802 4 | |
552 | .#define bfd_mach_ck803 5 | |
553 | .#define bfd_mach_ck807 6 | |
554 | .#define bfd_mach_ck810 7 | |
252b5132 RH |
555 | . bfd_arch_last |
556 | . }; | |
252b5132 RH |
557 | */ |
558 | ||
559 | /* | |
252b5132 RH |
560 | SUBSECTION |
561 | bfd_arch_info | |
562 | ||
563 | DESCRIPTION | |
564 | This structure contains information on architectures for use | |
565 | within BFD. | |
566 | ||
567 | . | |
0ef5a5bd | 568 | .typedef struct bfd_arch_info |
252b5132 RH |
569 | .{ |
570 | . int bits_per_word; | |
571 | . int bits_per_address; | |
572 | . int bits_per_byte; | |
573 | . enum bfd_architecture arch; | |
574 | . unsigned long mach; | |
575 | . const char *arch_name; | |
576 | . const char *printable_name; | |
577 | . unsigned int section_align_power; | |
b34976b6 | 578 | . {* TRUE if this is the default machine for the architecture. |
aa3d5824 AM |
579 | . The default arch should be the first entry for an arch so that |
580 | . all the entries for that arch can be accessed via <<next>>. *} | |
b34976b6 | 581 | . bfd_boolean the_default; |
07d6d2b8 AM |
582 | . const struct bfd_arch_info * (*compatible) (const struct bfd_arch_info *, |
583 | . const struct bfd_arch_info *); | |
252b5132 | 584 | . |
c58b9523 | 585 | . bfd_boolean (*scan) (const struct bfd_arch_info *, const char *); |
252b5132 | 586 | . |
b7761f11 L |
587 | . {* Allocate via bfd_malloc and return a fill buffer of size COUNT. If |
588 | . IS_BIGENDIAN is TRUE, the order of bytes is big endian. If CODE is | |
589 | . TRUE, the buffer contains code. *} | |
590 | . void *(*fill) (bfd_size_type count, bfd_boolean is_bigendian, | |
591 | . bfd_boolean code); | |
592 | . | |
252b5132 | 593 | . const struct bfd_arch_info *next; |
aebcfb76 NC |
594 | . |
595 | . {* On some architectures the offset for a relocation can point into | |
596 | . the middle of an instruction. This field specifies the maximum | |
597 | . offset such a relocation can have (in octets). This affects the | |
598 | . behaviour of the disassembler, since a value greater than zero | |
599 | . means that it may need to disassemble an instruction twice, once | |
600 | . to get its length and then a second time to display it. If the | |
601 | . value is negative then this has to be done for every single | |
602 | . instruction, regardless of the offset of the reloc. *} | |
603 | . signed int max_reloc_offset_into_insn; | |
3b16e843 NC |
604 | .} |
605 | .bfd_arch_info_type; | |
606 | . | |
252b5132 RH |
607 | */ |
608 | ||
a06ea964 | 609 | extern const bfd_arch_info_type bfd_aarch64_arch; |
252b5132 RH |
610 | extern const bfd_arch_info_type bfd_alpha_arch; |
611 | extern const bfd_arch_info_type bfd_arc_arch; | |
612 | extern const bfd_arch_info_type bfd_arm_arch; | |
3b16e843 | 613 | extern const bfd_arch_info_type bfd_avr_arch; |
0f64bb02 | 614 | extern const bfd_arch_info_type bfd_bfin_arch; |
3d3d428f | 615 | extern const bfd_arch_info_type bfd_cr16_arch; |
06c15ad7 | 616 | extern const bfd_arch_info_type bfd_cris_arch; |
1fe1f39c | 617 | extern const bfd_arch_info_type bfd_crx_arch; |
b8891f8d | 618 | extern const bfd_arch_info_type bfd_csky_arch; |
252b5132 RH |
619 | extern const bfd_arch_info_type bfd_d10v_arch; |
620 | extern const bfd_arch_info_type bfd_d30v_arch; | |
d172d4ba | 621 | extern const bfd_arch_info_type bfd_dlx_arch; |
fd0de36e | 622 | extern const bfd_arch_info_type bfd_bpf_arch; |
cfb8c092 | 623 | extern const bfd_arch_info_type bfd_epiphany_arch; |
3b16e843 | 624 | extern const bfd_arch_info_type bfd_fr30_arch; |
4e5ba5b7 | 625 | extern const bfd_arch_info_type bfd_frv_arch; |
252b5132 | 626 | extern const bfd_arch_info_type bfd_h8300_arch; |
252b5132 RH |
627 | extern const bfd_arch_info_type bfd_hppa_arch; |
628 | extern const bfd_arch_info_type bfd_i386_arch; | |
bf64a951 | 629 | extern const bfd_arch_info_type bfd_iamcu_arch; |
3b16e843 | 630 | extern const bfd_arch_info_type bfd_ia64_arch; |
cf88bb9f | 631 | extern const bfd_arch_info_type bfd_ip2k_arch; |
a75473eb | 632 | extern const bfd_arch_info_type bfd_iq2000_arch; |
7a9068fe | 633 | extern const bfd_arch_info_type bfd_k1om_arch; |
9e675548 | 634 | extern const bfd_arch_info_type bfd_l1om_arch; |
84e94c90 | 635 | extern const bfd_arch_info_type bfd_lm32_arch; |
49f58d10 | 636 | extern const bfd_arch_info_type bfd_m32c_arch; |
252b5132 | 637 | extern const bfd_arch_info_type bfd_m32r_arch; |
60bcf0fa NC |
638 | extern const bfd_arch_info_type bfd_m68hc11_arch; |
639 | extern const bfd_arch_info_type bfd_m68hc12_arch; | |
6927f982 NC |
640 | extern const bfd_arch_info_type bfd_m9s12x_arch; |
641 | extern const bfd_arch_info_type bfd_m9s12xg_arch; | |
7b4ae824 | 642 | extern const bfd_arch_info_type bfd_s12z_arch; |
252b5132 | 643 | extern const bfd_arch_info_type bfd_m68k_arch; |
3b16e843 | 644 | extern const bfd_arch_info_type bfd_mcore_arch; |
d9352518 | 645 | extern const bfd_arch_info_type bfd_mep_arch; |
a3c62988 | 646 | extern const bfd_arch_info_type bfd_metag_arch; |
252b5132 | 647 | extern const bfd_arch_info_type bfd_mips_arch; |
7ba29e2a | 648 | extern const bfd_arch_info_type bfd_microblaze_arch; |
3b16e843 | 649 | extern const bfd_arch_info_type bfd_mmix_arch; |
252b5132 RH |
650 | extern const bfd_arch_info_type bfd_mn10200_arch; |
651 | extern const bfd_arch_info_type bfd_mn10300_arch; | |
9e675548 | 652 | extern const bfd_arch_info_type bfd_moxie_arch; |
3f8107ab | 653 | extern const bfd_arch_info_type bfd_ft32_arch; |
2469cfa2 | 654 | extern const bfd_arch_info_type bfd_msp430_arch; |
d031aafb | 655 | extern const bfd_arch_info_type bfd_mt_arch; |
35c08157 | 656 | extern const bfd_arch_info_type bfd_nds32_arch; |
fe944acf | 657 | extern const bfd_arch_info_type bfd_nfp_arch; |
36591ba1 | 658 | extern const bfd_arch_info_type bfd_nios2_arch; |
3b16e843 | 659 | extern const bfd_arch_info_type bfd_ns32k_arch; |
73589c9d | 660 | extern const bfd_arch_info_type bfd_or1k_arch; |
e135f41b | 661 | extern const bfd_arch_info_type bfd_pdp11_arch; |
3b16e843 | 662 | extern const bfd_arch_info_type bfd_pj_arch; |
899f54f5 AM |
663 | extern const bfd_arch_info_type bfd_powerpc_archs[]; |
664 | #define bfd_powerpc_arch bfd_powerpc_archs[0] | |
889294f6 | 665 | extern const bfd_arch_info_type bfd_pru_arch; |
e23eba97 | 666 | extern const bfd_arch_info_type bfd_riscv_arch; |
252b5132 | 667 | extern const bfd_arch_info_type bfd_rs6000_arch; |
99c513f6 | 668 | extern const bfd_arch_info_type bfd_rl78_arch; |
c7927a3c | 669 | extern const bfd_arch_info_type bfd_rx_arch; |
3b16e843 | 670 | extern const bfd_arch_info_type bfd_s390_arch; |
1c0d3aa6 | 671 | extern const bfd_arch_info_type bfd_score_arch; |
252b5132 RH |
672 | extern const bfd_arch_info_type bfd_sh_arch; |
673 | extern const bfd_arch_info_type bfd_sparc_arch; | |
e9f53129 | 674 | extern const bfd_arch_info_type bfd_spu_arch; |
252b5132 | 675 | extern const bfd_arch_info_type bfd_tic30_arch; |
026df7c5 | 676 | extern const bfd_arch_info_type bfd_tic4x_arch; |
81635ce4 | 677 | extern const bfd_arch_info_type bfd_tic54x_arch; |
40b36596 | 678 | extern const bfd_arch_info_type bfd_tic6x_arch; |
aa137e4d NC |
679 | extern const bfd_arch_info_type bfd_tilegx_arch; |
680 | extern const bfd_arch_info_type bfd_tilepro_arch; | |
3b16e843 | 681 | extern const bfd_arch_info_type bfd_v850_arch; |
de863c74 | 682 | extern const bfd_arch_info_type bfd_v850_rh850_arch; |
252b5132 | 683 | extern const bfd_arch_info_type bfd_vax_arch; |
d924db55 | 684 | extern const bfd_arch_info_type bfd_visium_arch; |
8fb740dd | 685 | extern const bfd_arch_info_type bfd_wasm32_arch; |
93fbbb04 | 686 | extern const bfd_arch_info_type bfd_xstormy16_arch; |
e0001a05 | 687 | extern const bfd_arch_info_type bfd_xtensa_arch; |
d70c5fc7 | 688 | extern const bfd_arch_info_type bfd_xc16x_arch; |
a8acc5fb | 689 | extern const bfd_arch_info_type bfd_xgate_arch; |
3c9b82ba | 690 | extern const bfd_arch_info_type bfd_z80_arch; |
3b16e843 | 691 | extern const bfd_arch_info_type bfd_z8k_arch; |
252b5132 | 692 | |
3b16e843 NC |
693 | static const bfd_arch_info_type * const bfd_archures_list[] = |
694 | { | |
252b5132 | 695 | #ifdef SELECT_ARCHITECTURES |
3b16e843 | 696 | SELECT_ARCHITECTURES, |
252b5132 | 697 | #else |
a06ea964 | 698 | &bfd_aarch64_arch, |
3b16e843 NC |
699 | &bfd_alpha_arch, |
700 | &bfd_arc_arch, | |
701 | &bfd_arm_arch, | |
702 | &bfd_avr_arch, | |
0f64bb02 | 703 | &bfd_bfin_arch, |
3d3d428f | 704 | &bfd_cr16_arch, |
3b16e843 | 705 | &bfd_cris_arch, |
1fe1f39c | 706 | &bfd_crx_arch, |
b8891f8d | 707 | &bfd_csky_arch, |
3b16e843 NC |
708 | &bfd_d10v_arch, |
709 | &bfd_d30v_arch, | |
d172d4ba | 710 | &bfd_dlx_arch, |
fd0de36e | 711 | &bfd_bpf_arch, |
cfb8c092 | 712 | &bfd_epiphany_arch, |
3b16e843 | 713 | &bfd_fr30_arch, |
4e5ba5b7 | 714 | &bfd_frv_arch, |
3b16e843 | 715 | &bfd_h8300_arch, |
3b16e843 | 716 | &bfd_hppa_arch, |
3b16e843 | 717 | &bfd_i386_arch, |
bf64a951 | 718 | &bfd_iamcu_arch, |
3b16e843 | 719 | &bfd_ia64_arch, |
cf88bb9f | 720 | &bfd_ip2k_arch, |
a75473eb | 721 | &bfd_iq2000_arch, |
7a9068fe | 722 | &bfd_k1om_arch, |
9e675548 | 723 | &bfd_l1om_arch, |
84e94c90 | 724 | &bfd_lm32_arch, |
e729279b | 725 | &bfd_m32c_arch, |
3b16e843 NC |
726 | &bfd_m32r_arch, |
727 | &bfd_m68hc11_arch, | |
728 | &bfd_m68hc12_arch, | |
6927f982 NC |
729 | &bfd_m9s12x_arch, |
730 | &bfd_m9s12xg_arch, | |
7b4ae824 | 731 | &bfd_s12z_arch, |
3b16e843 | 732 | &bfd_m68k_arch, |
3b16e843 | 733 | &bfd_mcore_arch, |
d9352518 | 734 | &bfd_mep_arch, |
a3c62988 | 735 | &bfd_metag_arch, |
7ba29e2a | 736 | &bfd_microblaze_arch, |
3b16e843 NC |
737 | &bfd_mips_arch, |
738 | &bfd_mmix_arch, | |
739 | &bfd_mn10200_arch, | |
740 | &bfd_mn10300_arch, | |
9e675548 | 741 | &bfd_moxie_arch, |
3f8107ab | 742 | &bfd_ft32_arch, |
2469cfa2 | 743 | &bfd_msp430_arch, |
9e675548 | 744 | &bfd_mt_arch, |
35c08157 | 745 | &bfd_nds32_arch, |
fe944acf | 746 | &bfd_nfp_arch, |
36591ba1 | 747 | &bfd_nios2_arch, |
3b16e843 | 748 | &bfd_ns32k_arch, |
73589c9d | 749 | &bfd_or1k_arch, |
3b16e843 NC |
750 | &bfd_pdp11_arch, |
751 | &bfd_powerpc_arch, | |
889294f6 | 752 | &bfd_pru_arch, |
e23eba97 | 753 | &bfd_riscv_arch, |
99c513f6 | 754 | &bfd_rl78_arch, |
e23eba97 | 755 | &bfd_rs6000_arch, |
c7927a3c | 756 | &bfd_rx_arch, |
3b16e843 | 757 | &bfd_s390_arch, |
1c0d3aa6 | 758 | &bfd_score_arch, |
3b16e843 NC |
759 | &bfd_sh_arch, |
760 | &bfd_sparc_arch, | |
e9f53129 | 761 | &bfd_spu_arch, |
3b16e843 | 762 | &bfd_tic30_arch, |
026df7c5 | 763 | &bfd_tic4x_arch, |
3b16e843 | 764 | &bfd_tic54x_arch, |
40b36596 | 765 | &bfd_tic6x_arch, |
aa137e4d NC |
766 | &bfd_tilegx_arch, |
767 | &bfd_tilepro_arch, | |
3b16e843 | 768 | &bfd_v850_arch, |
de863c74 | 769 | &bfd_v850_rh850_arch, |
3b16e843 | 770 | &bfd_vax_arch, |
d924db55 | 771 | &bfd_visium_arch, |
8fb740dd | 772 | &bfd_wasm32_arch, |
3b16e843 | 773 | &bfd_xstormy16_arch, |
e0001a05 | 774 | &bfd_xtensa_arch, |
d70c5fc7 | 775 | &bfd_xc16x_arch, |
a8acc5fb | 776 | &bfd_xgate_arch, |
3c9b82ba | 777 | &bfd_z80_arch, |
3b16e843 | 778 | &bfd_z8k_arch, |
252b5132 RH |
779 | #endif |
780 | 0 | |
781 | }; | |
782 | ||
783 | /* | |
784 | FUNCTION | |
785 | bfd_printable_name | |
786 | ||
787 | SYNOPSIS | |
c58b9523 | 788 | const char *bfd_printable_name (bfd *abfd); |
252b5132 RH |
789 | |
790 | DESCRIPTION | |
791 | Return a printable string representing the architecture and machine | |
792 | from the pointer to the architecture info structure. | |
793 | ||
794 | */ | |
795 | ||
796 | const char * | |
c58b9523 | 797 | bfd_printable_name (bfd *abfd) |
252b5132 RH |
798 | { |
799 | return abfd->arch_info->printable_name; | |
800 | } | |
801 | ||
252b5132 RH |
802 | /* |
803 | FUNCTION | |
804 | bfd_scan_arch | |
805 | ||
806 | SYNOPSIS | |
c58b9523 | 807 | const bfd_arch_info_type *bfd_scan_arch (const char *string); |
252b5132 RH |
808 | |
809 | DESCRIPTION | |
810 | Figure out if BFD supports any cpu which could be described with | |
811 | the name @var{string}. Return a pointer to an <<arch_info>> | |
812 | structure if a machine is found, otherwise NULL. | |
252b5132 RH |
813 | */ |
814 | ||
815 | const bfd_arch_info_type * | |
c58b9523 | 816 | bfd_scan_arch (const char *string) |
252b5132 RH |
817 | { |
818 | const bfd_arch_info_type * const *app, *ap; | |
819 | ||
047066e1 | 820 | /* Look through all the installed architectures. */ |
252b5132 RH |
821 | for (app = bfd_archures_list; *app != NULL; app++) |
822 | { | |
823 | for (ap = *app; ap != NULL; ap = ap->next) | |
824 | { | |
825 | if (ap->scan (ap, string)) | |
826 | return ap; | |
827 | } | |
828 | } | |
829 | ||
830 | return NULL; | |
831 | } | |
832 | ||
252b5132 RH |
833 | /* |
834 | FUNCTION | |
835 | bfd_arch_list | |
836 | ||
837 | SYNOPSIS | |
c58b9523 | 838 | const char **bfd_arch_list (void); |
252b5132 RH |
839 | |
840 | DESCRIPTION | |
841 | Return a freshly malloced NULL-terminated vector of the names | |
842 | of all the valid BFD architectures. Do not modify the names. | |
252b5132 RH |
843 | */ |
844 | ||
845 | const char ** | |
c58b9523 | 846 | bfd_arch_list (void) |
252b5132 RH |
847 | { |
848 | int vec_length = 0; | |
849 | const char **name_ptr; | |
850 | const char **name_list; | |
851 | const bfd_arch_info_type * const *app; | |
986f0783 | 852 | size_t amt; |
252b5132 | 853 | |
047066e1 | 854 | /* Determine the number of architectures. */ |
252b5132 RH |
855 | vec_length = 0; |
856 | for (app = bfd_archures_list; *app != NULL; app++) | |
857 | { | |
858 | const bfd_arch_info_type *ap; | |
859 | for (ap = *app; ap != NULL; ap = ap->next) | |
860 | { | |
861 | vec_length++; | |
862 | } | |
863 | } | |
864 | ||
dc810e39 | 865 | amt = (vec_length + 1) * sizeof (char **); |
a50b1753 | 866 | name_list = (const char **) bfd_malloc (amt); |
252b5132 RH |
867 | if (name_list == NULL) |
868 | return NULL; | |
869 | ||
047066e1 | 870 | /* Point the list at each of the names. */ |
252b5132 RH |
871 | name_ptr = name_list; |
872 | for (app = bfd_archures_list; *app != NULL; app++) | |
873 | { | |
874 | const bfd_arch_info_type *ap; | |
875 | for (ap = *app; ap != NULL; ap = ap->next) | |
876 | { | |
877 | *name_ptr = ap->printable_name; | |
878 | name_ptr++; | |
879 | } | |
880 | } | |
881 | *name_ptr = NULL; | |
882 | ||
883 | return name_list; | |
884 | } | |
885 | ||
252b5132 RH |
886 | /* |
887 | FUNCTION | |
888 | bfd_arch_get_compatible | |
889 | ||
890 | SYNOPSIS | |
c58b9523 AM |
891 | const bfd_arch_info_type *bfd_arch_get_compatible |
892 | (const bfd *abfd, const bfd *bbfd, bfd_boolean accept_unknowns); | |
252b5132 RH |
893 | |
894 | DESCRIPTION | |
312b768e NC |
895 | Determine whether two BFDs' architectures and machine types |
896 | are compatible. Calculates the lowest common denominator | |
897 | between the two architectures and machine types implied by | |
898 | the BFDs and returns a pointer to an <<arch_info>> structure | |
899 | describing the compatible machine. | |
252b5132 RH |
900 | */ |
901 | ||
902 | const bfd_arch_info_type * | |
c58b9523 AM |
903 | bfd_arch_get_compatible (const bfd *abfd, |
904 | const bfd *bbfd, | |
905 | bfd_boolean accept_unknowns) | |
252b5132 | 906 | { |
d50ec8a7 | 907 | const bfd *ubfd, *kbfd; |
312b768e NC |
908 | |
909 | /* Look for an unknown architecture. */ | |
d50ec8a7 AM |
910 | if (abfd->arch_info->arch == bfd_arch_unknown) |
911 | ubfd = abfd, kbfd = bbfd; | |
912 | else if (bbfd->arch_info->arch == bfd_arch_unknown) | |
913 | ubfd = bbfd, kbfd = abfd; | |
914 | else | |
915 | /* Otherwise architecture-specific code has to decide. */ | |
916 | return abfd->arch_info->compatible (abfd->arch_info, bbfd->arch_info); | |
917 | ||
b986869b L |
918 | /* We can allow an unknown architecture if accept_unknowns is true, |
919 | if UBFD is an IR object, or if the target is the "binary" format, | |
920 | which has an unknown architecture. Since the binary format can | |
d50ec8a7 AM |
921 | only be set by explicit request from the user, it is safe |
922 | to assume that they know what they are doing. */ | |
923 | if (accept_unknowns | |
b986869b | 924 | || ubfd->plugin_format == bfd_plugin_yes |
d50ec8a7 AM |
925 | || strcmp (bfd_get_target (ubfd), "binary") == 0) |
926 | return kbfd->arch_info; | |
927 | return NULL; | |
252b5132 RH |
928 | } |
929 | ||
252b5132 RH |
930 | /* |
931 | INTERNAL_DEFINITION | |
932 | bfd_default_arch_struct | |
933 | ||
934 | DESCRIPTION | |
935 | The <<bfd_default_arch_struct>> is an item of | |
936 | <<bfd_arch_info_type>> which has been initialized to a fairly | |
937 | generic state. A BFD starts life by pointing to this | |
938 | structure, until the correct back end has determined the real | |
939 | architecture of the file. | |
940 | ||
941 | .extern const bfd_arch_info_type bfd_default_arch_struct; | |
252b5132 RH |
942 | */ |
943 | ||
aebcfb76 NC |
944 | const bfd_arch_info_type bfd_default_arch_struct = |
945 | { | |
b34976b6 | 946 | 32, 32, 8, bfd_arch_unknown, 0, "unknown", "unknown", 2, TRUE, |
047066e1 KH |
947 | bfd_default_compatible, |
948 | bfd_default_scan, | |
b7761f11 | 949 | bfd_arch_default_fill, |
aebcfb76 | 950 | 0, 0 |
252b5132 RH |
951 | }; |
952 | ||
953 | /* | |
954 | FUNCTION | |
955 | bfd_set_arch_info | |
956 | ||
957 | SYNOPSIS | |
c58b9523 | 958 | void bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg); |
252b5132 RH |
959 | |
960 | DESCRIPTION | |
961 | Set the architecture info of @var{abfd} to @var{arg}. | |
962 | */ | |
963 | ||
964 | void | |
c58b9523 | 965 | bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg) |
252b5132 RH |
966 | { |
967 | abfd->arch_info = arg; | |
968 | } | |
969 | ||
970 | /* | |
00dad9a4 | 971 | FUNCTION |
252b5132 RH |
972 | bfd_default_set_arch_mach |
973 | ||
974 | SYNOPSIS | |
c58b9523 AM |
975 | bfd_boolean bfd_default_set_arch_mach |
976 | (bfd *abfd, enum bfd_architecture arch, unsigned long mach); | |
252b5132 RH |
977 | |
978 | DESCRIPTION | |
979 | Set the architecture and machine type in BFD @var{abfd} | |
980 | to @var{arch} and @var{mach}. Find the correct | |
981 | pointer to a structure and insert it into the <<arch_info>> | |
0ef5a5bd | 982 | pointer. |
252b5132 RH |
983 | */ |
984 | ||
b34976b6 | 985 | bfd_boolean |
c58b9523 AM |
986 | bfd_default_set_arch_mach (bfd *abfd, |
987 | enum bfd_architecture arch, | |
988 | unsigned long mach) | |
252b5132 | 989 | { |
99dc0092 AM |
990 | abfd->arch_info = bfd_lookup_arch (arch, mach); |
991 | if (abfd->arch_info != NULL) | |
b34976b6 | 992 | return TRUE; |
252b5132 RH |
993 | |
994 | abfd->arch_info = &bfd_default_arch_struct; | |
995 | bfd_set_error (bfd_error_bad_value); | |
b34976b6 | 996 | return FALSE; |
252b5132 RH |
997 | } |
998 | ||
252b5132 RH |
999 | /* |
1000 | FUNCTION | |
1001 | bfd_get_arch | |
1002 | ||
1003 | SYNOPSIS | |
01c2b261 | 1004 | enum bfd_architecture bfd_get_arch (const bfd *abfd); |
252b5132 RH |
1005 | |
1006 | DESCRIPTION | |
1007 | Return the enumerated type which describes the BFD @var{abfd}'s | |
1008 | architecture. | |
252b5132 RH |
1009 | */ |
1010 | ||
1011 | enum bfd_architecture | |
01c2b261 | 1012 | bfd_get_arch (const bfd *abfd) |
252b5132 | 1013 | { |
047066e1 | 1014 | return abfd->arch_info->arch; |
252b5132 RH |
1015 | } |
1016 | ||
1017 | /* | |
1018 | FUNCTION | |
1019 | bfd_get_mach | |
1020 | ||
1021 | SYNOPSIS | |
01c2b261 | 1022 | unsigned long bfd_get_mach (const bfd *abfd); |
252b5132 RH |
1023 | |
1024 | DESCRIPTION | |
1025 | Return the long type which describes the BFD @var{abfd}'s | |
1026 | machine. | |
1027 | */ | |
1028 | ||
0ef5a5bd | 1029 | unsigned long |
01c2b261 | 1030 | bfd_get_mach (const bfd *abfd) |
252b5132 | 1031 | { |
047066e1 | 1032 | return abfd->arch_info->mach; |
252b5132 RH |
1033 | } |
1034 | ||
1035 | /* | |
1036 | FUNCTION | |
1037 | bfd_arch_bits_per_byte | |
1038 | ||
1039 | SYNOPSIS | |
01c2b261 | 1040 | unsigned int bfd_arch_bits_per_byte (const bfd *abfd); |
252b5132 RH |
1041 | |
1042 | DESCRIPTION | |
1043 | Return the number of bits in one of the BFD @var{abfd}'s | |
1044 | architecture's bytes. | |
252b5132 RH |
1045 | */ |
1046 | ||
1047 | unsigned int | |
01c2b261 | 1048 | bfd_arch_bits_per_byte (const bfd *abfd) |
252b5132 RH |
1049 | { |
1050 | return abfd->arch_info->bits_per_byte; | |
1051 | } | |
1052 | ||
1053 | /* | |
1054 | FUNCTION | |
1055 | bfd_arch_bits_per_address | |
1056 | ||
1057 | SYNOPSIS | |
01c2b261 | 1058 | unsigned int bfd_arch_bits_per_address (const bfd *abfd); |
252b5132 RH |
1059 | |
1060 | DESCRIPTION | |
1061 | Return the number of bits in one of the BFD @var{abfd}'s | |
1062 | architecture's addresses. | |
1063 | */ | |
1064 | ||
1065 | unsigned int | |
01c2b261 | 1066 | bfd_arch_bits_per_address (const bfd *abfd) |
252b5132 RH |
1067 | { |
1068 | return abfd->arch_info->bits_per_address; | |
1069 | } | |
1070 | ||
252b5132 | 1071 | /* |
0ef5a5bd | 1072 | INTERNAL_FUNCTION |
252b5132 RH |
1073 | bfd_default_compatible |
1074 | ||
1075 | SYNOPSIS | |
1076 | const bfd_arch_info_type *bfd_default_compatible | |
c58b9523 | 1077 | (const bfd_arch_info_type *a, const bfd_arch_info_type *b); |
252b5132 RH |
1078 | |
1079 | DESCRIPTION | |
1080 | The default function for testing for compatibility. | |
1081 | */ | |
1082 | ||
1083 | const bfd_arch_info_type * | |
c58b9523 AM |
1084 | bfd_default_compatible (const bfd_arch_info_type *a, |
1085 | const bfd_arch_info_type *b) | |
252b5132 RH |
1086 | { |
1087 | if (a->arch != b->arch) | |
1088 | return NULL; | |
1089 | ||
b74fa2cd AM |
1090 | if (a->bits_per_word != b->bits_per_word) |
1091 | return NULL; | |
1092 | ||
252b5132 RH |
1093 | if (a->mach > b->mach) |
1094 | return a; | |
1095 | ||
1096 | if (b->mach > a->mach) | |
1097 | return b; | |
1098 | ||
1099 | return a; | |
1100 | } | |
1101 | ||
252b5132 RH |
1102 | /* |
1103 | INTERNAL_FUNCTION | |
1104 | bfd_default_scan | |
1105 | ||
1106 | SYNOPSIS | |
c58b9523 AM |
1107 | bfd_boolean bfd_default_scan |
1108 | (const struct bfd_arch_info *info, const char *string); | |
252b5132 RH |
1109 | |
1110 | DESCRIPTION | |
1111 | The default function for working out whether this is an | |
1112 | architecture hit and a machine hit. | |
1113 | */ | |
1114 | ||
b34976b6 | 1115 | bfd_boolean |
c58b9523 | 1116 | bfd_default_scan (const bfd_arch_info_type *info, const char *string) |
252b5132 RH |
1117 | { |
1118 | const char *ptr_src; | |
1119 | const char *ptr_tst; | |
1120 | unsigned long number; | |
1121 | enum bfd_architecture arch; | |
1122 | const char *printable_name_colon; | |
1123 | ||
1124 | /* Exact match of the architecture name (ARCH_NAME) and also the | |
047066e1 | 1125 | default architecture? */ |
252b5132 RH |
1126 | if (strcasecmp (string, info->arch_name) == 0 |
1127 | && info->the_default) | |
b34976b6 | 1128 | return TRUE; |
252b5132 | 1129 | |
047066e1 | 1130 | /* Exact match of the machine name (PRINTABLE_NAME)? */ |
252b5132 | 1131 | if (strcasecmp (string, info->printable_name) == 0) |
b34976b6 | 1132 | return TRUE; |
0ef5a5bd | 1133 | |
252b5132 | 1134 | /* Given that printable_name contains no colon, attempt to match: |
047066e1 | 1135 | ARCH_NAME [ ":" ] PRINTABLE_NAME? */ |
252b5132 RH |
1136 | printable_name_colon = strchr (info->printable_name, ':'); |
1137 | if (printable_name_colon == NULL) | |
1138 | { | |
dc810e39 | 1139 | size_t strlen_arch_name = strlen (info->arch_name); |
252b5132 RH |
1140 | if (strncasecmp (string, info->arch_name, strlen_arch_name) == 0) |
1141 | { | |
1142 | if (string[strlen_arch_name] == ':') | |
1143 | { | |
1144 | if (strcasecmp (string + strlen_arch_name + 1, | |
1145 | info->printable_name) == 0) | |
b34976b6 | 1146 | return TRUE; |
252b5132 RH |
1147 | } |
1148 | else | |
1149 | { | |
1150 | if (strcasecmp (string + strlen_arch_name, | |
1151 | info->printable_name) == 0) | |
b34976b6 | 1152 | return TRUE; |
252b5132 RH |
1153 | } |
1154 | } | |
1155 | } | |
1156 | ||
1157 | /* Given that PRINTABLE_NAME has the form: <arch> ":" <mach>; | |
047066e1 | 1158 | Attempt to match: <arch> <mach>? */ |
252b5132 RH |
1159 | if (printable_name_colon != NULL) |
1160 | { | |
dc810e39 | 1161 | size_t colon_index = printable_name_colon - info->printable_name; |
252b5132 RH |
1162 | if (strncasecmp (string, info->printable_name, colon_index) == 0 |
1163 | && strcasecmp (string + colon_index, | |
1164 | info->printable_name + colon_index + 1) == 0) | |
b34976b6 | 1165 | return TRUE; |
252b5132 RH |
1166 | } |
1167 | ||
1168 | /* Given that PRINTABLE_NAME has the form: <arch> ":" <mach>; Do not | |
5c4491d3 | 1169 | attempt to match just <mach>, it could be ambiguous. This test |
0ef5a5bd | 1170 | is left until later. */ |
252b5132 | 1171 | |
047066e1 KH |
1172 | /* NOTE: The below is retained for compatibility only. Please do |
1173 | not add to this code. */ | |
252b5132 RH |
1174 | |
1175 | /* See how much of the supplied string matches with the | |
1176 | architecture, eg the string m68k:68020 would match the 68k entry | |
047066e1 | 1177 | up to the :, then we get left with the machine number. */ |
252b5132 | 1178 | |
0ef5a5bd | 1179 | for (ptr_src = string, ptr_tst = info->arch_name; |
252b5132 | 1180 | *ptr_src && *ptr_tst; |
0ef5a5bd | 1181 | ptr_src++, ptr_tst++) |
252b5132 | 1182 | { |
047066e1 KH |
1183 | if (*ptr_src != *ptr_tst) |
1184 | break; | |
252b5132 RH |
1185 | } |
1186 | ||
1187 | /* Chewed up as much of the architecture as will match, skip any | |
047066e1 | 1188 | colons. */ |
252b5132 RH |
1189 | if (*ptr_src == ':') |
1190 | ptr_src++; | |
0ef5a5bd | 1191 | |
252b5132 RH |
1192 | if (*ptr_src == 0) |
1193 | { | |
047066e1 KH |
1194 | /* Nothing more, then only keep this one if it is the default |
1195 | machine for this architecture. */ | |
252b5132 RH |
1196 | return info->the_default; |
1197 | } | |
1198 | ||
1199 | number = 0; | |
3882b010 | 1200 | while (ISDIGIT (*ptr_src)) |
252b5132 | 1201 | { |
047066e1 | 1202 | number = number * 10 + *ptr_src - '0'; |
252b5132 RH |
1203 | ptr_src++; |
1204 | } | |
1205 | ||
1206 | /* NOTE: The below is retained for compatibility only. | |
0ef5a5bd | 1207 | PLEASE DO NOT ADD TO THIS CODE. */ |
252b5132 | 1208 | |
0ef5a5bd | 1209 | switch (number) |
252b5132 | 1210 | { |
0ef5a5bd | 1211 | case 68000: |
252b5132 RH |
1212 | arch = bfd_arch_m68k; |
1213 | number = bfd_mach_m68000; | |
1214 | break; | |
1215 | case 68010: | |
1216 | arch = bfd_arch_m68k; | |
1217 | number = bfd_mach_m68010; | |
1218 | break; | |
1219 | case 68020: | |
1220 | arch = bfd_arch_m68k; | |
1221 | number = bfd_mach_m68020; | |
1222 | break; | |
1223 | case 68030: | |
1224 | arch = bfd_arch_m68k; | |
1225 | number = bfd_mach_m68030; | |
1226 | break; | |
1227 | case 68040: | |
1228 | arch = bfd_arch_m68k; | |
1229 | number = bfd_mach_m68040; | |
1230 | break; | |
1231 | case 68060: | |
1232 | arch = bfd_arch_m68k; | |
1233 | number = bfd_mach_m68060; | |
1234 | break; | |
1235 | case 68332: | |
1236 | arch = bfd_arch_m68k; | |
1237 | number = bfd_mach_cpu32; | |
1238 | break; | |
3cac17ae NC |
1239 | case 5200: |
1240 | arch = bfd_arch_m68k; | |
0b2e31dc | 1241 | number = bfd_mach_mcf_isa_a_nodiv; |
3cac17ae NC |
1242 | break; |
1243 | case 5206: | |
1244 | arch = bfd_arch_m68k; | |
0b2e31dc | 1245 | number = bfd_mach_mcf_isa_a_mac; |
3cac17ae NC |
1246 | break; |
1247 | case 5307: | |
1248 | arch = bfd_arch_m68k; | |
0b2e31dc | 1249 | number = bfd_mach_mcf_isa_a_mac; |
3cac17ae NC |
1250 | break; |
1251 | case 5407: | |
1252 | arch = bfd_arch_m68k; | |
0b2e31dc | 1253 | number = bfd_mach_mcf_isa_b_nousp_mac; |
3cac17ae | 1254 | break; |
3e602632 NC |
1255 | case 5282: |
1256 | arch = bfd_arch_m68k; | |
0b2e31dc | 1257 | number = bfd_mach_mcf_isa_aplus_emac; |
3e602632 | 1258 | break; |
252b5132 | 1259 | |
252b5132 RH |
1260 | case 3000: |
1261 | arch = bfd_arch_mips; | |
1262 | number = bfd_mach_mips3000; | |
1263 | break; | |
1264 | ||
1265 | case 4000: | |
1266 | arch = bfd_arch_mips; | |
1267 | number = bfd_mach_mips4000; | |
1268 | break; | |
1269 | ||
1270 | case 6000: | |
1271 | arch = bfd_arch_rs6000; | |
1272 | break; | |
1273 | ||
d4845d57 JR |
1274 | case 7410: |
1275 | arch = bfd_arch_sh; | |
1276 | number = bfd_mach_sh_dsp; | |
1277 | break; | |
1278 | ||
1279 | case 7708: | |
1280 | arch = bfd_arch_sh; | |
1281 | number = bfd_mach_sh3; | |
1282 | break; | |
1283 | ||
1284 | case 7729: | |
1285 | arch = bfd_arch_sh; | |
1286 | number = bfd_mach_sh3_dsp; | |
1287 | break; | |
1288 | ||
1289 | case 7750: | |
1290 | arch = bfd_arch_sh; | |
1291 | number = bfd_mach_sh4; | |
1292 | break; | |
1293 | ||
0ef5a5bd | 1294 | default: |
b34976b6 | 1295 | return FALSE; |
252b5132 RH |
1296 | } |
1297 | ||
0ef5a5bd | 1298 | if (arch != info->arch) |
b34976b6 | 1299 | return FALSE; |
252b5132 RH |
1300 | |
1301 | if (number != info->mach) | |
b34976b6 | 1302 | return FALSE; |
252b5132 | 1303 | |
b34976b6 | 1304 | return TRUE; |
252b5132 RH |
1305 | } |
1306 | ||
252b5132 RH |
1307 | /* |
1308 | FUNCTION | |
1309 | bfd_get_arch_info | |
1310 | ||
1311 | SYNOPSIS | |
c58b9523 | 1312 | const bfd_arch_info_type *bfd_get_arch_info (bfd *abfd); |
252b5132 RH |
1313 | |
1314 | DESCRIPTION | |
1315 | Return the architecture info struct in @var{abfd}. | |
1316 | */ | |
1317 | ||
1318 | const bfd_arch_info_type * | |
c58b9523 | 1319 | bfd_get_arch_info (bfd *abfd) |
252b5132 RH |
1320 | { |
1321 | return abfd->arch_info; | |
1322 | } | |
1323 | ||
252b5132 RH |
1324 | /* |
1325 | FUNCTION | |
1326 | bfd_lookup_arch | |
1327 | ||
1328 | SYNOPSIS | |
1329 | const bfd_arch_info_type *bfd_lookup_arch | |
c58b9523 | 1330 | (enum bfd_architecture arch, unsigned long machine); |
252b5132 RH |
1331 | |
1332 | DESCRIPTION | |
5c4491d3 | 1333 | Look for the architecture info structure which matches the |
252b5132 RH |
1334 | arguments @var{arch} and @var{machine}. A machine of 0 matches the |
1335 | machine/architecture structure which marks itself as the | |
aa3d5824 | 1336 | default. |
252b5132 RH |
1337 | */ |
1338 | ||
0ef5a5bd | 1339 | const bfd_arch_info_type * |
c58b9523 | 1340 | bfd_lookup_arch (enum bfd_architecture arch, unsigned long machine) |
252b5132 RH |
1341 | { |
1342 | const bfd_arch_info_type * const *app, *ap; | |
1343 | ||
1344 | for (app = bfd_archures_list; *app != NULL; app++) | |
1345 | { | |
1346 | for (ap = *app; ap != NULL; ap = ap->next) | |
1347 | { | |
1348 | if (ap->arch == arch | |
1349 | && (ap->mach == machine | |
1350 | || (machine == 0 && ap->the_default))) | |
1351 | return ap; | |
1352 | } | |
1353 | } | |
1354 | ||
1355 | return NULL; | |
1356 | } | |
1357 | ||
252b5132 RH |
1358 | /* |
1359 | FUNCTION | |
1360 | bfd_printable_arch_mach | |
1361 | ||
1362 | SYNOPSIS | |
1363 | const char *bfd_printable_arch_mach | |
c58b9523 | 1364 | (enum bfd_architecture arch, unsigned long machine); |
252b5132 RH |
1365 | |
1366 | DESCRIPTION | |
1367 | Return a printable string representing the architecture and | |
0ef5a5bd | 1368 | machine type. |
252b5132 RH |
1369 | |
1370 | This routine is depreciated. | |
1371 | */ | |
1372 | ||
1373 | const char * | |
c58b9523 | 1374 | bfd_printable_arch_mach (enum bfd_architecture arch, unsigned long machine) |
252b5132 | 1375 | { |
047066e1 | 1376 | const bfd_arch_info_type *ap = bfd_lookup_arch (arch, machine); |
252b5132 | 1377 | |
047066e1 KH |
1378 | if (ap) |
1379 | return ap->printable_name; | |
1380 | return "UNKNOWN!"; | |
252b5132 | 1381 | } |
9a968f43 NC |
1382 | |
1383 | /* | |
1384 | FUNCTION | |
1385 | bfd_octets_per_byte | |
1386 | ||
1387 | SYNOPSIS | |
61826503 CE |
1388 | unsigned int bfd_octets_per_byte (const bfd *abfd, |
1389 | const asection *sec); | |
9a968f43 NC |
1390 | |
1391 | DESCRIPTION | |
1392 | Return the number of octets (8-bit quantities) per target byte | |
07d6d2b8 AM |
1393 | (minimum addressable unit). In most cases, this will be one, but some |
1394 | DSP targets have 16, 32, or even 48 bits per byte. | |
9a968f43 NC |
1395 | */ |
1396 | ||
f6af82bd | 1397 | unsigned int |
61826503 | 1398 | bfd_octets_per_byte (const bfd *abfd, const asection *sec) |
9a968f43 | 1399 | { |
61826503 CE |
1400 | if (bfd_get_flavour (abfd) == bfd_target_elf_flavour |
1401 | && sec != NULL | |
1402 | && (sec->flags & SEC_ELF_OCTETS) != 0) | |
bb294208 | 1403 | return 1; |
61826503 | 1404 | |
bb294208 AM |
1405 | return bfd_arch_mach_octets_per_byte (bfd_get_arch (abfd), |
1406 | bfd_get_mach (abfd)); | |
9a968f43 NC |
1407 | } |
1408 | ||
1409 | /* | |
1410 | FUNCTION | |
1411 | bfd_arch_mach_octets_per_byte | |
1412 | ||
1413 | SYNOPSIS | |
c58b9523 AM |
1414 | unsigned int bfd_arch_mach_octets_per_byte |
1415 | (enum bfd_architecture arch, unsigned long machine); | |
9a968f43 NC |
1416 | |
1417 | DESCRIPTION | |
1418 | See bfd_octets_per_byte. | |
0ef5a5bd | 1419 | |
07d6d2b8 AM |
1420 | This routine is provided for those cases where a bfd * is not |
1421 | available | |
9a968f43 NC |
1422 | */ |
1423 | ||
f6af82bd | 1424 | unsigned int |
c58b9523 AM |
1425 | bfd_arch_mach_octets_per_byte (enum bfd_architecture arch, |
1426 | unsigned long mach) | |
9a968f43 | 1427 | { |
047066e1 | 1428 | const bfd_arch_info_type *ap = bfd_lookup_arch (arch, mach); |
0ef5a5bd | 1429 | |
047066e1 KH |
1430 | if (ap) |
1431 | return ap->bits_per_byte / 8; | |
1432 | return 1; | |
9a968f43 | 1433 | } |
b7761f11 L |
1434 | |
1435 | /* | |
1436 | INTERNAL_FUNCTION | |
1437 | bfd_arch_default_fill | |
1438 | ||
1439 | SYNOPSIS | |
1440 | void *bfd_arch_default_fill (bfd_size_type count, | |
1441 | bfd_boolean is_bigendian, | |
1442 | bfd_boolean code); | |
1443 | ||
1444 | DESCRIPTION | |
1445 | Allocate via bfd_malloc and return a fill buffer of size COUNT. | |
1446 | If IS_BIGENDIAN is TRUE, the order of bytes is big endian. If | |
1447 | CODE is TRUE, the buffer contains code. | |
1448 | */ | |
1449 | ||
1450 | void * | |
1451 | bfd_arch_default_fill (bfd_size_type count, | |
1452 | bfd_boolean is_bigendian ATTRIBUTE_UNUSED, | |
1453 | bfd_boolean code ATTRIBUTE_UNUSED) | |
1454 | { | |
1455 | void *fill = bfd_malloc (count); | |
1456 | if (fill != NULL) | |
1457 | memset (fill, 0, count); | |
1458 | return fill; | |
1459 | } | |
d00dd7dc AM |
1460 | |
1461 | bfd_boolean | |
1462 | _bfd_nowrite_set_arch_mach (bfd *abfd, | |
1463 | enum bfd_architecture arch ATTRIBUTE_UNUSED, | |
1464 | unsigned long mach ATTRIBUTE_UNUSED) | |
1465 | { | |
1466 | return _bfd_bool_bfd_false_error (abfd); | |
1467 | } |