projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
gas: detect DCTI couples in sparc
[deliverable/binutils-gdb.git] / bfd / elf32-arm.c
CommitLineData
252b5132 1/* 32-bit ELF support for ARM
6f2750fe 2 Copyright (C) 1998-2016 Free Software Foundation, Inc.
252b5132
RH		 3
4 This file is part of BFD, the Binary File Descriptor library.
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
cd123cb7 8 the Free Software Foundation; either version 3 of the License, or
252b5132
RH		 9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
cd123cb7
NC		 18 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
19 MA 02110-1301, USA. */
252b5132 20
6e6718a3 21#include "sysdep.h"
2468f9c9
PB		 22#include <limits.h>
23
3db64b00 24#include "bfd.h"
6034aab8 25#include "bfd_stdint.h"
00a97672 26#include "libiberty.h"
7f266840
DJ		 27#include "libbfd.h"
28#include "elf-bfd.h"
b38cadfb 29#include "elf-nacl.h"
00a97672 30#include "elf-vxworks.h"
ee065d83 31#include "elf/arm.h"
7f266840 32
00a97672
RS		 33/* Return the relocation section associated with NAME. HTAB is the
34 bfd's elf32_arm_link_hash_entry. */
35#define RELOC_SECTION(HTAB, NAME) \
36 ((HTAB)->use_rel ? ".rel" NAME : ".rela" NAME)
37
38/* Return size of a relocation entry. HTAB is the bfd's
39 elf32_arm_link_hash_entry. */
40#define RELOC_SIZE(HTAB) \
41 ((HTAB)->use_rel \
42 ? sizeof (Elf32_External_Rel) \
43 : sizeof (Elf32_External_Rela))
44
45/* Return function to swap relocations in. HTAB is the bfd's
46 elf32_arm_link_hash_entry. */
47#define SWAP_RELOC_IN(HTAB) \
48 ((HTAB)->use_rel \
49 ? bfd_elf32_swap_reloc_in \
50 : bfd_elf32_swap_reloca_in)
51
52/* Return function to swap relocations out. HTAB is the bfd's
53 elf32_arm_link_hash_entry. */
54#define SWAP_RELOC_OUT(HTAB) \
55 ((HTAB)->use_rel \
56 ? bfd_elf32_swap_reloc_out \
57 : bfd_elf32_swap_reloca_out)
58
7f266840
DJ		 59#define elf_info_to_howto 0
60#define elf_info_to_howto_rel elf32_arm_info_to_howto
61
62#define ARM_ELF_ABI_VERSION 0
63#define ARM_ELF_OS_ABI_VERSION ELFOSABI_ARM
64
79f08007
YZ		 65/* The Adjusted Place, as defined by AAELF. */
66#define Pa(X) ((X) & 0xfffffffc)
67
3e6b1042
DJ		 68static bfd_boolean elf32_arm_write_section (bfd *output_bfd,
69 struct bfd_link_info *link_info,
70 asection *sec,
71 bfd_byte *contents);
72
7f266840
DJ		 73/* Note: code such as elf32_arm_reloc_type_lookup expect to use e.g.
74 R_ARM_PC24 as an index into this, and find the R_ARM_PC24 HOWTO
75 in that slot. */
76
c19d1205 77static reloc_howto_type elf32_arm_howto_table_1[] =
7f266840 78{
8029a119 79 /* No relocation. */
7f266840
DJ		 80 HOWTO (R_ARM_NONE, /* type */
81 0, /* rightshift */
6346d5ca 82 3, /* size (0 = byte, 1 = short, 2 = long) */
7f266840
DJ		 83 0, /* bitsize */
84 FALSE, /* pc_relative */
85 0, /* bitpos */
86 complain_overflow_dont,/* complain_on_overflow */
87 bfd_elf_generic_reloc, /* special_function */
88 "R_ARM_NONE", /* name */
89 FALSE, /* partial_inplace */
90 0, /* src_mask */
91 0, /* dst_mask */
92 FALSE), /* pcrel_offset */
93
94 HOWTO (R_ARM_PC24, /* type */
95 2, /* rightshift */
96 2, /* size (0 = byte, 1 = short, 2 = long) */
97 24, /* bitsize */
98 TRUE, /* pc_relative */
99 0, /* bitpos */
100 complain_overflow_signed,/* complain_on_overflow */
101 bfd_elf_generic_reloc, /* special_function */
102 "R_ARM_PC24", /* name */
103 FALSE, /* partial_inplace */
104 0x00ffffff, /* src_mask */
105 0x00ffffff, /* dst_mask */
106 TRUE), /* pcrel_offset */
107
108 /* 32 bit absolute */
109 HOWTO (R_ARM_ABS32, /* type */
110 0, /* rightshift */
111 2, /* size (0 = byte, 1 = short, 2 = long) */
112 32, /* bitsize */
113 FALSE, /* pc_relative */
114 0, /* bitpos */
115 complain_overflow_bitfield,/* complain_on_overflow */
116 bfd_elf_generic_reloc, /* special_function */
117 "R_ARM_ABS32", /* name */
118 FALSE, /* partial_inplace */
119 0xffffffff, /* src_mask */
120 0xffffffff, /* dst_mask */
121 FALSE), /* pcrel_offset */
122
123 /* standard 32bit pc-relative reloc */
124 HOWTO (R_ARM_REL32, /* type */
125 0, /* rightshift */
126 2, /* size (0 = byte, 1 = short, 2 = long) */
127 32, /* bitsize */
128 TRUE, /* pc_relative */
129 0, /* bitpos */
130 complain_overflow_bitfield,/* complain_on_overflow */
131 bfd_elf_generic_reloc, /* special_function */
132 "R_ARM_REL32", /* name */
133 FALSE, /* partial_inplace */
134 0xffffffff, /* src_mask */
135 0xffffffff, /* dst_mask */
136 TRUE), /* pcrel_offset */
137
c19d1205 138 /* 8 bit absolute - R_ARM_LDR_PC_G0 in AAELF */
4962c51a 139 HOWTO (R_ARM_LDR_PC_G0, /* type */
7f266840
DJ		 140 0, /* rightshift */
141 0, /* size (0 = byte, 1 = short, 2 = long) */
4962c51a
MS		 142 32, /* bitsize */
143 TRUE, /* pc_relative */
7f266840 144 0, /* bitpos */
4962c51a 145 complain_overflow_dont,/* complain_on_overflow */
7f266840 146 bfd_elf_generic_reloc, /* special_function */
4962c51a 147 "R_ARM_LDR_PC_G0", /* name */
7f266840 148 FALSE, /* partial_inplace */
4962c51a
MS		 149 0xffffffff, /* src_mask */
150 0xffffffff, /* dst_mask */
151 TRUE), /* pcrel_offset */
7f266840
DJ		 152
153 /* 16 bit absolute */
154 HOWTO (R_ARM_ABS16, /* type */
155 0, /* rightshift */
156 1, /* size (0 = byte, 1 = short, 2 = long) */
157 16, /* bitsize */
158 FALSE, /* pc_relative */
159 0, /* bitpos */
160 complain_overflow_bitfield,/* complain_on_overflow */
161 bfd_elf_generic_reloc, /* special_function */
162 "R_ARM_ABS16", /* name */
163 FALSE, /* partial_inplace */
164 0x0000ffff, /* src_mask */
165 0x0000ffff, /* dst_mask */
166 FALSE), /* pcrel_offset */
167
168 /* 12 bit absolute */
169 HOWTO (R_ARM_ABS12, /* type */
170 0, /* rightshift */
171 2, /* size (0 = byte, 1 = short, 2 = long) */
172 12, /* bitsize */
173 FALSE, /* pc_relative */
174 0, /* bitpos */
175 complain_overflow_bitfield,/* complain_on_overflow */
176 bfd_elf_generic_reloc, /* special_function */
177 "R_ARM_ABS12", /* name */
178 FALSE, /* partial_inplace */
00a97672
RS		 179 0x00000fff, /* src_mask */
180 0x00000fff, /* dst_mask */
7f266840
DJ		 181 FALSE), /* pcrel_offset */
182
183 HOWTO (R_ARM_THM_ABS5, /* type */
184 6, /* rightshift */
185 1, /* size (0 = byte, 1 = short, 2 = long) */
186 5, /* bitsize */
187 FALSE, /* pc_relative */
188 0, /* bitpos */
189 complain_overflow_bitfield,/* complain_on_overflow */
190 bfd_elf_generic_reloc, /* special_function */
191 "R_ARM_THM_ABS5", /* name */
192 FALSE, /* partial_inplace */
193 0x000007e0, /* src_mask */
194 0x000007e0, /* dst_mask */
195 FALSE), /* pcrel_offset */
196
197 /* 8 bit absolute */
198 HOWTO (R_ARM_ABS8, /* type */
199 0, /* rightshift */
200 0, /* size (0 = byte, 1 = short, 2 = long) */
201 8, /* bitsize */
202 FALSE, /* pc_relative */
203 0, /* bitpos */
204 complain_overflow_bitfield,/* complain_on_overflow */
205 bfd_elf_generic_reloc, /* special_function */
206 "R_ARM_ABS8", /* name */
207 FALSE, /* partial_inplace */
208 0x000000ff, /* src_mask */
209 0x000000ff, /* dst_mask */
210 FALSE), /* pcrel_offset */
211
212 HOWTO (R_ARM_SBREL32, /* type */
213 0, /* rightshift */
214 2, /* size (0 = byte, 1 = short, 2 = long) */
215 32, /* bitsize */
216 FALSE, /* pc_relative */
217 0, /* bitpos */
218 complain_overflow_dont,/* complain_on_overflow */
219 bfd_elf_generic_reloc, /* special_function */
220 "R_ARM_SBREL32", /* name */
221 FALSE, /* partial_inplace */
222 0xffffffff, /* src_mask */
223 0xffffffff, /* dst_mask */
224 FALSE), /* pcrel_offset */
225
c19d1205 226 HOWTO (R_ARM_THM_CALL, /* type */
7f266840
DJ		 227 1, /* rightshift */
228 2, /* size (0 = byte, 1 = short, 2 = long) */
f6ebfac0 229 24, /* bitsize */
7f266840
DJ		 230 TRUE, /* pc_relative */
231 0, /* bitpos */
232 complain_overflow_signed,/* complain_on_overflow */
233 bfd_elf_generic_reloc, /* special_function */
c19d1205 234 "R_ARM_THM_CALL", /* name */
7f266840 235 FALSE, /* partial_inplace */
7f6ab9f8
AM		 236 0x07ff2fff, /* src_mask */
237 0x07ff2fff, /* dst_mask */
7f266840
DJ		 238 TRUE), /* pcrel_offset */
239
240 HOWTO (R_ARM_THM_PC8, /* type */
241 1, /* rightshift */
242 1, /* size (0 = byte, 1 = short, 2 = long) */
243 8, /* bitsize */
244 TRUE, /* pc_relative */
245 0, /* bitpos */
246 complain_overflow_signed,/* complain_on_overflow */
247 bfd_elf_generic_reloc, /* special_function */
248 "R_ARM_THM_PC8", /* name */
249 FALSE, /* partial_inplace */
250 0x000000ff, /* src_mask */
251 0x000000ff, /* dst_mask */
252 TRUE), /* pcrel_offset */
253
c19d1205 254 HOWTO (R_ARM_BREL_ADJ, /* type */
7f266840
DJ		 255 1, /* rightshift */
256 1, /* size (0 = byte, 1 = short, 2 = long) */
c19d1205
ZW		 257 32, /* bitsize */
258 FALSE, /* pc_relative */
7f266840
DJ		 259 0, /* bitpos */
260 complain_overflow_signed,/* complain_on_overflow */
261 bfd_elf_generic_reloc, /* special_function */
c19d1205 262 "R_ARM_BREL_ADJ", /* name */
7f266840 263 FALSE, /* partial_inplace */
c19d1205
ZW		 264 0xffffffff, /* src_mask */
265 0xffffffff, /* dst_mask */
266 FALSE), /* pcrel_offset */
7f266840 267
0855e32b 268 HOWTO (R_ARM_TLS_DESC, /* type */
7f266840 269 0, /* rightshift */
0855e32b
NS		 270 2, /* size (0 = byte, 1 = short, 2 = long) */
271 32, /* bitsize */
7f266840
DJ		 272 FALSE, /* pc_relative */
273 0, /* bitpos */
0855e32b 274 complain_overflow_bitfield,/* complain_on_overflow */
7f266840 275 bfd_elf_generic_reloc, /* special_function */
0855e32b 276 "R_ARM_TLS_DESC", /* name */
7f266840 277 FALSE, /* partial_inplace */
0855e32b
NS		 278 0xffffffff, /* src_mask */
279 0xffffffff, /* dst_mask */
7f266840
DJ		 280 FALSE), /* pcrel_offset */
281
282 HOWTO (R_ARM_THM_SWI8, /* type */
283 0, /* rightshift */
284 0, /* size (0 = byte, 1 = short, 2 = long) */
285 0, /* bitsize */
286 FALSE, /* pc_relative */
287 0, /* bitpos */
288 complain_overflow_signed,/* complain_on_overflow */
289 bfd_elf_generic_reloc, /* special_function */
290 "R_ARM_SWI8", /* name */
291 FALSE, /* partial_inplace */
292 0x00000000, /* src_mask */
293 0x00000000, /* dst_mask */
294 FALSE), /* pcrel_offset */
295
296 /* BLX instruction for the ARM. */
297 HOWTO (R_ARM_XPC25, /* type */
298 2, /* rightshift */
299 2, /* size (0 = byte, 1 = short, 2 = long) */
7f6ab9f8 300 24, /* bitsize */
7f266840
DJ		 301 TRUE, /* pc_relative */
302 0, /* bitpos */
303 complain_overflow_signed,/* complain_on_overflow */
304 bfd_elf_generic_reloc, /* special_function */
305 "R_ARM_XPC25", /* name */
306 FALSE, /* partial_inplace */
307 0x00ffffff, /* src_mask */
308 0x00ffffff, /* dst_mask */
309 TRUE), /* pcrel_offset */
310
311 /* BLX instruction for the Thumb. */
312 HOWTO (R_ARM_THM_XPC22, /* type */
313 2, /* rightshift */
314 2, /* size (0 = byte, 1 = short, 2 = long) */
7f6ab9f8 315 24, /* bitsize */
7f266840
DJ		 316 TRUE, /* pc_relative */
317 0, /* bitpos */
318 complain_overflow_signed,/* complain_on_overflow */
319 bfd_elf_generic_reloc, /* special_function */
320 "R_ARM_THM_XPC22", /* name */
321 FALSE, /* partial_inplace */
7f6ab9f8
AM		 322 0x07ff2fff, /* src_mask */
323 0x07ff2fff, /* dst_mask */
7f266840
DJ		 324 TRUE), /* pcrel_offset */
325
ba93b8ac 326 /* Dynamic TLS relocations. */
7f266840 327
ba93b8ac 328 HOWTO (R_ARM_TLS_DTPMOD32, /* type */
99059e56
RM		 329 0, /* rightshift */
330 2, /* size (0 = byte, 1 = short, 2 = long) */
331 32, /* bitsize */
332 FALSE, /* pc_relative */
333 0, /* bitpos */
334 complain_overflow_bitfield,/* complain_on_overflow */
335 bfd_elf_generic_reloc, /* special_function */
336 "R_ARM_TLS_DTPMOD32", /* name */
337 TRUE, /* partial_inplace */
338 0xffffffff, /* src_mask */
339 0xffffffff, /* dst_mask */
340 FALSE), /* pcrel_offset */
7f266840 341
ba93b8ac 342 HOWTO (R_ARM_TLS_DTPOFF32, /* type */
99059e56
RM		 343 0, /* rightshift */
344 2, /* size (0 = byte, 1 = short, 2 = long) */
345 32, /* bitsize */
346 FALSE, /* pc_relative */
347 0, /* bitpos */
348 complain_overflow_bitfield,/* complain_on_overflow */
349 bfd_elf_generic_reloc, /* special_function */
350 "R_ARM_TLS_DTPOFF32", /* name */
351 TRUE, /* partial_inplace */
352 0xffffffff, /* src_mask */
353 0xffffffff, /* dst_mask */
354 FALSE), /* pcrel_offset */
7f266840 355
ba93b8ac 356 HOWTO (R_ARM_TLS_TPOFF32, /* type */
99059e56
RM		 357 0, /* rightshift */
358 2, /* size (0 = byte, 1 = short, 2 = long) */
359 32, /* bitsize */
360 FALSE, /* pc_relative */
361 0, /* bitpos */
362 complain_overflow_bitfield,/* complain_on_overflow */
363 bfd_elf_generic_reloc, /* special_function */
364 "R_ARM_TLS_TPOFF32", /* name */
365 TRUE, /* partial_inplace */
366 0xffffffff, /* src_mask */
367 0xffffffff, /* dst_mask */
368 FALSE), /* pcrel_offset */
7f266840
DJ		 369
370 /* Relocs used in ARM Linux */
371
372 HOWTO (R_ARM_COPY, /* type */
99059e56
RM		 373 0, /* rightshift */
374 2, /* size (0 = byte, 1 = short, 2 = long) */
375 32, /* bitsize */
376 FALSE, /* pc_relative */
377 0, /* bitpos */
378 complain_overflow_bitfield,/* complain_on_overflow */
379 bfd_elf_generic_reloc, /* special_function */
380 "R_ARM_COPY", /* name */
381 TRUE, /* partial_inplace */
382 0xffffffff, /* src_mask */
383 0xffffffff, /* dst_mask */
384 FALSE), /* pcrel_offset */
7f266840
DJ		 385
386 HOWTO (R_ARM_GLOB_DAT, /* type */
99059e56
RM		 387 0, /* rightshift */
388 2, /* size (0 = byte, 1 = short, 2 = long) */
389 32, /* bitsize */
390 FALSE, /* pc_relative */
391 0, /* bitpos */
392 complain_overflow_bitfield,/* complain_on_overflow */
393 bfd_elf_generic_reloc, /* special_function */
394 "R_ARM_GLOB_DAT", /* name */
395 TRUE, /* partial_inplace */
396 0xffffffff, /* src_mask */
397 0xffffffff, /* dst_mask */
398 FALSE), /* pcrel_offset */
7f266840
DJ		 399
400 HOWTO (R_ARM_JUMP_SLOT, /* type */
99059e56
RM		 401 0, /* rightshift */
402 2, /* size (0 = byte, 1 = short, 2 = long) */
403 32, /* bitsize */
404 FALSE, /* pc_relative */
405 0, /* bitpos */
406 complain_overflow_bitfield,/* complain_on_overflow */
407 bfd_elf_generic_reloc, /* special_function */
408 "R_ARM_JUMP_SLOT", /* name */
409 TRUE, /* partial_inplace */
410 0xffffffff, /* src_mask */
411 0xffffffff, /* dst_mask */
412 FALSE), /* pcrel_offset */
7f266840
DJ		 413
414 HOWTO (R_ARM_RELATIVE, /* type */
99059e56
RM		 415 0, /* rightshift */
416 2, /* size (0 = byte, 1 = short, 2 = long) */
417 32, /* bitsize */
418 FALSE, /* pc_relative */
419 0, /* bitpos */
420 complain_overflow_bitfield,/* complain_on_overflow */
421 bfd_elf_generic_reloc, /* special_function */
422 "R_ARM_RELATIVE", /* name */
423 TRUE, /* partial_inplace */
424 0xffffffff, /* src_mask */
425 0xffffffff, /* dst_mask */
426 FALSE), /* pcrel_offset */
7f266840 427
c19d1205 428 HOWTO (R_ARM_GOTOFF32, /* type */
99059e56
RM		 429 0, /* rightshift */
430 2, /* size (0 = byte, 1 = short, 2 = long) */
431 32, /* bitsize */
432 FALSE, /* pc_relative */
433 0, /* bitpos */
434 complain_overflow_bitfield,/* complain_on_overflow */
435 bfd_elf_generic_reloc, /* special_function */
436 "R_ARM_GOTOFF32", /* name */
437 TRUE, /* partial_inplace */
438 0xffffffff, /* src_mask */
439 0xffffffff, /* dst_mask */
440 FALSE), /* pcrel_offset */
7f266840
DJ		 441
442 HOWTO (R_ARM_GOTPC, /* type */
99059e56
RM		 443 0, /* rightshift */
444 2, /* size (0 = byte, 1 = short, 2 = long) */
445 32, /* bitsize */
446 TRUE, /* pc_relative */
447 0, /* bitpos */
448 complain_overflow_bitfield,/* complain_on_overflow */
449 bfd_elf_generic_reloc, /* special_function */
450 "R_ARM_GOTPC", /* name */
451 TRUE, /* partial_inplace */
452 0xffffffff, /* src_mask */
453 0xffffffff, /* dst_mask */
454 TRUE), /* pcrel_offset */
7f266840
DJ		 455
456 HOWTO (R_ARM_GOT32, /* type */
99059e56
RM		 457 0, /* rightshift */
458 2, /* size (0 = byte, 1 = short, 2 = long) */
459 32, /* bitsize */
460 FALSE, /* pc_relative */
461 0, /* bitpos */
462 complain_overflow_bitfield,/* complain_on_overflow */
463 bfd_elf_generic_reloc, /* special_function */
464 "R_ARM_GOT32", /* name */
465 TRUE, /* partial_inplace */
466 0xffffffff, /* src_mask */
467 0xffffffff, /* dst_mask */
468 FALSE), /* pcrel_offset */
7f266840
DJ		 469
470 HOWTO (R_ARM_PLT32, /* type */
99059e56
RM		 471 2, /* rightshift */
472 2, /* size (0 = byte, 1 = short, 2 = long) */
473 24, /* bitsize */
474 TRUE, /* pc_relative */
475 0, /* bitpos */
476 complain_overflow_bitfield,/* complain_on_overflow */
477 bfd_elf_generic_reloc, /* special_function */
478 "R_ARM_PLT32", /* name */
479 FALSE, /* partial_inplace */
480 0x00ffffff, /* src_mask */
481 0x00ffffff, /* dst_mask */
482 TRUE), /* pcrel_offset */
7f266840
DJ		 483
484 HOWTO (R_ARM_CALL, /* type */
485 2, /* rightshift */
486 2, /* size (0 = byte, 1 = short, 2 = long) */
487 24, /* bitsize */
488 TRUE, /* pc_relative */
489 0, /* bitpos */
490 complain_overflow_signed,/* complain_on_overflow */
491 bfd_elf_generic_reloc, /* special_function */
492 "R_ARM_CALL", /* name */
493 FALSE, /* partial_inplace */
494 0x00ffffff, /* src_mask */
495 0x00ffffff, /* dst_mask */
496 TRUE), /* pcrel_offset */
497
498 HOWTO (R_ARM_JUMP24, /* type */
499 2, /* rightshift */
500 2, /* size (0 = byte, 1 = short, 2 = long) */
501 24, /* bitsize */
502 TRUE, /* pc_relative */
503 0, /* bitpos */
504 complain_overflow_signed,/* complain_on_overflow */
505 bfd_elf_generic_reloc, /* special_function */
506 "R_ARM_JUMP24", /* name */
507 FALSE, /* partial_inplace */
508 0x00ffffff, /* src_mask */
509 0x00ffffff, /* dst_mask */
510 TRUE), /* pcrel_offset */
511
c19d1205
ZW		 512 HOWTO (R_ARM_THM_JUMP24, /* type */
513 1, /* rightshift */
514 2, /* size (0 = byte, 1 = short, 2 = long) */
515 24, /* bitsize */
516 TRUE, /* pc_relative */
7f266840 517 0, /* bitpos */
c19d1205 518 complain_overflow_signed,/* complain_on_overflow */
7f266840 519 bfd_elf_generic_reloc, /* special_function */
c19d1205 520 "R_ARM_THM_JUMP24", /* name */
7f266840 521 FALSE, /* partial_inplace */
c19d1205
ZW		 522 0x07ff2fff, /* src_mask */
523 0x07ff2fff, /* dst_mask */
524 TRUE), /* pcrel_offset */
7f266840 525
c19d1205 526 HOWTO (R_ARM_BASE_ABS, /* type */
7f266840 527 0, /* rightshift */
c19d1205
ZW		 528 2, /* size (0 = byte, 1 = short, 2 = long) */
529 32, /* bitsize */
7f266840
DJ		 530 FALSE, /* pc_relative */
531 0, /* bitpos */
532 complain_overflow_dont,/* complain_on_overflow */
533 bfd_elf_generic_reloc, /* special_function */
c19d1205 534 "R_ARM_BASE_ABS", /* name */
7f266840 535 FALSE, /* partial_inplace */
c19d1205
ZW		 536 0xffffffff, /* src_mask */
537 0xffffffff, /* dst_mask */
7f266840
DJ		 538 FALSE), /* pcrel_offset */
539
540 HOWTO (R_ARM_ALU_PCREL7_0, /* type */
541 0, /* rightshift */
542 2, /* size (0 = byte, 1 = short, 2 = long) */
543 12, /* bitsize */
544 TRUE, /* pc_relative */
545 0, /* bitpos */
546 complain_overflow_dont,/* complain_on_overflow */
547 bfd_elf_generic_reloc, /* special_function */
548 "R_ARM_ALU_PCREL_7_0", /* name */
549 FALSE, /* partial_inplace */
550 0x00000fff, /* src_mask */
551 0x00000fff, /* dst_mask */
552 TRUE), /* pcrel_offset */
553
554 HOWTO (R_ARM_ALU_PCREL15_8, /* type */
555 0, /* rightshift */
556 2, /* size (0 = byte, 1 = short, 2 = long) */
557 12, /* bitsize */
558 TRUE, /* pc_relative */
559 8, /* bitpos */
560 complain_overflow_dont,/* complain_on_overflow */
561 bfd_elf_generic_reloc, /* special_function */
562 "R_ARM_ALU_PCREL_15_8",/* name */
563 FALSE, /* partial_inplace */
564 0x00000fff, /* src_mask */
565 0x00000fff, /* dst_mask */
566 TRUE), /* pcrel_offset */
567
568 HOWTO (R_ARM_ALU_PCREL23_15, /* type */
569 0, /* rightshift */
570 2, /* size (0 = byte, 1 = short, 2 = long) */
571 12, /* bitsize */
572 TRUE, /* pc_relative */
573 16, /* bitpos */
574 complain_overflow_dont,/* complain_on_overflow */
575 bfd_elf_generic_reloc, /* special_function */
576 "R_ARM_ALU_PCREL_23_15",/* name */
577 FALSE, /* partial_inplace */
578 0x00000fff, /* src_mask */
579 0x00000fff, /* dst_mask */
580 TRUE), /* pcrel_offset */
581
582 HOWTO (R_ARM_LDR_SBREL_11_0, /* type */
583 0, /* rightshift */
584 2, /* size (0 = byte, 1 = short, 2 = long) */
585 12, /* bitsize */
586 FALSE, /* pc_relative */
587 0, /* bitpos */
588 complain_overflow_dont,/* complain_on_overflow */
589 bfd_elf_generic_reloc, /* special_function */
590 "R_ARM_LDR_SBREL_11_0",/* name */
591 FALSE, /* partial_inplace */
592 0x00000fff, /* src_mask */
593 0x00000fff, /* dst_mask */
594 FALSE), /* pcrel_offset */
595
596 HOWTO (R_ARM_ALU_SBREL_19_12, /* type */
597 0, /* rightshift */
598 2, /* size (0 = byte, 1 = short, 2 = long) */
599 8, /* bitsize */
600 FALSE, /* pc_relative */
601 12, /* bitpos */
602 complain_overflow_dont,/* complain_on_overflow */
603 bfd_elf_generic_reloc, /* special_function */
604 "R_ARM_ALU_SBREL_19_12",/* name */
605 FALSE, /* partial_inplace */
606 0x000ff000, /* src_mask */
607 0x000ff000, /* dst_mask */
608 FALSE), /* pcrel_offset */
609
610 HOWTO (R_ARM_ALU_SBREL_27_20, /* type */
611 0, /* rightshift */
612 2, /* size (0 = byte, 1 = short, 2 = long) */
613 8, /* bitsize */
614 FALSE, /* pc_relative */
615 20, /* bitpos */
616 complain_overflow_dont,/* complain_on_overflow */
617 bfd_elf_generic_reloc, /* special_function */
618 "R_ARM_ALU_SBREL_27_20",/* name */
619 FALSE, /* partial_inplace */
620 0x0ff00000, /* src_mask */
621 0x0ff00000, /* dst_mask */
622 FALSE), /* pcrel_offset */
623
624 HOWTO (R_ARM_TARGET1, /* type */
625 0, /* rightshift */
626 2, /* size (0 = byte, 1 = short, 2 = long) */
627 32, /* bitsize */
628 FALSE, /* pc_relative */
629 0, /* bitpos */
630 complain_overflow_dont,/* complain_on_overflow */
631 bfd_elf_generic_reloc, /* special_function */
632 "R_ARM_TARGET1", /* name */
633 FALSE, /* partial_inplace */
634 0xffffffff, /* src_mask */
635 0xffffffff, /* dst_mask */
636 FALSE), /* pcrel_offset */
637
638 HOWTO (R_ARM_ROSEGREL32, /* type */
639 0, /* rightshift */
640 2, /* size (0 = byte, 1 = short, 2 = long) */
641 32, /* bitsize */
642 FALSE, /* pc_relative */
643 0, /* bitpos */
644 complain_overflow_dont,/* complain_on_overflow */
645 bfd_elf_generic_reloc, /* special_function */
646 "R_ARM_ROSEGREL32", /* name */
647 FALSE, /* partial_inplace */
648 0xffffffff, /* src_mask */
649 0xffffffff, /* dst_mask */
650 FALSE), /* pcrel_offset */
651
652 HOWTO (R_ARM_V4BX, /* type */
653 0, /* rightshift */
654 2, /* size (0 = byte, 1 = short, 2 = long) */
655 32, /* bitsize */
656 FALSE, /* pc_relative */
657 0, /* bitpos */
658 complain_overflow_dont,/* complain_on_overflow */
659 bfd_elf_generic_reloc, /* special_function */
660 "R_ARM_V4BX", /* name */
661 FALSE, /* partial_inplace */
662 0xffffffff, /* src_mask */
663 0xffffffff, /* dst_mask */
664 FALSE), /* pcrel_offset */
665
666 HOWTO (R_ARM_TARGET2, /* type */
667 0, /* rightshift */
668 2, /* size (0 = byte, 1 = short, 2 = long) */
669 32, /* bitsize */
670 FALSE, /* pc_relative */
671 0, /* bitpos */
672 complain_overflow_signed,/* complain_on_overflow */
673 bfd_elf_generic_reloc, /* special_function */
674 "R_ARM_TARGET2", /* name */
675 FALSE, /* partial_inplace */
676 0xffffffff, /* src_mask */
677 0xffffffff, /* dst_mask */
678 TRUE), /* pcrel_offset */
679
680 HOWTO (R_ARM_PREL31, /* type */
681 0, /* rightshift */
682 2, /* size (0 = byte, 1 = short, 2 = long) */
683 31, /* bitsize */
684 TRUE, /* pc_relative */
685 0, /* bitpos */
686 complain_overflow_signed,/* complain_on_overflow */
687 bfd_elf_generic_reloc, /* special_function */
688 "R_ARM_PREL31", /* name */
689 FALSE, /* partial_inplace */
690 0x7fffffff, /* src_mask */
691 0x7fffffff, /* dst_mask */
692 TRUE), /* pcrel_offset */
c19d1205
ZW		 693
694 HOWTO (R_ARM_MOVW_ABS_NC, /* type */
695 0, /* rightshift */
696 2, /* size (0 = byte, 1 = short, 2 = long) */
697 16, /* bitsize */
698 FALSE, /* pc_relative */
699 0, /* bitpos */
700 complain_overflow_dont,/* complain_on_overflow */
701 bfd_elf_generic_reloc, /* special_function */
702 "R_ARM_MOVW_ABS_NC", /* name */
703 FALSE, /* partial_inplace */
39623e12
PB		 704 0x000f0fff, /* src_mask */
705 0x000f0fff, /* dst_mask */
c19d1205
ZW		 706 FALSE), /* pcrel_offset */
707
708 HOWTO (R_ARM_MOVT_ABS, /* type */
709 0, /* rightshift */
710 2, /* size (0 = byte, 1 = short, 2 = long) */
711 16, /* bitsize */
712 FALSE, /* pc_relative */
713 0, /* bitpos */
714 complain_overflow_bitfield,/* complain_on_overflow */
715 bfd_elf_generic_reloc, /* special_function */
716 "R_ARM_MOVT_ABS", /* name */
717 FALSE, /* partial_inplace */
39623e12
PB		 718 0x000f0fff, /* src_mask */
719 0x000f0fff, /* dst_mask */
c19d1205
ZW		 720 FALSE), /* pcrel_offset */
721
722 HOWTO (R_ARM_MOVW_PREL_NC, /* type */
723 0, /* rightshift */
724 2, /* size (0 = byte, 1 = short, 2 = long) */
725 16, /* bitsize */
726 TRUE, /* pc_relative */
727 0, /* bitpos */
728 complain_overflow_dont,/* complain_on_overflow */
729 bfd_elf_generic_reloc, /* special_function */
730 "R_ARM_MOVW_PREL_NC", /* name */
731 FALSE, /* partial_inplace */
39623e12
PB		 732 0x000f0fff, /* src_mask */
733 0x000f0fff, /* dst_mask */
c19d1205
ZW		 734 TRUE), /* pcrel_offset */
735
736 HOWTO (R_ARM_MOVT_PREL, /* type */
737 0, /* rightshift */
738 2, /* size (0 = byte, 1 = short, 2 = long) */
739 16, /* bitsize */
740 TRUE, /* pc_relative */
741 0, /* bitpos */
742 complain_overflow_bitfield,/* complain_on_overflow */
743 bfd_elf_generic_reloc, /* special_function */
744 "R_ARM_MOVT_PREL", /* name */
745 FALSE, /* partial_inplace */
39623e12
PB		 746 0x000f0fff, /* src_mask */
747 0x000f0fff, /* dst_mask */
c19d1205
ZW		 748 TRUE), /* pcrel_offset */
749
750 HOWTO (R_ARM_THM_MOVW_ABS_NC, /* type */
751 0, /* rightshift */
752 2, /* size (0 = byte, 1 = short, 2 = long) */
753 16, /* bitsize */
754 FALSE, /* pc_relative */
755 0, /* bitpos */
756 complain_overflow_dont,/* complain_on_overflow */
757 bfd_elf_generic_reloc, /* special_function */
758 "R_ARM_THM_MOVW_ABS_NC",/* name */
759 FALSE, /* partial_inplace */
760 0x040f70ff, /* src_mask */
761 0x040f70ff, /* dst_mask */
762 FALSE), /* pcrel_offset */
763
764 HOWTO (R_ARM_THM_MOVT_ABS, /* type */
765 0, /* rightshift */
766 2, /* size (0 = byte, 1 = short, 2 = long) */
767 16, /* bitsize */
768 FALSE, /* pc_relative */
769 0, /* bitpos */
770 complain_overflow_bitfield,/* complain_on_overflow */
771 bfd_elf_generic_reloc, /* special_function */
772 "R_ARM_THM_MOVT_ABS", /* name */
773 FALSE, /* partial_inplace */
774 0x040f70ff, /* src_mask */
775 0x040f70ff, /* dst_mask */
776 FALSE), /* pcrel_offset */
777
778 HOWTO (R_ARM_THM_MOVW_PREL_NC,/* type */
779 0, /* rightshift */
780 2, /* size (0 = byte, 1 = short, 2 = long) */
781 16, /* bitsize */
782 TRUE, /* pc_relative */
783 0, /* bitpos */
784 complain_overflow_dont,/* complain_on_overflow */
785 bfd_elf_generic_reloc, /* special_function */
786 "R_ARM_THM_MOVW_PREL_NC",/* name */
787 FALSE, /* partial_inplace */
788 0x040f70ff, /* src_mask */
789 0x040f70ff, /* dst_mask */
790 TRUE), /* pcrel_offset */
791
792 HOWTO (R_ARM_THM_MOVT_PREL, /* type */
793 0, /* rightshift */
794 2, /* size (0 = byte, 1 = short, 2 = long) */
795 16, /* bitsize */
796 TRUE, /* pc_relative */
797 0, /* bitpos */
798 complain_overflow_bitfield,/* complain_on_overflow */
799 bfd_elf_generic_reloc, /* special_function */
800 "R_ARM_THM_MOVT_PREL", /* name */
801 FALSE, /* partial_inplace */
802 0x040f70ff, /* src_mask */
803 0x040f70ff, /* dst_mask */
804 TRUE), /* pcrel_offset */
805
806 HOWTO (R_ARM_THM_JUMP19, /* type */
807 1, /* rightshift */
808 2, /* size (0 = byte, 1 = short, 2 = long) */
809 19, /* bitsize */
810 TRUE, /* pc_relative */
811 0, /* bitpos */
812 complain_overflow_signed,/* complain_on_overflow */
813 bfd_elf_generic_reloc, /* special_function */
814 "R_ARM_THM_JUMP19", /* name */
815 FALSE, /* partial_inplace */
816 0x043f2fff, /* src_mask */
817 0x043f2fff, /* dst_mask */
818 TRUE), /* pcrel_offset */
819
820 HOWTO (R_ARM_THM_JUMP6, /* type */
821 1, /* rightshift */
822 1, /* size (0 = byte, 1 = short, 2 = long) */
823 6, /* bitsize */
824 TRUE, /* pc_relative */
825 0, /* bitpos */
826 complain_overflow_unsigned,/* complain_on_overflow */
827 bfd_elf_generic_reloc, /* special_function */
828 "R_ARM_THM_JUMP6", /* name */
829 FALSE, /* partial_inplace */
830 0x02f8, /* src_mask */
831 0x02f8, /* dst_mask */
832 TRUE), /* pcrel_offset */
833
834 /* These are declared as 13-bit signed relocations because we can
835 address -4095 .. 4095(base) by altering ADDW to SUBW or vice
836 versa. */
837 HOWTO (R_ARM_THM_ALU_PREL_11_0,/* type */
838 0, /* rightshift */
839 2, /* size (0 = byte, 1 = short, 2 = long) */
840 13, /* bitsize */
841 TRUE, /* pc_relative */
842 0, /* bitpos */
2cab6cc3 843 complain_overflow_dont,/* complain_on_overflow */
c19d1205
ZW		 844 bfd_elf_generic_reloc, /* special_function */
845 "R_ARM_THM_ALU_PREL_11_0",/* name */
846 FALSE, /* partial_inplace */
2cab6cc3
MS		 847 0xffffffff, /* src_mask */
848 0xffffffff, /* dst_mask */
c19d1205
ZW		 849 TRUE), /* pcrel_offset */
850
851 HOWTO (R_ARM_THM_PC12, /* type */
852 0, /* rightshift */
853 2, /* size (0 = byte, 1 = short, 2 = long) */
854 13, /* bitsize */
855 TRUE, /* pc_relative */
856 0, /* bitpos */
2cab6cc3 857 complain_overflow_dont,/* complain_on_overflow */
c19d1205
ZW		 858 bfd_elf_generic_reloc, /* special_function */
859 "R_ARM_THM_PC12", /* name */
860 FALSE, /* partial_inplace */
2cab6cc3
MS		 861 0xffffffff, /* src_mask */
862 0xffffffff, /* dst_mask */
c19d1205
ZW		 863 TRUE), /* pcrel_offset */
864
865 HOWTO (R_ARM_ABS32_NOI, /* type */
866 0, /* rightshift */
867 2, /* size (0 = byte, 1 = short, 2 = long) */
868 32, /* bitsize */
869 FALSE, /* pc_relative */
870 0, /* bitpos */
871 complain_overflow_dont,/* complain_on_overflow */
872 bfd_elf_generic_reloc, /* special_function */
873 "R_ARM_ABS32_NOI", /* name */
874 FALSE, /* partial_inplace */
875 0xffffffff, /* src_mask */
876 0xffffffff, /* dst_mask */
877 FALSE), /* pcrel_offset */
878
879 HOWTO (R_ARM_REL32_NOI, /* type */
880 0, /* rightshift */
881 2, /* size (0 = byte, 1 = short, 2 = long) */
882 32, /* bitsize */
883 TRUE, /* pc_relative */
884 0, /* bitpos */
885 complain_overflow_dont,/* complain_on_overflow */
886 bfd_elf_generic_reloc, /* special_function */
887 "R_ARM_REL32_NOI", /* name */
888 FALSE, /* partial_inplace */
889 0xffffffff, /* src_mask */
890 0xffffffff, /* dst_mask */
891 FALSE), /* pcrel_offset */
7f266840 892
4962c51a
MS		 893 /* Group relocations. */
894
895 HOWTO (R_ARM_ALU_PC_G0_NC, /* type */
896 0, /* rightshift */
897 2, /* size (0 = byte, 1 = short, 2 = long) */
898 32, /* bitsize */
899 TRUE, /* pc_relative */
900 0, /* bitpos */
901 complain_overflow_dont,/* complain_on_overflow */
902 bfd_elf_generic_reloc, /* special_function */
903 "R_ARM_ALU_PC_G0_NC", /* name */
904 FALSE, /* partial_inplace */
905 0xffffffff, /* src_mask */
906 0xffffffff, /* dst_mask */
907 TRUE), /* pcrel_offset */
908
909 HOWTO (R_ARM_ALU_PC_G0, /* type */
910 0, /* rightshift */
911 2, /* size (0 = byte, 1 = short, 2 = long) */
912 32, /* bitsize */
913 TRUE, /* pc_relative */
914 0, /* bitpos */
915 complain_overflow_dont,/* complain_on_overflow */
916 bfd_elf_generic_reloc, /* special_function */
917 "R_ARM_ALU_PC_G0", /* name */
918 FALSE, /* partial_inplace */
919 0xffffffff, /* src_mask */
920 0xffffffff, /* dst_mask */
921 TRUE), /* pcrel_offset */
922
923 HOWTO (R_ARM_ALU_PC_G1_NC, /* type */
924 0, /* rightshift */
925 2, /* size (0 = byte, 1 = short, 2 = long) */
926 32, /* bitsize */
927 TRUE, /* pc_relative */
928 0, /* bitpos */
929 complain_overflow_dont,/* complain_on_overflow */
930 bfd_elf_generic_reloc, /* special_function */
931 "R_ARM_ALU_PC_G1_NC", /* name */
932 FALSE, /* partial_inplace */
933 0xffffffff, /* src_mask */
934 0xffffffff, /* dst_mask */
935 TRUE), /* pcrel_offset */
936
937 HOWTO (R_ARM_ALU_PC_G1, /* type */
938 0, /* rightshift */
939 2, /* size (0 = byte, 1 = short, 2 = long) */
940 32, /* bitsize */
941 TRUE, /* pc_relative */
942 0, /* bitpos */
943 complain_overflow_dont,/* complain_on_overflow */
944 bfd_elf_generic_reloc, /* special_function */
945 "R_ARM_ALU_PC_G1", /* name */
946 FALSE, /* partial_inplace */
947 0xffffffff, /* src_mask */
948 0xffffffff, /* dst_mask */
949 TRUE), /* pcrel_offset */
950
951 HOWTO (R_ARM_ALU_PC_G2, /* type */
952 0, /* rightshift */
953 2, /* size (0 = byte, 1 = short, 2 = long) */
954 32, /* bitsize */
955 TRUE, /* pc_relative */
956 0, /* bitpos */
957 complain_overflow_dont,/* complain_on_overflow */
958 bfd_elf_generic_reloc, /* special_function */
959 "R_ARM_ALU_PC_G2", /* name */
960 FALSE, /* partial_inplace */
961 0xffffffff, /* src_mask */
962 0xffffffff, /* dst_mask */
963 TRUE), /* pcrel_offset */
964
965 HOWTO (R_ARM_LDR_PC_G1, /* type */
966 0, /* rightshift */
967 2, /* size (0 = byte, 1 = short, 2 = long) */
968 32, /* bitsize */
969 TRUE, /* pc_relative */
970 0, /* bitpos */
971 complain_overflow_dont,/* complain_on_overflow */
972 bfd_elf_generic_reloc, /* special_function */
973 "R_ARM_LDR_PC_G1", /* name */
974 FALSE, /* partial_inplace */
975 0xffffffff, /* src_mask */
976 0xffffffff, /* dst_mask */
977 TRUE), /* pcrel_offset */
978
979 HOWTO (R_ARM_LDR_PC_G2, /* type */
980 0, /* rightshift */
981 2, /* size (0 = byte, 1 = short, 2 = long) */
982 32, /* bitsize */
983 TRUE, /* pc_relative */
984 0, /* bitpos */
985 complain_overflow_dont,/* complain_on_overflow */
986 bfd_elf_generic_reloc, /* special_function */
987 "R_ARM_LDR_PC_G2", /* name */
988 FALSE, /* partial_inplace */
989 0xffffffff, /* src_mask */
990 0xffffffff, /* dst_mask */
991 TRUE), /* pcrel_offset */
992
993 HOWTO (R_ARM_LDRS_PC_G0, /* type */
994 0, /* rightshift */
995 2, /* size (0 = byte, 1 = short, 2 = long) */
996 32, /* bitsize */
997 TRUE, /* pc_relative */
998 0, /* bitpos */
999 complain_overflow_dont,/* complain_on_overflow */
1000 bfd_elf_generic_reloc, /* special_function */
1001 "R_ARM_LDRS_PC_G0", /* name */
1002 FALSE, /* partial_inplace */
1003 0xffffffff, /* src_mask */
1004 0xffffffff, /* dst_mask */
1005 TRUE), /* pcrel_offset */
1006
1007 HOWTO (R_ARM_LDRS_PC_G1, /* type */
1008 0, /* rightshift */
1009 2, /* size (0 = byte, 1 = short, 2 = long) */
1010 32, /* bitsize */
1011 TRUE, /* pc_relative */
1012 0, /* bitpos */
1013 complain_overflow_dont,/* complain_on_overflow */
1014 bfd_elf_generic_reloc, /* special_function */
1015 "R_ARM_LDRS_PC_G1", /* name */
1016 FALSE, /* partial_inplace */
1017 0xffffffff, /* src_mask */
1018 0xffffffff, /* dst_mask */
1019 TRUE), /* pcrel_offset */
1020
1021 HOWTO (R_ARM_LDRS_PC_G2, /* type */
1022 0, /* rightshift */
1023 2, /* size (0 = byte, 1 = short, 2 = long) */
1024 32, /* bitsize */
1025 TRUE, /* pc_relative */
1026 0, /* bitpos */
1027 complain_overflow_dont,/* complain_on_overflow */
1028 bfd_elf_generic_reloc, /* special_function */
1029 "R_ARM_LDRS_PC_G2", /* name */
1030 FALSE, /* partial_inplace */
1031 0xffffffff, /* src_mask */
1032 0xffffffff, /* dst_mask */
1033 TRUE), /* pcrel_offset */
1034
1035 HOWTO (R_ARM_LDC_PC_G0, /* type */
1036 0, /* rightshift */
1037 2, /* size (0 = byte, 1 = short, 2 = long) */
1038 32, /* bitsize */
1039 TRUE, /* pc_relative */
1040 0, /* bitpos */
1041 complain_overflow_dont,/* complain_on_overflow */
1042 bfd_elf_generic_reloc, /* special_function */
1043 "R_ARM_LDC_PC_G0", /* name */
1044 FALSE, /* partial_inplace */
1045 0xffffffff, /* src_mask */
1046 0xffffffff, /* dst_mask */
1047 TRUE), /* pcrel_offset */
1048
1049 HOWTO (R_ARM_LDC_PC_G1, /* type */
1050 0, /* rightshift */
1051 2, /* size (0 = byte, 1 = short, 2 = long) */
1052 32, /* bitsize */
1053 TRUE, /* pc_relative */
1054 0, /* bitpos */
1055 complain_overflow_dont,/* complain_on_overflow */
1056 bfd_elf_generic_reloc, /* special_function */
1057 "R_ARM_LDC_PC_G1", /* name */
1058 FALSE, /* partial_inplace */
1059 0xffffffff, /* src_mask */
1060 0xffffffff, /* dst_mask */
1061 TRUE), /* pcrel_offset */
1062
1063 HOWTO (R_ARM_LDC_PC_G2, /* type */
1064 0, /* rightshift */
1065 2, /* size (0 = byte, 1 = short, 2 = long) */
1066 32, /* bitsize */
1067 TRUE, /* pc_relative */
1068 0, /* bitpos */
1069 complain_overflow_dont,/* complain_on_overflow */
1070 bfd_elf_generic_reloc, /* special_function */
1071 "R_ARM_LDC_PC_G2", /* name */
1072 FALSE, /* partial_inplace */
1073 0xffffffff, /* src_mask */
1074 0xffffffff, /* dst_mask */
1075 TRUE), /* pcrel_offset */
1076
1077 HOWTO (R_ARM_ALU_SB_G0_NC, /* type */
1078 0, /* rightshift */
1079 2, /* size (0 = byte, 1 = short, 2 = long) */
1080 32, /* bitsize */
1081 TRUE, /* pc_relative */
1082 0, /* bitpos */
1083 complain_overflow_dont,/* complain_on_overflow */
1084 bfd_elf_generic_reloc, /* special_function */
1085 "R_ARM_ALU_SB_G0_NC", /* name */
1086 FALSE, /* partial_inplace */
1087 0xffffffff, /* src_mask */
1088 0xffffffff, /* dst_mask */
1089 TRUE), /* pcrel_offset */
1090
1091 HOWTO (R_ARM_ALU_SB_G0, /* type */
1092 0, /* rightshift */
1093 2, /* size (0 = byte, 1 = short, 2 = long) */
1094 32, /* bitsize */
1095 TRUE, /* pc_relative */
1096 0, /* bitpos */
1097 complain_overflow_dont,/* complain_on_overflow */
1098 bfd_elf_generic_reloc, /* special_function */
1099 "R_ARM_ALU_SB_G0", /* name */
1100 FALSE, /* partial_inplace */
1101 0xffffffff, /* src_mask */
1102 0xffffffff, /* dst_mask */
1103 TRUE), /* pcrel_offset */
1104
1105 HOWTO (R_ARM_ALU_SB_G1_NC, /* type */
1106 0, /* rightshift */
1107 2, /* size (0 = byte, 1 = short, 2 = long) */
1108 32, /* bitsize */
1109 TRUE, /* pc_relative */
1110 0, /* bitpos */
1111 complain_overflow_dont,/* complain_on_overflow */
1112 bfd_elf_generic_reloc, /* special_function */
1113 "R_ARM_ALU_SB_G1_NC", /* name */
1114 FALSE, /* partial_inplace */
1115 0xffffffff, /* src_mask */
1116 0xffffffff, /* dst_mask */
1117 TRUE), /* pcrel_offset */
1118
1119 HOWTO (R_ARM_ALU_SB_G1, /* type */
1120 0, /* rightshift */
1121 2, /* size (0 = byte, 1 = short, 2 = long) */
1122 32, /* bitsize */
1123 TRUE, /* pc_relative */
1124 0, /* bitpos */
1125 complain_overflow_dont,/* complain_on_overflow */
1126 bfd_elf_generic_reloc, /* special_function */
1127 "R_ARM_ALU_SB_G1", /* name */
1128 FALSE, /* partial_inplace */
1129 0xffffffff, /* src_mask */
1130 0xffffffff, /* dst_mask */
1131 TRUE), /* pcrel_offset */
1132
1133 HOWTO (R_ARM_ALU_SB_G2, /* type */
1134 0, /* rightshift */
1135 2, /* size (0 = byte, 1 = short, 2 = long) */
1136 32, /* bitsize */
1137 TRUE, /* pc_relative */
1138 0, /* bitpos */
1139 complain_overflow_dont,/* complain_on_overflow */
1140 bfd_elf_generic_reloc, /* special_function */
1141 "R_ARM_ALU_SB_G2", /* name */
1142 FALSE, /* partial_inplace */
1143 0xffffffff, /* src_mask */
1144 0xffffffff, /* dst_mask */
1145 TRUE), /* pcrel_offset */
1146
1147 HOWTO (R_ARM_LDR_SB_G0, /* type */
1148 0, /* rightshift */
1149 2, /* size (0 = byte, 1 = short, 2 = long) */
1150 32, /* bitsize */
1151 TRUE, /* pc_relative */
1152 0, /* bitpos */
1153 complain_overflow_dont,/* complain_on_overflow */
1154 bfd_elf_generic_reloc, /* special_function */
1155 "R_ARM_LDR_SB_G0", /* name */
1156 FALSE, /* partial_inplace */
1157 0xffffffff, /* src_mask */
1158 0xffffffff, /* dst_mask */
1159 TRUE), /* pcrel_offset */
1160
1161 HOWTO (R_ARM_LDR_SB_G1, /* type */
1162 0, /* rightshift */
1163 2, /* size (0 = byte, 1 = short, 2 = long) */
1164 32, /* bitsize */
1165 TRUE, /* pc_relative */
1166 0, /* bitpos */
1167 complain_overflow_dont,/* complain_on_overflow */
1168 bfd_elf_generic_reloc, /* special_function */
1169 "R_ARM_LDR_SB_G1", /* name */
1170 FALSE, /* partial_inplace */
1171 0xffffffff, /* src_mask */
1172 0xffffffff, /* dst_mask */
1173 TRUE), /* pcrel_offset */
1174
1175 HOWTO (R_ARM_LDR_SB_G2, /* type */
1176 0, /* rightshift */
1177 2, /* size (0 = byte, 1 = short, 2 = long) */
1178 32, /* bitsize */
1179 TRUE, /* pc_relative */
1180 0, /* bitpos */
1181 complain_overflow_dont,/* complain_on_overflow */
1182 bfd_elf_generic_reloc, /* special_function */
1183 "R_ARM_LDR_SB_G2", /* name */
1184 FALSE, /* partial_inplace */
1185 0xffffffff, /* src_mask */
1186 0xffffffff, /* dst_mask */
1187 TRUE), /* pcrel_offset */
1188
1189 HOWTO (R_ARM_LDRS_SB_G0, /* type */
1190 0, /* rightshift */
1191 2, /* size (0 = byte, 1 = short, 2 = long) */
1192 32, /* bitsize */
1193 TRUE, /* pc_relative */
1194 0, /* bitpos */
1195 complain_overflow_dont,/* complain_on_overflow */
1196 bfd_elf_generic_reloc, /* special_function */
1197 "R_ARM_LDRS_SB_G0", /* name */
1198 FALSE, /* partial_inplace */
1199 0xffffffff, /* src_mask */
1200 0xffffffff, /* dst_mask */
1201 TRUE), /* pcrel_offset */
1202
1203 HOWTO (R_ARM_LDRS_SB_G1, /* type */
1204 0, /* rightshift */
1205 2, /* size (0 = byte, 1 = short, 2 = long) */
1206 32, /* bitsize */
1207 TRUE, /* pc_relative */
1208 0, /* bitpos */
1209 complain_overflow_dont,/* complain_on_overflow */
1210 bfd_elf_generic_reloc, /* special_function */
1211 "R_ARM_LDRS_SB_G1", /* name */
1212 FALSE, /* partial_inplace */
1213 0xffffffff, /* src_mask */
1214 0xffffffff, /* dst_mask */
1215 TRUE), /* pcrel_offset */
1216
1217 HOWTO (R_ARM_LDRS_SB_G2, /* type */
1218 0, /* rightshift */
1219 2, /* size (0 = byte, 1 = short, 2 = long) */
1220 32, /* bitsize */
1221 TRUE, /* pc_relative */
1222 0, /* bitpos */
1223 complain_overflow_dont,/* complain_on_overflow */
1224 bfd_elf_generic_reloc, /* special_function */
1225 "R_ARM_LDRS_SB_G2", /* name */
1226 FALSE, /* partial_inplace */
1227 0xffffffff, /* src_mask */
1228 0xffffffff, /* dst_mask */
1229 TRUE), /* pcrel_offset */
1230
1231 HOWTO (R_ARM_LDC_SB_G0, /* type */
1232 0, /* rightshift */
1233 2, /* size (0 = byte, 1 = short, 2 = long) */
1234 32, /* bitsize */
1235 TRUE, /* pc_relative */
1236 0, /* bitpos */
1237 complain_overflow_dont,/* complain_on_overflow */
1238 bfd_elf_generic_reloc, /* special_function */
1239 "R_ARM_LDC_SB_G0", /* name */
1240 FALSE, /* partial_inplace */
1241 0xffffffff, /* src_mask */
1242 0xffffffff, /* dst_mask */
1243 TRUE), /* pcrel_offset */
1244
1245 HOWTO (R_ARM_LDC_SB_G1, /* type */
1246 0, /* rightshift */
1247 2, /* size (0 = byte, 1 = short, 2 = long) */
1248 32, /* bitsize */
1249 TRUE, /* pc_relative */
1250 0, /* bitpos */
1251 complain_overflow_dont,/* complain_on_overflow */
1252 bfd_elf_generic_reloc, /* special_function */
1253 "R_ARM_LDC_SB_G1", /* name */
1254 FALSE, /* partial_inplace */
1255 0xffffffff, /* src_mask */
1256 0xffffffff, /* dst_mask */
1257 TRUE), /* pcrel_offset */
1258
1259 HOWTO (R_ARM_LDC_SB_G2, /* type */
1260 0, /* rightshift */
1261 2, /* size (0 = byte, 1 = short, 2 = long) */
1262 32, /* bitsize */
1263 TRUE, /* pc_relative */
1264 0, /* bitpos */
1265 complain_overflow_dont,/* complain_on_overflow */
1266 bfd_elf_generic_reloc, /* special_function */
1267 "R_ARM_LDC_SB_G2", /* name */
1268 FALSE, /* partial_inplace */
1269 0xffffffff, /* src_mask */
1270 0xffffffff, /* dst_mask */
1271 TRUE), /* pcrel_offset */
1272
1273 /* End of group relocations. */
c19d1205 1274
c19d1205
ZW		 1275 HOWTO (R_ARM_MOVW_BREL_NC, /* type */
1276 0, /* rightshift */
1277 2, /* size (0 = byte, 1 = short, 2 = long) */
1278 16, /* bitsize */
1279 FALSE, /* pc_relative */
1280 0, /* bitpos */
1281 complain_overflow_dont,/* complain_on_overflow */
1282 bfd_elf_generic_reloc, /* special_function */
1283 "R_ARM_MOVW_BREL_NC", /* name */
1284 FALSE, /* partial_inplace */
1285 0x0000ffff, /* src_mask */
1286 0x0000ffff, /* dst_mask */
1287 FALSE), /* pcrel_offset */
1288
1289 HOWTO (R_ARM_MOVT_BREL, /* type */
1290 0, /* rightshift */
1291 2, /* size (0 = byte, 1 = short, 2 = long) */
1292 16, /* bitsize */
1293 FALSE, /* pc_relative */
1294 0, /* bitpos */
1295 complain_overflow_bitfield,/* complain_on_overflow */
1296 bfd_elf_generic_reloc, /* special_function */
1297 "R_ARM_MOVT_BREL", /* name */
1298 FALSE, /* partial_inplace */
1299 0x0000ffff, /* src_mask */
1300 0x0000ffff, /* dst_mask */
1301 FALSE), /* pcrel_offset */
1302
1303 HOWTO (R_ARM_MOVW_BREL, /* type */
1304 0, /* rightshift */
1305 2, /* size (0 = byte, 1 = short, 2 = long) */
1306 16, /* bitsize */
1307 FALSE, /* pc_relative */
1308 0, /* bitpos */
1309 complain_overflow_dont,/* complain_on_overflow */
1310 bfd_elf_generic_reloc, /* special_function */
1311 "R_ARM_MOVW_BREL", /* name */
1312 FALSE, /* partial_inplace */
1313 0x0000ffff, /* src_mask */
1314 0x0000ffff, /* dst_mask */
1315 FALSE), /* pcrel_offset */
1316
1317 HOWTO (R_ARM_THM_MOVW_BREL_NC,/* type */
1318 0, /* rightshift */
1319 2, /* size (0 = byte, 1 = short, 2 = long) */
1320 16, /* bitsize */
1321 FALSE, /* pc_relative */
1322 0, /* bitpos */
1323 complain_overflow_dont,/* complain_on_overflow */
1324 bfd_elf_generic_reloc, /* special_function */
1325 "R_ARM_THM_MOVW_BREL_NC",/* name */
1326 FALSE, /* partial_inplace */
1327 0x040f70ff, /* src_mask */
1328 0x040f70ff, /* dst_mask */
1329 FALSE), /* pcrel_offset */
1330
1331 HOWTO (R_ARM_THM_MOVT_BREL, /* type */
1332 0, /* rightshift */
1333 2, /* size (0 = byte, 1 = short, 2 = long) */
1334 16, /* bitsize */
1335 FALSE, /* pc_relative */
1336 0, /* bitpos */
1337 complain_overflow_bitfield,/* complain_on_overflow */
1338 bfd_elf_generic_reloc, /* special_function */
1339 "R_ARM_THM_MOVT_BREL", /* name */
1340 FALSE, /* partial_inplace */
1341 0x040f70ff, /* src_mask */
1342 0x040f70ff, /* dst_mask */
1343 FALSE), /* pcrel_offset */
1344
1345 HOWTO (R_ARM_THM_MOVW_BREL, /* type */
1346 0, /* rightshift */
1347 2, /* size (0 = byte, 1 = short, 2 = long) */
1348 16, /* bitsize */
1349 FALSE, /* pc_relative */
1350 0, /* bitpos */
1351 complain_overflow_dont,/* complain_on_overflow */
1352 bfd_elf_generic_reloc, /* special_function */
1353 "R_ARM_THM_MOVW_BREL", /* name */
1354 FALSE, /* partial_inplace */
1355 0x040f70ff, /* src_mask */
1356 0x040f70ff, /* dst_mask */
1357 FALSE), /* pcrel_offset */
1358
0855e32b
NS		 1359 HOWTO (R_ARM_TLS_GOTDESC, /* type */
1360 0, /* rightshift */
1361 2, /* size (0 = byte, 1 = short, 2 = long) */
1362 32, /* bitsize */
1363 FALSE, /* pc_relative */
1364 0, /* bitpos */
1365 complain_overflow_bitfield,/* complain_on_overflow */
1366 NULL, /* special_function */
1367 "R_ARM_TLS_GOTDESC", /* name */
1368 TRUE, /* partial_inplace */
1369 0xffffffff, /* src_mask */
1370 0xffffffff, /* dst_mask */
1371 FALSE), /* pcrel_offset */
1372
1373 HOWTO (R_ARM_TLS_CALL, /* type */
1374 0, /* rightshift */
1375 2, /* size (0 = byte, 1 = short, 2 = long) */
1376 24, /* bitsize */
1377 FALSE, /* pc_relative */
1378 0, /* bitpos */
1379 complain_overflow_dont,/* complain_on_overflow */
1380 bfd_elf_generic_reloc, /* special_function */
1381 "R_ARM_TLS_CALL", /* name */
1382 FALSE, /* partial_inplace */
1383 0x00ffffff, /* src_mask */
1384 0x00ffffff, /* dst_mask */
1385 FALSE), /* pcrel_offset */
1386
1387 HOWTO (R_ARM_TLS_DESCSEQ, /* type */
1388 0, /* rightshift */
1389 2, /* size (0 = byte, 1 = short, 2 = long) */
1390 0, /* bitsize */
1391 FALSE, /* pc_relative */
1392 0, /* bitpos */
1393 complain_overflow_bitfield,/* complain_on_overflow */
1394 bfd_elf_generic_reloc, /* special_function */
1395 "R_ARM_TLS_DESCSEQ", /* name */
1396 FALSE, /* partial_inplace */
1397 0x00000000, /* src_mask */
1398 0x00000000, /* dst_mask */
1399 FALSE), /* pcrel_offset */
1400
1401 HOWTO (R_ARM_THM_TLS_CALL, /* type */
1402 0, /* rightshift */
1403 2, /* size (0 = byte, 1 = short, 2 = long) */
1404 24, /* bitsize */
1405 FALSE, /* pc_relative */
1406 0, /* bitpos */
1407 complain_overflow_dont,/* complain_on_overflow */
1408 bfd_elf_generic_reloc, /* special_function */
1409 "R_ARM_THM_TLS_CALL", /* name */
1410 FALSE, /* partial_inplace */
1411 0x07ff07ff, /* src_mask */
1412 0x07ff07ff, /* dst_mask */
1413 FALSE), /* pcrel_offset */
c19d1205
ZW		 1414
1415 HOWTO (R_ARM_PLT32_ABS, /* type */
1416 0, /* rightshift */
1417 2, /* size (0 = byte, 1 = short, 2 = long) */
1418 32, /* bitsize */
1419 FALSE, /* pc_relative */
1420 0, /* bitpos */
1421 complain_overflow_dont,/* complain_on_overflow */
1422 bfd_elf_generic_reloc, /* special_function */
1423 "R_ARM_PLT32_ABS", /* name */
1424 FALSE, /* partial_inplace */
1425 0xffffffff, /* src_mask */
1426 0xffffffff, /* dst_mask */
1427 FALSE), /* pcrel_offset */
1428
1429 HOWTO (R_ARM_GOT_ABS, /* type */
1430 0, /* rightshift */
1431 2, /* size (0 = byte, 1 = short, 2 = long) */
1432 32, /* bitsize */
1433 FALSE, /* pc_relative */
1434 0, /* bitpos */
1435 complain_overflow_dont,/* complain_on_overflow */
1436 bfd_elf_generic_reloc, /* special_function */
1437 "R_ARM_GOT_ABS", /* name */
1438 FALSE, /* partial_inplace */
1439 0xffffffff, /* src_mask */
1440 0xffffffff, /* dst_mask */
1441 FALSE), /* pcrel_offset */
1442
1443 HOWTO (R_ARM_GOT_PREL, /* type */
1444 0, /* rightshift */
1445 2, /* size (0 = byte, 1 = short, 2 = long) */
1446 32, /* bitsize */
1447 TRUE, /* pc_relative */
1448 0, /* bitpos */
1449 complain_overflow_dont, /* complain_on_overflow */
1450 bfd_elf_generic_reloc, /* special_function */
1451 "R_ARM_GOT_PREL", /* name */
1452 FALSE, /* partial_inplace */
1453 0xffffffff, /* src_mask */
1454 0xffffffff, /* dst_mask */
1455 TRUE), /* pcrel_offset */
1456
1457 HOWTO (R_ARM_GOT_BREL12, /* type */
1458 0, /* rightshift */
1459 2, /* size (0 = byte, 1 = short, 2 = long) */
1460 12, /* bitsize */
1461 FALSE, /* pc_relative */
1462 0, /* bitpos */
1463 complain_overflow_bitfield,/* complain_on_overflow */
1464 bfd_elf_generic_reloc, /* special_function */
1465 "R_ARM_GOT_BREL12", /* name */
1466 FALSE, /* partial_inplace */
1467 0x00000fff, /* src_mask */
1468 0x00000fff, /* dst_mask */
1469 FALSE), /* pcrel_offset */
1470
1471 HOWTO (R_ARM_GOTOFF12, /* type */
1472 0, /* rightshift */
1473 2, /* size (0 = byte, 1 = short, 2 = long) */
1474 12, /* bitsize */
1475 FALSE, /* pc_relative */
1476 0, /* bitpos */
1477 complain_overflow_bitfield,/* complain_on_overflow */
1478 bfd_elf_generic_reloc, /* special_function */
1479 "R_ARM_GOTOFF12", /* name */
1480 FALSE, /* partial_inplace */
1481 0x00000fff, /* src_mask */
1482 0x00000fff, /* dst_mask */
1483 FALSE), /* pcrel_offset */
1484
1485 EMPTY_HOWTO (R_ARM_GOTRELAX), /* reserved for future GOT-load optimizations */
1486
1487 /* GNU extension to record C++ vtable member usage */
1488 HOWTO (R_ARM_GNU_VTENTRY, /* type */
99059e56
RM		 1489 0, /* rightshift */
1490 2, /* size (0 = byte, 1 = short, 2 = long) */
1491 0, /* bitsize */
1492 FALSE, /* pc_relative */
1493 0, /* bitpos */
1494 complain_overflow_dont, /* complain_on_overflow */
1495 _bfd_elf_rel_vtable_reloc_fn, /* special_function */
1496 "R_ARM_GNU_VTENTRY", /* name */
1497 FALSE, /* partial_inplace */
1498 0, /* src_mask */
1499 0, /* dst_mask */
1500 FALSE), /* pcrel_offset */
c19d1205
ZW		 1501
1502 /* GNU extension to record C++ vtable hierarchy */
1503 HOWTO (R_ARM_GNU_VTINHERIT, /* type */
99059e56
RM		 1504 0, /* rightshift */
1505 2, /* size (0 = byte, 1 = short, 2 = long) */
1506 0, /* bitsize */
1507 FALSE, /* pc_relative */
1508 0, /* bitpos */
1509 complain_overflow_dont, /* complain_on_overflow */
1510 NULL, /* special_function */
1511 "R_ARM_GNU_VTINHERIT", /* name */
1512 FALSE, /* partial_inplace */
1513 0, /* src_mask */
1514 0, /* dst_mask */
1515 FALSE), /* pcrel_offset */
c19d1205
ZW		 1516
1517 HOWTO (R_ARM_THM_JUMP11, /* type */
1518 1, /* rightshift */
1519 1, /* size (0 = byte, 1 = short, 2 = long) */
1520 11, /* bitsize */
1521 TRUE, /* pc_relative */
1522 0, /* bitpos */
1523 complain_overflow_signed, /* complain_on_overflow */
1524 bfd_elf_generic_reloc, /* special_function */
1525 "R_ARM_THM_JUMP11", /* name */
1526 FALSE, /* partial_inplace */
1527 0x000007ff, /* src_mask */
1528 0x000007ff, /* dst_mask */
1529 TRUE), /* pcrel_offset */
1530
1531 HOWTO (R_ARM_THM_JUMP8, /* type */
1532 1, /* rightshift */
1533 1, /* size (0 = byte, 1 = short, 2 = long) */
1534 8, /* bitsize */
1535 TRUE, /* pc_relative */
1536 0, /* bitpos */
1537 complain_overflow_signed, /* complain_on_overflow */
1538 bfd_elf_generic_reloc, /* special_function */
1539 "R_ARM_THM_JUMP8", /* name */
1540 FALSE, /* partial_inplace */
1541 0x000000ff, /* src_mask */
1542 0x000000ff, /* dst_mask */
1543 TRUE), /* pcrel_offset */
ba93b8ac 1544
c19d1205
ZW		 1545 /* TLS relocations */
1546 HOWTO (R_ARM_TLS_GD32, /* type */
99059e56
RM		 1547 0, /* rightshift */
1548 2, /* size (0 = byte, 1 = short, 2 = long) */
1549 32, /* bitsize */
1550 FALSE, /* pc_relative */
1551 0, /* bitpos */
1552 complain_overflow_bitfield,/* complain_on_overflow */
1553 NULL, /* special_function */
1554 "R_ARM_TLS_GD32", /* name */
1555 TRUE, /* partial_inplace */
1556 0xffffffff, /* src_mask */
1557 0xffffffff, /* dst_mask */
1558 FALSE), /* pcrel_offset */
ba93b8ac 1559
ba93b8ac 1560 HOWTO (R_ARM_TLS_LDM32, /* type */
99059e56
RM		 1561 0, /* rightshift */
1562 2, /* size (0 = byte, 1 = short, 2 = long) */
1563 32, /* bitsize */
1564 FALSE, /* pc_relative */
1565 0, /* bitpos */
1566 complain_overflow_bitfield,/* complain_on_overflow */
1567 bfd_elf_generic_reloc, /* special_function */
1568 "R_ARM_TLS_LDM32", /* name */
1569 TRUE, /* partial_inplace */
1570 0xffffffff, /* src_mask */
1571 0xffffffff, /* dst_mask */
1572 FALSE), /* pcrel_offset */
ba93b8ac 1573
c19d1205 1574 HOWTO (R_ARM_TLS_LDO32, /* type */
99059e56
RM		 1575 0, /* rightshift */
1576 2, /* size (0 = byte, 1 = short, 2 = long) */
1577 32, /* bitsize */
1578 FALSE, /* pc_relative */
1579 0, /* bitpos */
1580 complain_overflow_bitfield,/* complain_on_overflow */
1581 bfd_elf_generic_reloc, /* special_function */
1582 "R_ARM_TLS_LDO32", /* name */
1583 TRUE, /* partial_inplace */
1584 0xffffffff, /* src_mask */
1585 0xffffffff, /* dst_mask */
1586 FALSE), /* pcrel_offset */
ba93b8ac 1587
ba93b8ac 1588 HOWTO (R_ARM_TLS_IE32, /* type */
99059e56
RM		 1589 0, /* rightshift */
1590 2, /* size (0 = byte, 1 = short, 2 = long) */
1591 32, /* bitsize */
1592 FALSE, /* pc_relative */
1593 0, /* bitpos */
1594 complain_overflow_bitfield,/* complain_on_overflow */
1595 NULL, /* special_function */
1596 "R_ARM_TLS_IE32", /* name */
1597 TRUE, /* partial_inplace */
1598 0xffffffff, /* src_mask */
1599 0xffffffff, /* dst_mask */
1600 FALSE), /* pcrel_offset */
7f266840 1601
c19d1205 1602 HOWTO (R_ARM_TLS_LE32, /* type */
99059e56
RM		 1603 0, /* rightshift */
1604 2, /* size (0 = byte, 1 = short, 2 = long) */
1605 32, /* bitsize */
1606 FALSE, /* pc_relative */
1607 0, /* bitpos */
1608 complain_overflow_bitfield,/* complain_on_overflow */
75c11999 1609 NULL, /* special_function */
99059e56
RM		 1610 "R_ARM_TLS_LE32", /* name */
1611 TRUE, /* partial_inplace */
1612 0xffffffff, /* src_mask */
1613 0xffffffff, /* dst_mask */
1614 FALSE), /* pcrel_offset */
7f266840 1615
c19d1205
ZW		 1616 HOWTO (R_ARM_TLS_LDO12, /* type */
1617 0, /* rightshift */
1618 2, /* size (0 = byte, 1 = short, 2 = long) */
1619 12, /* bitsize */
1620 FALSE, /* pc_relative */
7f266840 1621 0, /* bitpos */
c19d1205 1622 complain_overflow_bitfield,/* complain_on_overflow */
7f266840 1623 bfd_elf_generic_reloc, /* special_function */
c19d1205 1624 "R_ARM_TLS_LDO12", /* name */
7f266840 1625 FALSE, /* partial_inplace */
c19d1205
ZW		 1626 0x00000fff, /* src_mask */
1627 0x00000fff, /* dst_mask */
1628 FALSE), /* pcrel_offset */
7f266840 1629
c19d1205
ZW		 1630 HOWTO (R_ARM_TLS_LE12, /* type */
1631 0, /* rightshift */
1632 2, /* size (0 = byte, 1 = short, 2 = long) */
1633 12, /* bitsize */
1634 FALSE, /* pc_relative */
7f266840 1635 0, /* bitpos */
c19d1205 1636 complain_overflow_bitfield,/* complain_on_overflow */
7f266840 1637 bfd_elf_generic_reloc, /* special_function */
c19d1205 1638 "R_ARM_TLS_LE12", /* name */
7f266840 1639 FALSE, /* partial_inplace */
c19d1205
ZW		 1640 0x00000fff, /* src_mask */
1641 0x00000fff, /* dst_mask */
1642 FALSE), /* pcrel_offset */
7f266840 1643
c19d1205 1644 HOWTO (R_ARM_TLS_IE12GP, /* type */
7f266840
DJ		 1645 0, /* rightshift */
1646 2, /* size (0 = byte, 1 = short, 2 = long) */
c19d1205
ZW		 1647 12, /* bitsize */
1648 FALSE, /* pc_relative */
7f266840 1649 0, /* bitpos */
c19d1205 1650 complain_overflow_bitfield,/* complain_on_overflow */
7f266840 1651 bfd_elf_generic_reloc, /* special_function */
c19d1205 1652 "R_ARM_TLS_IE12GP", /* name */
7f266840 1653 FALSE, /* partial_inplace */
c19d1205
ZW		 1654 0x00000fff, /* src_mask */
1655 0x00000fff, /* dst_mask */
1656 FALSE), /* pcrel_offset */
0855e32b 1657
34e77a92 1658 /* 112-127 private relocations. */
0855e32b
NS		 1659 EMPTY_HOWTO (112),
1660 EMPTY_HOWTO (113),
1661 EMPTY_HOWTO (114),
1662 EMPTY_HOWTO (115),
1663 EMPTY_HOWTO (116),
1664 EMPTY_HOWTO (117),
1665 EMPTY_HOWTO (118),
1666 EMPTY_HOWTO (119),
1667 EMPTY_HOWTO (120),
1668 EMPTY_HOWTO (121),
1669 EMPTY_HOWTO (122),
1670 EMPTY_HOWTO (123),
1671 EMPTY_HOWTO (124),
1672 EMPTY_HOWTO (125),
1673 EMPTY_HOWTO (126),
1674 EMPTY_HOWTO (127),
34e77a92
RS		 1675
1676 /* R_ARM_ME_TOO, obsolete. */
0855e32b
NS		 1677 EMPTY_HOWTO (128),
1678
1679 HOWTO (R_ARM_THM_TLS_DESCSEQ, /* type */
1680 0, /* rightshift */
1681 1, /* size (0 = byte, 1 = short, 2 = long) */
1682 0, /* bitsize */
1683 FALSE, /* pc_relative */
1684 0, /* bitpos */
1685 complain_overflow_bitfield,/* complain_on_overflow */
1686 bfd_elf_generic_reloc, /* special_function */
1687 "R_ARM_THM_TLS_DESCSEQ",/* name */
1688 FALSE, /* partial_inplace */
1689 0x00000000, /* src_mask */
1690 0x00000000, /* dst_mask */
1691 FALSE), /* pcrel_offset */
72d98d16
MG		 1692 EMPTY_HOWTO (130),
1693 EMPTY_HOWTO (131),
1694 HOWTO (R_ARM_THM_ALU_ABS_G0_NC,/* type. */
1695 0, /* rightshift. */
1696 1, /* size (0 = byte, 1 = short, 2 = long). */
1697 16, /* bitsize. */
1698 FALSE, /* pc_relative. */
1699 0, /* bitpos. */
1700 complain_overflow_bitfield,/* complain_on_overflow. */
1701 bfd_elf_generic_reloc, /* special_function. */
1702 "R_ARM_THM_ALU_ABS_G0_NC",/* name. */
1703 FALSE, /* partial_inplace. */
1704 0x00000000, /* src_mask. */
1705 0x00000000, /* dst_mask. */
1706 FALSE), /* pcrel_offset. */
1707 HOWTO (R_ARM_THM_ALU_ABS_G1_NC,/* type. */
1708 0, /* rightshift. */
1709 1, /* size (0 = byte, 1 = short, 2 = long). */
1710 16, /* bitsize. */
1711 FALSE, /* pc_relative. */
1712 0, /* bitpos. */
1713 complain_overflow_bitfield,/* complain_on_overflow. */
1714 bfd_elf_generic_reloc, /* special_function. */
1715 "R_ARM_THM_ALU_ABS_G1_NC",/* name. */
1716 FALSE, /* partial_inplace. */
1717 0x00000000, /* src_mask. */
1718 0x00000000, /* dst_mask. */
1719 FALSE), /* pcrel_offset. */
1720 HOWTO (R_ARM_THM_ALU_ABS_G2_NC,/* type. */
1721 0, /* rightshift. */
1722 1, /* size (0 = byte, 1 = short, 2 = long). */
1723 16, /* bitsize. */
1724 FALSE, /* pc_relative. */
1725 0, /* bitpos. */
1726 complain_overflow_bitfield,/* complain_on_overflow. */
1727 bfd_elf_generic_reloc, /* special_function. */
1728 "R_ARM_THM_ALU_ABS_G2_NC",/* name. */
1729 FALSE, /* partial_inplace. */
1730 0x00000000, /* src_mask. */
1731 0x00000000, /* dst_mask. */
1732 FALSE), /* pcrel_offset. */
1733 HOWTO (R_ARM_THM_ALU_ABS_G3_NC,/* type. */
1734 0, /* rightshift. */
1735 1, /* size (0 = byte, 1 = short, 2 = long). */
1736 16, /* bitsize. */
1737 FALSE, /* pc_relative. */
1738 0, /* bitpos. */
1739 complain_overflow_bitfield,/* complain_on_overflow. */
1740 bfd_elf_generic_reloc, /* special_function. */
1741 "R_ARM_THM_ALU_ABS_G3_NC",/* name. */
1742 FALSE, /* partial_inplace. */
1743 0x00000000, /* src_mask. */
1744 0x00000000, /* dst_mask. */
1745 FALSE), /* pcrel_offset. */
c19d1205
ZW		 1746};
1747
34e77a92
RS		 1748/* 160 onwards: */
1749static reloc_howto_type elf32_arm_howto_table_2[1] =
1750{
1751 HOWTO (R_ARM_IRELATIVE, /* type */
99059e56
RM		 1752 0, /* rightshift */
1753 2, /* size (0 = byte, 1 = short, 2 = long) */
1754 32, /* bitsize */
1755 FALSE, /* pc_relative */
1756 0, /* bitpos */
1757 complain_overflow_bitfield,/* complain_on_overflow */
1758 bfd_elf_generic_reloc, /* special_function */
1759 "R_ARM_IRELATIVE", /* name */
1760 TRUE, /* partial_inplace */
1761 0xffffffff, /* src_mask */
1762 0xffffffff, /* dst_mask */
1763 FALSE) /* pcrel_offset */
34e77a92 1764};
c19d1205 1765
34e77a92
RS		 1766/* 249-255 extended, currently unused, relocations: */
1767static reloc_howto_type elf32_arm_howto_table_3[4] =
7f266840
DJ		 1768{
1769 HOWTO (R_ARM_RREL32, /* type */
1770 0, /* rightshift */
1771 0, /* size (0 = byte, 1 = short, 2 = long) */
1772 0, /* bitsize */
1773 FALSE, /* pc_relative */
1774 0, /* bitpos */
1775 complain_overflow_dont,/* complain_on_overflow */
1776 bfd_elf_generic_reloc, /* special_function */
1777 "R_ARM_RREL32", /* name */
1778 FALSE, /* partial_inplace */
1779 0, /* src_mask */
1780 0, /* dst_mask */
1781 FALSE), /* pcrel_offset */
1782
1783 HOWTO (R_ARM_RABS32, /* type */
1784 0, /* rightshift */
1785 0, /* size (0 = byte, 1 = short, 2 = long) */
1786 0, /* bitsize */
1787 FALSE, /* pc_relative */
1788 0, /* bitpos */
1789 complain_overflow_dont,/* complain_on_overflow */
1790 bfd_elf_generic_reloc, /* special_function */
1791 "R_ARM_RABS32", /* name */
1792 FALSE, /* partial_inplace */
1793 0, /* src_mask */
1794 0, /* dst_mask */
1795 FALSE), /* pcrel_offset */
1796
1797 HOWTO (R_ARM_RPC24, /* type */
1798 0, /* rightshift */
1799 0, /* size (0 = byte, 1 = short, 2 = long) */
1800 0, /* bitsize */
1801 FALSE, /* pc_relative */
1802 0, /* bitpos */
1803 complain_overflow_dont,/* complain_on_overflow */
1804 bfd_elf_generic_reloc, /* special_function */
1805 "R_ARM_RPC24", /* name */
1806 FALSE, /* partial_inplace */
1807 0, /* src_mask */
1808 0, /* dst_mask */
1809 FALSE), /* pcrel_offset */
1810
1811 HOWTO (R_ARM_RBASE, /* type */
1812 0, /* rightshift */
1813 0, /* size (0 = byte, 1 = short, 2 = long) */
1814 0, /* bitsize */
1815 FALSE, /* pc_relative */
1816 0, /* bitpos */
1817 complain_overflow_dont,/* complain_on_overflow */
1818 bfd_elf_generic_reloc, /* special_function */
1819 "R_ARM_RBASE", /* name */
1820 FALSE, /* partial_inplace */
1821 0, /* src_mask */
1822 0, /* dst_mask */
1823 FALSE) /* pcrel_offset */
1824};
1825
1826static reloc_howto_type *
1827elf32_arm_howto_from_type (unsigned int r_type)
1828{
906e58ca 1829 if (r_type < ARRAY_SIZE (elf32_arm_howto_table_1))
c19d1205 1830 return &elf32_arm_howto_table_1[r_type];
ba93b8ac 1831
34e77a92
RS		 1832 if (r_type == R_ARM_IRELATIVE)
1833 return &elf32_arm_howto_table_2[r_type - R_ARM_IRELATIVE];
1834
c19d1205 1835 if (r_type >= R_ARM_RREL32
34e77a92
RS		 1836 && r_type < R_ARM_RREL32 + ARRAY_SIZE (elf32_arm_howto_table_3))
1837 return &elf32_arm_howto_table_3[r_type - R_ARM_RREL32];
7f266840 1838
c19d1205 1839 return NULL;
7f266840
DJ		 1840}
1841
1842static void
1843elf32_arm_info_to_howto (bfd * abfd ATTRIBUTE_UNUSED, arelent * bfd_reloc,
1844 Elf_Internal_Rela * elf_reloc)
1845{
1846 unsigned int r_type;
1847
1848 r_type = ELF32_R_TYPE (elf_reloc->r_info);
1849 bfd_reloc->howto = elf32_arm_howto_from_type (r_type);
1850}
1851
1852struct elf32_arm_reloc_map
1853 {
1854 bfd_reloc_code_real_type bfd_reloc_val;
1855 unsigned char elf_reloc_val;
1856 };
1857
1858/* All entries in this list must also be present in elf32_arm_howto_table. */
1859static const struct elf32_arm_reloc_map elf32_arm_reloc_map[] =
1860 {
1861 {BFD_RELOC_NONE, R_ARM_NONE},
1862 {BFD_RELOC_ARM_PCREL_BRANCH, R_ARM_PC24},
39b41c9c
PB		 1863 {BFD_RELOC_ARM_PCREL_CALL, R_ARM_CALL},
1864 {BFD_RELOC_ARM_PCREL_JUMP, R_ARM_JUMP24},
7f266840
DJ		 1865 {BFD_RELOC_ARM_PCREL_BLX, R_ARM_XPC25},
1866 {BFD_RELOC_THUMB_PCREL_BLX, R_ARM_THM_XPC22},
1867 {BFD_RELOC_32, R_ARM_ABS32},
1868 {BFD_RELOC_32_PCREL, R_ARM_REL32},
1869 {BFD_RELOC_8, R_ARM_ABS8},
1870 {BFD_RELOC_16, R_ARM_ABS16},
1871 {BFD_RELOC_ARM_OFFSET_IMM, R_ARM_ABS12},
1872 {BFD_RELOC_ARM_THUMB_OFFSET, R_ARM_THM_ABS5},
c19d1205
ZW		 1873 {BFD_RELOC_THUMB_PCREL_BRANCH25, R_ARM_THM_JUMP24},
1874 {BFD_RELOC_THUMB_PCREL_BRANCH23, R_ARM_THM_CALL},
1875 {BFD_RELOC_THUMB_PCREL_BRANCH12, R_ARM_THM_JUMP11},
1876 {BFD_RELOC_THUMB_PCREL_BRANCH20, R_ARM_THM_JUMP19},
1877 {BFD_RELOC_THUMB_PCREL_BRANCH9, R_ARM_THM_JUMP8},
1878 {BFD_RELOC_THUMB_PCREL_BRANCH7, R_ARM_THM_JUMP6},
7f266840
DJ		 1879 {BFD_RELOC_ARM_GLOB_DAT, R_ARM_GLOB_DAT},
1880 {BFD_RELOC_ARM_JUMP_SLOT, R_ARM_JUMP_SLOT},
1881 {BFD_RELOC_ARM_RELATIVE, R_ARM_RELATIVE},
c19d1205 1882 {BFD_RELOC_ARM_GOTOFF, R_ARM_GOTOFF32},
7f266840 1883 {BFD_RELOC_ARM_GOTPC, R_ARM_GOTPC},
b43420e6 1884 {BFD_RELOC_ARM_GOT_PREL, R_ARM_GOT_PREL},
7f266840
DJ		 1885 {BFD_RELOC_ARM_GOT32, R_ARM_GOT32},
1886 {BFD_RELOC_ARM_PLT32, R_ARM_PLT32},
1887 {BFD_RELOC_ARM_TARGET1, R_ARM_TARGET1},
1888 {BFD_RELOC_ARM_ROSEGREL32, R_ARM_ROSEGREL32},
1889 {BFD_RELOC_ARM_SBREL32, R_ARM_SBREL32},
1890 {BFD_RELOC_ARM_PREL31, R_ARM_PREL31},
ba93b8ac
DJ		 1891 {BFD_RELOC_ARM_TARGET2, R_ARM_TARGET2},
1892 {BFD_RELOC_ARM_PLT32, R_ARM_PLT32},
0855e32b
NS		 1893 {BFD_RELOC_ARM_TLS_GOTDESC, R_ARM_TLS_GOTDESC},
1894 {BFD_RELOC_ARM_TLS_CALL, R_ARM_TLS_CALL},
1895 {BFD_RELOC_ARM_THM_TLS_CALL, R_ARM_THM_TLS_CALL},
1896 {BFD_RELOC_ARM_TLS_DESCSEQ, R_ARM_TLS_DESCSEQ},
1897 {BFD_RELOC_ARM_THM_TLS_DESCSEQ, R_ARM_THM_TLS_DESCSEQ},
1898 {BFD_RELOC_ARM_TLS_DESC, R_ARM_TLS_DESC},
ba93b8ac
DJ		 1899 {BFD_RELOC_ARM_TLS_GD32, R_ARM_TLS_GD32},
1900 {BFD_RELOC_ARM_TLS_LDO32, R_ARM_TLS_LDO32},
1901 {BFD_RELOC_ARM_TLS_LDM32, R_ARM_TLS_LDM32},
1902 {BFD_RELOC_ARM_TLS_DTPMOD32, R_ARM_TLS_DTPMOD32},
1903 {BFD_RELOC_ARM_TLS_DTPOFF32, R_ARM_TLS_DTPOFF32},
1904 {BFD_RELOC_ARM_TLS_TPOFF32, R_ARM_TLS_TPOFF32},
1905 {BFD_RELOC_ARM_TLS_IE32, R_ARM_TLS_IE32},
1906 {BFD_RELOC_ARM_TLS_LE32, R_ARM_TLS_LE32},
34e77a92 1907 {BFD_RELOC_ARM_IRELATIVE, R_ARM_IRELATIVE},
c19d1205
ZW		 1908 {BFD_RELOC_VTABLE_INHERIT, R_ARM_GNU_VTINHERIT},
1909 {BFD_RELOC_VTABLE_ENTRY, R_ARM_GNU_VTENTRY},
b6895b4f
PB		 1910 {BFD_RELOC_ARM_MOVW, R_ARM_MOVW_ABS_NC},
1911 {BFD_RELOC_ARM_MOVT, R_ARM_MOVT_ABS},
1912 {BFD_RELOC_ARM_MOVW_PCREL, R_ARM_MOVW_PREL_NC},
1913 {BFD_RELOC_ARM_MOVT_PCREL, R_ARM_MOVT_PREL},
1914 {BFD_RELOC_ARM_THUMB_MOVW, R_ARM_THM_MOVW_ABS_NC},
1915 {BFD_RELOC_ARM_THUMB_MOVT, R_ARM_THM_MOVT_ABS},
1916 {BFD_RELOC_ARM_THUMB_MOVW_PCREL, R_ARM_THM_MOVW_PREL_NC},
1917 {BFD_RELOC_ARM_THUMB_MOVT_PCREL, R_ARM_THM_MOVT_PREL},
4962c51a
MS		 1918 {BFD_RELOC_ARM_ALU_PC_G0_NC, R_ARM_ALU_PC_G0_NC},
1919 {BFD_RELOC_ARM_ALU_PC_G0, R_ARM_ALU_PC_G0},
1920 {BFD_RELOC_ARM_ALU_PC_G1_NC, R_ARM_ALU_PC_G1_NC},
1921 {BFD_RELOC_ARM_ALU_PC_G1, R_ARM_ALU_PC_G1},
1922 {BFD_RELOC_ARM_ALU_PC_G2, R_ARM_ALU_PC_G2},
1923 {BFD_RELOC_ARM_LDR_PC_G0, R_ARM_LDR_PC_G0},
1924 {BFD_RELOC_ARM_LDR_PC_G1, R_ARM_LDR_PC_G1},
1925 {BFD_RELOC_ARM_LDR_PC_G2, R_ARM_LDR_PC_G2},
1926 {BFD_RELOC_ARM_LDRS_PC_G0, R_ARM_LDRS_PC_G0},
1927 {BFD_RELOC_ARM_LDRS_PC_G1, R_ARM_LDRS_PC_G1},
1928 {BFD_RELOC_ARM_LDRS_PC_G2, R_ARM_LDRS_PC_G2},
1929 {BFD_RELOC_ARM_LDC_PC_G0, R_ARM_LDC_PC_G0},
1930 {BFD_RELOC_ARM_LDC_PC_G1, R_ARM_LDC_PC_G1},
1931 {BFD_RELOC_ARM_LDC_PC_G2, R_ARM_LDC_PC_G2},
1932 {BFD_RELOC_ARM_ALU_SB_G0_NC, R_ARM_ALU_SB_G0_NC},
1933 {BFD_RELOC_ARM_ALU_SB_G0, R_ARM_ALU_SB_G0},
1934 {BFD_RELOC_ARM_ALU_SB_G1_NC, R_ARM_ALU_SB_G1_NC},
1935 {BFD_RELOC_ARM_ALU_SB_G1, R_ARM_ALU_SB_G1},
1936 {BFD_RELOC_ARM_ALU_SB_G2, R_ARM_ALU_SB_G2},
1937 {BFD_RELOC_ARM_LDR_SB_G0, R_ARM_LDR_SB_G0},
1938 {BFD_RELOC_ARM_LDR_SB_G1, R_ARM_LDR_SB_G1},
1939 {BFD_RELOC_ARM_LDR_SB_G2, R_ARM_LDR_SB_G2},
1940 {BFD_RELOC_ARM_LDRS_SB_G0, R_ARM_LDRS_SB_G0},
1941 {BFD_RELOC_ARM_LDRS_SB_G1, R_ARM_LDRS_SB_G1},
1942 {BFD_RELOC_ARM_LDRS_SB_G2, R_ARM_LDRS_SB_G2},
1943 {BFD_RELOC_ARM_LDC_SB_G0, R_ARM_LDC_SB_G0},
1944 {BFD_RELOC_ARM_LDC_SB_G1, R_ARM_LDC_SB_G1},
845b51d6 1945 {BFD_RELOC_ARM_LDC_SB_G2, R_ARM_LDC_SB_G2},
72d98d16
MG		 1946 {BFD_RELOC_ARM_V4BX, R_ARM_V4BX},
1947 {BFD_RELOC_ARM_THUMB_ALU_ABS_G3_NC, R_ARM_THM_ALU_ABS_G3_NC},
1948 {BFD_RELOC_ARM_THUMB_ALU_ABS_G2_NC, R_ARM_THM_ALU_ABS_G2_NC},
1949 {BFD_RELOC_ARM_THUMB_ALU_ABS_G1_NC, R_ARM_THM_ALU_ABS_G1_NC},
1950 {BFD_RELOC_ARM_THUMB_ALU_ABS_G0_NC, R_ARM_THM_ALU_ABS_G0_NC}
7f266840
DJ		 1951 };
1952
1953static reloc_howto_type *
f1c71a59
ZW		 1954elf32_arm_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,
1955 bfd_reloc_code_real_type code)
7f266840
DJ		 1956{
1957 unsigned int i;
8029a119 1958
906e58ca 1959 for (i = 0; i < ARRAY_SIZE (elf32_arm_reloc_map); i ++)
c19d1205
ZW		 1960 if (elf32_arm_reloc_map[i].bfd_reloc_val == code)
1961 return elf32_arm_howto_from_type (elf32_arm_reloc_map[i].elf_reloc_val);
7f266840 1962
c19d1205 1963 return NULL;
7f266840
DJ		 1964}
1965
157090f7
AM		 1966static reloc_howto_type *
1967elf32_arm_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,
1968 const char *r_name)
1969{
1970 unsigned int i;
1971
906e58ca 1972 for (i = 0; i < ARRAY_SIZE (elf32_arm_howto_table_1); i++)
157090f7
AM		 1973 if (elf32_arm_howto_table_1[i].name != NULL
1974 && strcasecmp (elf32_arm_howto_table_1[i].name, r_name) == 0)
1975 return &elf32_arm_howto_table_1[i];
1976
906e58ca 1977 for (i = 0; i < ARRAY_SIZE (elf32_arm_howto_table_2); i++)
157090f7
AM		 1978 if (elf32_arm_howto_table_2[i].name != NULL
1979 && strcasecmp (elf32_arm_howto_table_2[i].name, r_name) == 0)
1980 return &elf32_arm_howto_table_2[i];
1981
34e77a92
RS		 1982 for (i = 0; i < ARRAY_SIZE (elf32_arm_howto_table_3); i++)
1983 if (elf32_arm_howto_table_3[i].name != NULL
1984 && strcasecmp (elf32_arm_howto_table_3[i].name, r_name) == 0)
1985 return &elf32_arm_howto_table_3[i];
1986
157090f7
AM		 1987 return NULL;
1988}
1989
906e58ca
NC		 1990/* Support for core dump NOTE sections. */
1991
7f266840 1992static bfd_boolean
f1c71a59 1993elf32_arm_nabi_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)
7f266840
DJ		 1994{
1995 int offset;
1996 size_t size;
1997
1998 switch (note->descsz)
1999 {
2000 default:
2001 return FALSE;
2002
8029a119 2003 case 148: /* Linux/ARM 32-bit. */
7f266840 2004 /* pr_cursig */
228e534f 2005 elf_tdata (abfd)->core->signal = bfd_get_16 (abfd, note->descdata + 12);
7f266840
DJ		 2006
2007 /* pr_pid */
228e534f 2008 elf_tdata (abfd)->core->lwpid = bfd_get_32 (abfd, note->descdata + 24);
7f266840
DJ		 2009
2010 /* pr_reg */
2011 offset = 72;
2012 size = 72;
2013
2014 break;
2015 }
2016
2017 /* Make a ".reg/999" section. */
2018 return _bfd_elfcore_make_pseudosection (abfd, ".reg",
2019 size, note->descpos + offset);
2020}
2021
2022static bfd_boolean
f1c71a59 2023elf32_arm_nabi_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)
7f266840
DJ		 2024{
2025 switch (note->descsz)
2026 {
2027 default:
2028 return FALSE;
2029
8029a119 2030 case 124: /* Linux/ARM elf_prpsinfo. */
228e534f 2031 elf_tdata (abfd)->core->pid
4395ee08 2032 = bfd_get_32 (abfd, note->descdata + 12);
228e534f 2033 elf_tdata (abfd)->core->program
7f266840 2034 = _bfd_elfcore_strndup (abfd, note->descdata + 28, 16);
228e534f 2035 elf_tdata (abfd)->core->command
7f266840
DJ		 2036 = _bfd_elfcore_strndup (abfd, note->descdata + 44, 80);
2037 }
2038
2039 /* Note that for some reason, a spurious space is tacked
2040 onto the end of the args in some (at least one anyway)
2041 implementations, so strip it off if it exists. */
7f266840 2042 {
228e534f 2043 char *command = elf_tdata (abfd)->core->command;
7f266840
DJ		 2044 int n = strlen (command);
2045
2046 if (0 < n && command[n - 1] == ' ')
2047 command[n - 1] = '\0';
2048 }
2049
2050 return TRUE;
2051}
2052
1f20dca5
UW		 2053static char *
2054elf32_arm_nabi_write_core_note (bfd *abfd, char *buf, int *bufsiz,
2055 int note_type, ...)
2056{
2057 switch (note_type)
2058 {
2059 default:
2060 return NULL;
2061
2062 case NT_PRPSINFO:
2063 {
2064 char data[124];
2065 va_list ap;
2066
2067 va_start (ap, note_type);
2068 memset (data, 0, sizeof (data));
2069 strncpy (data + 28, va_arg (ap, const char *), 16);
2070 strncpy (data + 44, va_arg (ap, const char *), 80);
2071 va_end (ap);
2072
2073 return elfcore_write_note (abfd, buf, bufsiz,
2074 "CORE", note_type, data, sizeof (data));
2075 }
2076
2077 case NT_PRSTATUS:
2078 {
2079 char data[148];
2080 va_list ap;
2081 long pid;
2082 int cursig;
2083 const void *greg;
2084
2085 va_start (ap, note_type);
2086 memset (data, 0, sizeof (data));
2087 pid = va_arg (ap, long);
2088 bfd_put_32 (abfd, pid, data + 24);
2089 cursig = va_arg (ap, int);
2090 bfd_put_16 (abfd, cursig, data + 12);
2091 greg = va_arg (ap, const void *);
2092 memcpy (data + 72, greg, 72);
2093 va_end (ap);
2094
2095 return elfcore_write_note (abfd, buf, bufsiz,
2096 "CORE", note_type, data, sizeof (data));
2097 }
2098 }
2099}
2100
6d00b590 2101#define TARGET_LITTLE_SYM arm_elf32_le_vec
7f266840 2102#define TARGET_LITTLE_NAME "elf32-littlearm"
6d00b590 2103#define TARGET_BIG_SYM arm_elf32_be_vec
7f266840
DJ		 2104#define TARGET_BIG_NAME "elf32-bigarm"
2105
2106#define elf_backend_grok_prstatus elf32_arm_nabi_grok_prstatus
2107#define elf_backend_grok_psinfo elf32_arm_nabi_grok_psinfo
1f20dca5 2108#define elf_backend_write_core_note elf32_arm_nabi_write_core_note
7f266840 2109
252b5132
RH		 2110typedef unsigned long int insn32;
2111typedef unsigned short int insn16;
2112
3a4a14e9
PB		 2113/* In lieu of proper flags, assume all EABIv4 or later objects are
2114 interworkable. */
57e8b36a 2115#define INTERWORK_FLAG(abfd) \
3a4a14e9 2116 (EF_ARM_EABI_VERSION (elf_elfheader (abfd)->e_flags) >= EF_ARM_EABI_VER4 \
3e6b1042
DJ		 2117 || (elf_elfheader (abfd)->e_flags & EF_ARM_INTERWORK) \
2118 || ((abfd)->flags & BFD_LINKER_CREATED))
9b485d32 2119
252b5132
RH		 2120/* The linker script knows the section names for placement.
2121 The entry_names are used to do simple name mangling on the stubs.
2122 Given a function name, and its type, the stub can be found. The
9b485d32 2123 name can be changed. The only requirement is the %s be present. */
252b5132
RH		 2124#define THUMB2ARM_GLUE_SECTION_NAME ".glue_7t"
2125#define THUMB2ARM_GLUE_ENTRY_NAME "__%s_from_thumb"
2126
2127#define ARM2THUMB_GLUE_SECTION_NAME ".glue_7"
2128#define ARM2THUMB_GLUE_ENTRY_NAME "__%s_from_arm"
2129
c7b8f16e
JB		 2130#define VFP11_ERRATUM_VENEER_SECTION_NAME ".vfp11_veneer"
2131#define VFP11_ERRATUM_VENEER_ENTRY_NAME "__vfp11_veneer_%x"
2132
a504d23a
LA		 2133#define STM32L4XX_ERRATUM_VENEER_SECTION_NAME ".text.stm32l4xx_veneer"
2134#define STM32L4XX_ERRATUM_VENEER_ENTRY_NAME "__stm32l4xx_veneer_%x"
2135
845b51d6
PB		 2136#define ARM_BX_GLUE_SECTION_NAME ".v4_bx"
2137#define ARM_BX_GLUE_ENTRY_NAME "__bx_r%d"
2138
7413f23f
DJ		 2139#define STUB_ENTRY_NAME "__%s_veneer"
2140
4ba2ef8f
TP		 2141#define CMSE_PREFIX "__acle_se_"
2142
252b5132
RH		 2143/* The name of the dynamic interpreter. This is put in the .interp
2144 section. */
2145#define ELF_DYNAMIC_INTERPRETER "/usr/lib/ld.so.1"
2146
0855e32b 2147static const unsigned long tls_trampoline [] =
b38cadfb
NC		 2148{
2149 0xe08e0000, /* add r0, lr, r0 */
2150 0xe5901004, /* ldr r1, [r0,#4] */
2151 0xe12fff11, /* bx r1 */
2152};
0855e32b
NS		 2153
2154static const unsigned long dl_tlsdesc_lazy_trampoline [] =
b38cadfb
NC		 2155{
2156 0xe52d2004, /* push {r2} */
2157 0xe59f200c, /* ldr r2, [pc, #3f - . - 8] */
2158 0xe59f100c, /* ldr r1, [pc, #4f - . - 8] */
2159 0xe79f2002, /* 1: ldr r2, [pc, r2] */
2160 0xe081100f, /* 2: add r1, pc */
2161 0xe12fff12, /* bx r2 */
2162 0x00000014, /* 3: .word _GLOBAL_OFFSET_TABLE_ - 1b - 8
99059e56 2163 + dl_tlsdesc_lazy_resolver(GOT) */
b38cadfb
NC		 2164 0x00000018, /* 4: .word _GLOBAL_OFFSET_TABLE_ - 2b - 8 */
2165};
0855e32b 2166
5e681ec4
PB		 2167#ifdef FOUR_WORD_PLT
2168
252b5132
RH		 2169/* The first entry in a procedure linkage table looks like
2170 this. It is set up so that any shared library function that is
59f2c4e7 2171 called before the relocation has been set up calls the dynamic
9b485d32 2172 linker first. */
e5a52504 2173static const bfd_vma elf32_arm_plt0_entry [] =
b38cadfb
NC		 2174{
2175 0xe52de004, /* str lr, [sp, #-4]! */
2176 0xe59fe010, /* ldr lr, [pc, #16] */
2177 0xe08fe00e, /* add lr, pc, lr */
2178 0xe5bef008, /* ldr pc, [lr, #8]! */
2179};
5e681ec4
PB		 2180
2181/* Subsequent entries in a procedure linkage table look like
2182 this. */
e5a52504 2183static const bfd_vma elf32_arm_plt_entry [] =
b38cadfb
NC		 2184{
2185 0xe28fc600, /* add ip, pc, #NN */
2186 0xe28cca00, /* add ip, ip, #NN */
2187 0xe5bcf000, /* ldr pc, [ip, #NN]! */
2188 0x00000000, /* unused */
2189};
5e681ec4 2190
eed94f8f 2191#else /* not FOUR_WORD_PLT */
5e681ec4 2192
5e681ec4
PB		 2193/* The first entry in a procedure linkage table looks like
2194 this. It is set up so that any shared library function that is
2195 called before the relocation has been set up calls the dynamic
2196 linker first. */
e5a52504 2197static const bfd_vma elf32_arm_plt0_entry [] =
b38cadfb
NC		 2198{
2199 0xe52de004, /* str lr, [sp, #-4]! */
2200 0xe59fe004, /* ldr lr, [pc, #4] */
2201 0xe08fe00e, /* add lr, pc, lr */
2202 0xe5bef008, /* ldr pc, [lr, #8]! */
2203 0x00000000, /* &GOT[0] - . */
2204};
252b5132 2205
1db37fe6
YG		 2206/* By default subsequent entries in a procedure linkage table look like
2207 this. Offsets that don't fit into 28 bits will cause link error. */
2208static const bfd_vma elf32_arm_plt_entry_short [] =
b38cadfb
NC		 2209{
2210 0xe28fc600, /* add ip, pc, #0xNN00000 */
2211 0xe28cca00, /* add ip, ip, #0xNN000 */
2212 0xe5bcf000, /* ldr pc, [ip, #0xNNN]! */
2213};
5e681ec4 2214
1db37fe6
YG		 2215/* When explicitly asked, we'll use this "long" entry format
2216 which can cope with arbitrary displacements. */
2217static const bfd_vma elf32_arm_plt_entry_long [] =
2218{
2219 0xe28fc200, /* add ip, pc, #0xN0000000 */
2220 0xe28cc600, /* add ip, ip, #0xNN00000 */
2221 0xe28cca00, /* add ip, ip, #0xNN000 */
2222 0xe5bcf000, /* ldr pc, [ip, #0xNNN]! */
2223};
2224
2225static bfd_boolean elf32_arm_use_long_plt_entry = FALSE;
2226
eed94f8f
NC		 2227#endif /* not FOUR_WORD_PLT */
2228
2229/* The first entry in a procedure linkage table looks like this.
2230 It is set up so that any shared library function that is called before the
2231 relocation has been set up calls the dynamic linker first. */
2232static const bfd_vma elf32_thumb2_plt0_entry [] =
2233{
2234 /* NOTE: As this is a mixture of 16-bit and 32-bit instructions,
2235 an instruction maybe encoded to one or two array elements. */
2236 0xf8dfb500, /* push {lr} */
2237 0x44fee008, /* ldr.w lr, [pc, #8] */
469a3493 2238 /* add lr, pc */
eed94f8f
NC		 2239 0xff08f85e, /* ldr.w pc, [lr, #8]! */
2240 0x00000000, /* &GOT[0] - . */
2241};
2242
2243/* Subsequent entries in a procedure linkage table for thumb only target
2244 look like this. */
2245static const bfd_vma elf32_thumb2_plt_entry [] =
2246{
2247 /* NOTE: As this is a mixture of 16-bit and 32-bit instructions,
2248 an instruction maybe encoded to one or two array elements. */
2249 0x0c00f240, /* movw ip, #0xNNNN */
2250 0x0c00f2c0, /* movt ip, #0xNNNN */
2251 0xf8dc44fc, /* add ip, pc */
2252 0xbf00f000 /* ldr.w pc, [ip] */
469a3493 2253 /* nop */
eed94f8f 2254};
252b5132 2255
00a97672
RS		 2256/* The format of the first entry in the procedure linkage table
2257 for a VxWorks executable. */
2258static const bfd_vma elf32_arm_vxworks_exec_plt0_entry[] =
b38cadfb
NC		 2259{
2260 0xe52dc008, /* str ip,[sp,#-8]! */
2261 0xe59fc000, /* ldr ip,[pc] */
2262 0xe59cf008, /* ldr pc,[ip,#8] */
2263 0x00000000, /* .long _GLOBAL_OFFSET_TABLE_ */
2264};
00a97672
RS		 2265
2266/* The format of subsequent entries in a VxWorks executable. */
2267static const bfd_vma elf32_arm_vxworks_exec_plt_entry[] =
b38cadfb
NC		 2268{
2269 0xe59fc000, /* ldr ip,[pc] */
2270 0xe59cf000, /* ldr pc,[ip] */
2271 0x00000000, /* .long @got */
2272 0xe59fc000, /* ldr ip,[pc] */
2273 0xea000000, /* b _PLT */
2274 0x00000000, /* .long @pltindex*sizeof(Elf32_Rela) */
2275};
00a97672
RS		 2276
2277/* The format of entries in a VxWorks shared library. */
2278static const bfd_vma elf32_arm_vxworks_shared_plt_entry[] =
b38cadfb
NC		 2279{
2280 0xe59fc000, /* ldr ip,[pc] */
2281 0xe79cf009, /* ldr pc,[ip,r9] */
2282 0x00000000, /* .long @got */
2283 0xe59fc000, /* ldr ip,[pc] */
2284 0xe599f008, /* ldr pc,[r9,#8] */
2285 0x00000000, /* .long @pltindex*sizeof(Elf32_Rela) */
2286};
00a97672 2287
b7693d02
DJ		 2288/* An initial stub used if the PLT entry is referenced from Thumb code. */
2289#define PLT_THUMB_STUB_SIZE 4
2290static const bfd_vma elf32_arm_plt_thumb_stub [] =
b38cadfb
NC		 2291{
2292 0x4778, /* bx pc */
2293 0x46c0 /* nop */
2294};
b7693d02 2295
e5a52504
MM		 2296/* The entries in a PLT when using a DLL-based target with multiple
2297 address spaces. */
906e58ca 2298static const bfd_vma elf32_arm_symbian_plt_entry [] =
b38cadfb
NC		 2299{
2300 0xe51ff004, /* ldr pc, [pc, #-4] */
2301 0x00000000, /* dcd R_ARM_GLOB_DAT(X) */
2302};
2303
2304/* The first entry in a procedure linkage table looks like
2305 this. It is set up so that any shared library function that is
2306 called before the relocation has been set up calls the dynamic
2307 linker first. */
2308static const bfd_vma elf32_arm_nacl_plt0_entry [] =
2309{
2310 /* First bundle: */
2311 0xe300c000, /* movw ip, #:lower16:&GOT[2]-.+8 */
2312 0xe340c000, /* movt ip, #:upper16:&GOT[2]-.+8 */
2313 0xe08cc00f, /* add ip, ip, pc */
2314 0xe52dc008, /* str ip, [sp, #-8]! */
2315 /* Second bundle: */
edccdf7c
RM		 2316 0xe3ccc103, /* bic ip, ip, #0xc0000000 */
2317 0xe59cc000, /* ldr ip, [ip] */
b38cadfb 2318 0xe3ccc13f, /* bic ip, ip, #0xc000000f */
edccdf7c 2319 0xe12fff1c, /* bx ip */
b38cadfb 2320 /* Third bundle: */
edccdf7c
RM		 2321 0xe320f000, /* nop */
2322 0xe320f000, /* nop */
2323 0xe320f000, /* nop */
b38cadfb
NC		 2324 /* .Lplt_tail: */
2325 0xe50dc004, /* str ip, [sp, #-4] */
2326 /* Fourth bundle: */
edccdf7c
RM		 2327 0xe3ccc103, /* bic ip, ip, #0xc0000000 */
2328 0xe59cc000, /* ldr ip, [ip] */
b38cadfb 2329 0xe3ccc13f, /* bic ip, ip, #0xc000000f */
edccdf7c 2330 0xe12fff1c, /* bx ip */
b38cadfb
NC		 2331};
2332#define ARM_NACL_PLT_TAIL_OFFSET (11 * 4)
2333
2334/* Subsequent entries in a procedure linkage table look like this. */
2335static const bfd_vma elf32_arm_nacl_plt_entry [] =
2336{
2337 0xe300c000, /* movw ip, #:lower16:&GOT[n]-.+8 */
2338 0xe340c000, /* movt ip, #:upper16:&GOT[n]-.+8 */
2339 0xe08cc00f, /* add ip, ip, pc */
2340 0xea000000, /* b .Lplt_tail */
2341};
e5a52504 2342
906e58ca
NC		 2343#define ARM_MAX_FWD_BRANCH_OFFSET ((((1 << 23) - 1) << 2) + 8)
2344#define ARM_MAX_BWD_BRANCH_OFFSET ((-((1 << 23) << 2)) + 8)
2345#define THM_MAX_FWD_BRANCH_OFFSET ((1 << 22) -2 + 4)
2346#define THM_MAX_BWD_BRANCH_OFFSET (-(1 << 22) + 4)
2347#define THM2_MAX_FWD_BRANCH_OFFSET (((1 << 24) - 2) + 4)
2348#define THM2_MAX_BWD_BRANCH_OFFSET (-(1 << 24) + 4)
c5423981
TG		 2349#define THM2_MAX_FWD_COND_BRANCH_OFFSET (((1 << 20) -2) + 4)
2350#define THM2_MAX_BWD_COND_BRANCH_OFFSET (-(1 << 20) + 4)
906e58ca 2351
461a49ca 2352enum stub_insn_type
b38cadfb
NC		 2353{
2354 THUMB16_TYPE = 1,
2355 THUMB32_TYPE,
2356 ARM_TYPE,
2357 DATA_TYPE
2358};
461a49ca 2359
48229727
JB		 2360#define THUMB16_INSN(X) {(X), THUMB16_TYPE, R_ARM_NONE, 0}
2361/* A bit of a hack. A Thumb conditional branch, in which the proper condition
2362 is inserted in arm_build_one_stub(). */
2363#define THUMB16_BCOND_INSN(X) {(X), THUMB16_TYPE, R_ARM_NONE, 1}
2364#define THUMB32_INSN(X) {(X), THUMB32_TYPE, R_ARM_NONE, 0}
d5a67c02
AV		 2365#define THUMB32_MOVT(X) {(X), THUMB32_TYPE, R_ARM_THM_MOVT_ABS, 0}
2366#define THUMB32_MOVW(X) {(X), THUMB32_TYPE, R_ARM_THM_MOVW_ABS_NC, 0}
48229727
JB		 2367#define THUMB32_B_INSN(X, Z) {(X), THUMB32_TYPE, R_ARM_THM_JUMP24, (Z)}
2368#define ARM_INSN(X) {(X), ARM_TYPE, R_ARM_NONE, 0}
2369#define ARM_REL_INSN(X, Z) {(X), ARM_TYPE, R_ARM_JUMP24, (Z)}
2370#define DATA_WORD(X,Y,Z) {(X), DATA_TYPE, (Y), (Z)}
461a49ca
DJ		 2371
2372typedef struct
2373{
b38cadfb
NC		 2374 bfd_vma data;
2375 enum stub_insn_type type;
2376 unsigned int r_type;
2377 int reloc_addend;
461a49ca
DJ		 2378} insn_sequence;
2379
fea2b4d6
CL		 2380/* Arm/Thumb -> Arm/Thumb long branch stub. On V5T and above, use blx
2381 to reach the stub if necessary. */
461a49ca 2382static const insn_sequence elf32_arm_stub_long_branch_any_any[] =
b38cadfb
NC		 2383{
2384 ARM_INSN (0xe51ff004), /* ldr pc, [pc, #-4] */
2385 DATA_WORD (0, R_ARM_ABS32, 0), /* dcd R_ARM_ABS32(X) */
2386};
906e58ca 2387
fea2b4d6
CL		 2388/* V4T Arm -> Thumb long branch stub. Used on V4T where blx is not
2389 available. */
461a49ca 2390static const insn_sequence elf32_arm_stub_long_branch_v4t_arm_thumb[] =
b38cadfb
NC		 2391{
2392 ARM_INSN (0xe59fc000), /* ldr ip, [pc, #0] */
2393 ARM_INSN (0xe12fff1c), /* bx ip */
2394 DATA_WORD (0, R_ARM_ABS32, 0), /* dcd R_ARM_ABS32(X) */
2395};
906e58ca 2396
d3626fb0 2397/* Thumb -> Thumb long branch stub. Used on M-profile architectures. */
461a49ca 2398static const insn_sequence elf32_arm_stub_long_branch_thumb_only[] =
b38cadfb
NC		 2399{
2400 THUMB16_INSN (0xb401), /* push {r0} */
2401 THUMB16_INSN (0x4802), /* ldr r0, [pc, #8] */
2402 THUMB16_INSN (0x4684), /* mov ip, r0 */
2403 THUMB16_INSN (0xbc01), /* pop {r0} */
2404 THUMB16_INSN (0x4760), /* bx ip */
2405 THUMB16_INSN (0xbf00), /* nop */
2406 DATA_WORD (0, R_ARM_ABS32, 0), /* dcd R_ARM_ABS32(X) */
2407};
906e58ca 2408
80c135e5
TP		 2409/* Thumb -> Thumb long branch stub in thumb2 encoding. Used on armv7. */
2410static const insn_sequence elf32_arm_stub_long_branch_thumb2_only[] =
2411{
2412 THUMB32_INSN (0xf85ff000), /* ldr.w pc, [pc, #-0] */
2413 DATA_WORD (0, R_ARM_ABS32, 0), /* dcd R_ARM_ABS32(x) */
2414};
2415
d5a67c02
AV		 2416/* Thumb -> Thumb long branch stub. Used for PureCode sections on Thumb2
2417 M-profile architectures. */
2418static const insn_sequence elf32_arm_stub_long_branch_thumb2_only_pure[] =
2419{
2420 THUMB32_MOVW (0xf2400c00), /* mov.w ip, R_ARM_MOVW_ABS_NC */
2421 THUMB32_MOVT (0xf2c00c00), /* movt ip, R_ARM_MOVT_ABS << 16 */
2422 THUMB16_INSN (0x4760), /* bx ip */
2423};
2424
d3626fb0
CL		 2425/* V4T Thumb -> Thumb long branch stub. Using the stack is not
2426 allowed. */
2427static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_thumb[] =
b38cadfb
NC		 2428{
2429 THUMB16_INSN (0x4778), /* bx pc */
2430 THUMB16_INSN (0x46c0), /* nop */
2431 ARM_INSN (0xe59fc000), /* ldr ip, [pc, #0] */
2432 ARM_INSN (0xe12fff1c), /* bx ip */
2433 DATA_WORD (0, R_ARM_ABS32, 0), /* dcd R_ARM_ABS32(X) */
2434};
d3626fb0 2435
fea2b4d6
CL		 2436/* V4T Thumb -> ARM long branch stub. Used on V4T where blx is not
2437 available. */
461a49ca 2438static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_arm[] =
b38cadfb
NC		 2439{
2440 THUMB16_INSN (0x4778), /* bx pc */
2441 THUMB16_INSN (0x46c0), /* nop */
2442 ARM_INSN (0xe51ff004), /* ldr pc, [pc, #-4] */
2443 DATA_WORD (0, R_ARM_ABS32, 0), /* dcd R_ARM_ABS32(X) */
2444};
906e58ca 2445
fea2b4d6
CL		 2446/* V4T Thumb -> ARM short branch stub. Shorter variant of the above
2447 one, when the destination is close enough. */
461a49ca 2448static const insn_sequence elf32_arm_stub_short_branch_v4t_thumb_arm[] =
b38cadfb
NC		 2449{
2450 THUMB16_INSN (0x4778), /* bx pc */
2451 THUMB16_INSN (0x46c0), /* nop */
2452 ARM_REL_INSN (0xea000000, -8), /* b (X-8) */
2453};
c820be07 2454
cf3eccff 2455/* ARM/Thumb -> ARM long branch stub, PIC. On V5T and above, use
fea2b4d6 2456 blx to reach the stub if necessary. */
cf3eccff 2457static const insn_sequence elf32_arm_stub_long_branch_any_arm_pic[] =
b38cadfb
NC		 2458{
2459 ARM_INSN (0xe59fc000), /* ldr ip, [pc] */
2460 ARM_INSN (0xe08ff00c), /* add pc, pc, ip */
2461 DATA_WORD (0, R_ARM_REL32, -4), /* dcd R_ARM_REL32(X-4) */
2462};
906e58ca 2463
cf3eccff
DJ		 2464/* ARM/Thumb -> Thumb long branch stub, PIC. On V5T and above, use
2465 blx to reach the stub if necessary. We can not add into pc;
2466 it is not guaranteed to mode switch (different in ARMv6 and
2467 ARMv7). */
2468static const insn_sequence elf32_arm_stub_long_branch_any_thumb_pic[] =
b38cadfb
NC		 2469{
2470 ARM_INSN (0xe59fc004), /* ldr ip, [pc, #4] */
2471 ARM_INSN (0xe08fc00c), /* add ip, pc, ip */
2472 ARM_INSN (0xe12fff1c), /* bx ip */
2473 DATA_WORD (0, R_ARM_REL32, 0), /* dcd R_ARM_REL32(X) */
2474};
cf3eccff 2475
ebe24dd4
CL		 2476/* V4T ARM -> ARM long branch stub, PIC. */
2477static const insn_sequence elf32_arm_stub_long_branch_v4t_arm_thumb_pic[] =
b38cadfb
NC		 2478{
2479 ARM_INSN (0xe59fc004), /* ldr ip, [pc, #4] */
2480 ARM_INSN (0xe08fc00c), /* add ip, pc, ip */
2481 ARM_INSN (0xe12fff1c), /* bx ip */
2482 DATA_WORD (0, R_ARM_REL32, 0), /* dcd R_ARM_REL32(X) */
2483};
ebe24dd4
CL		 2484
2485/* V4T Thumb -> ARM long branch stub, PIC. */
2486static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_arm_pic[] =
b38cadfb
NC		 2487{
2488 THUMB16_INSN (0x4778), /* bx pc */
2489 THUMB16_INSN (0x46c0), /* nop */
2490 ARM_INSN (0xe59fc000), /* ldr ip, [pc, #0] */
2491 ARM_INSN (0xe08cf00f), /* add pc, ip, pc */
2492 DATA_WORD (0, R_ARM_REL32, -4), /* dcd R_ARM_REL32(X) */
2493};
ebe24dd4 2494
d3626fb0
CL		 2495/* Thumb -> Thumb long branch stub, PIC. Used on M-profile
2496 architectures. */
ebe24dd4 2497static const insn_sequence elf32_arm_stub_long_branch_thumb_only_pic[] =
b38cadfb
NC		 2498{
2499 THUMB16_INSN (0xb401), /* push {r0} */
2500 THUMB16_INSN (0x4802), /* ldr r0, [pc, #8] */
2501 THUMB16_INSN (0x46fc), /* mov ip, pc */
2502 THUMB16_INSN (0x4484), /* add ip, r0 */
2503 THUMB16_INSN (0xbc01), /* pop {r0} */
2504 THUMB16_INSN (0x4760), /* bx ip */
2505 DATA_WORD (0, R_ARM_REL32, 4), /* dcd R_ARM_REL32(X) */
2506};
ebe24dd4 2507
d3626fb0
CL		 2508/* V4T Thumb -> Thumb long branch stub, PIC. Using the stack is not
2509 allowed. */
2510static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_thumb_pic[] =
b38cadfb
NC		 2511{
2512 THUMB16_INSN (0x4778), /* bx pc */
2513 THUMB16_INSN (0x46c0), /* nop */
2514 ARM_INSN (0xe59fc004), /* ldr ip, [pc, #4] */
2515 ARM_INSN (0xe08fc00c), /* add ip, pc, ip */
2516 ARM_INSN (0xe12fff1c), /* bx ip */
2517 DATA_WORD (0, R_ARM_REL32, 0), /* dcd R_ARM_REL32(X) */
2518};
d3626fb0 2519
0855e32b
NS		 2520/* Thumb2/ARM -> TLS trampoline. Lowest common denominator, which is a
2521 long PIC stub. We can use r1 as a scratch -- and cannot use ip. */
2522static const insn_sequence elf32_arm_stub_long_branch_any_tls_pic[] =
2523{
b38cadfb
NC		 2524 ARM_INSN (0xe59f1000), /* ldr r1, [pc] */
2525 ARM_INSN (0xe08ff001), /* add pc, pc, r1 */
2526 DATA_WORD (0, R_ARM_REL32, -4), /* dcd R_ARM_REL32(X-4) */
0855e32b
NS		 2527};
2528
2529/* V4T Thumb -> TLS trampoline. lowest common denominator, which is a
2530 long PIC stub. We can use r1 as a scratch -- and cannot use ip. */
2531static const insn_sequence elf32_arm_stub_long_branch_v4t_thumb_tls_pic[] =
2532{
b38cadfb
NC		 2533 THUMB16_INSN (0x4778), /* bx pc */
2534 THUMB16_INSN (0x46c0), /* nop */
2535 ARM_INSN (0xe59f1000), /* ldr r1, [pc, #0] */
2536 ARM_INSN (0xe081f00f), /* add pc, r1, pc */
2537 DATA_WORD (0, R_ARM_REL32, -4), /* dcd R_ARM_REL32(X) */
0855e32b
NS		 2538};
2539
7a89b94e
NC		 2540/* NaCl ARM -> ARM long branch stub. */
2541static const insn_sequence elf32_arm_stub_long_branch_arm_nacl[] =
2542{
2543 ARM_INSN (0xe59fc00c), /* ldr ip, [pc, #12] */
2544 ARM_INSN (0xe3ccc13f), /* bic ip, ip, #0xc000000f */
2545 ARM_INSN (0xe12fff1c), /* bx ip */
2546 ARM_INSN (0xe320f000), /* nop */
2547 ARM_INSN (0xe125be70), /* bkpt 0x5be0 */
2548 DATA_WORD (0, R_ARM_ABS32, 0), /* dcd R_ARM_ABS32(X) */
2549 DATA_WORD (0, R_ARM_NONE, 0), /* .word 0 */
2550 DATA_WORD (0, R_ARM_NONE, 0), /* .word 0 */
2551};
2552
2553/* NaCl ARM -> ARM long branch stub, PIC. */
2554static const insn_sequence elf32_arm_stub_long_branch_arm_nacl_pic[] =
2555{
2556 ARM_INSN (0xe59fc00c), /* ldr ip, [pc, #12] */
2557 ARM_INSN (0xe08cc00f), /* add ip, ip, pc */
2558 ARM_INSN (0xe3ccc13f), /* bic ip, ip, #0xc000000f */
2559 ARM_INSN (0xe12fff1c), /* bx ip */
2560 ARM_INSN (0xe125be70), /* bkpt 0x5be0 */
2561 DATA_WORD (0, R_ARM_REL32, 8), /* dcd R_ARM_REL32(X+8) */
2562 DATA_WORD (0, R_ARM_NONE, 0), /* .word 0 */
2563 DATA_WORD (0, R_ARM_NONE, 0), /* .word 0 */
2564};
2565
4ba2ef8f
TP		 2566/* Stub used for transition to secure state (aka SG veneer). */
2567static const insn_sequence elf32_arm_stub_cmse_branch_thumb_only[] =
2568{
2569 THUMB32_INSN (0xe97fe97f), /* sg. */
2570 THUMB32_B_INSN (0xf000b800, -4), /* b.w original_branch_dest. */
2571};
2572
7a89b94e 2573
48229727
JB		 2574/* Cortex-A8 erratum-workaround stubs. */
2575
2576/* Stub used for conditional branches (which may be beyond +/-1MB away, so we
2577 can't use a conditional branch to reach this stub). */
2578
2579static const insn_sequence elf32_arm_stub_a8_veneer_b_cond[] =
b38cadfb
NC		 2580{
2581 THUMB16_BCOND_INSN (0xd001), /* b<cond>.n true. */
2582 THUMB32_B_INSN (0xf000b800, -4), /* b.w insn_after_original_branch. */
2583 THUMB32_B_INSN (0xf000b800, -4) /* true: b.w original_branch_dest. */
2584};
48229727
JB		 2585
2586/* Stub used for b.w and bl.w instructions. */
2587
2588static const insn_sequence elf32_arm_stub_a8_veneer_b[] =
b38cadfb
NC		 2589{
2590 THUMB32_B_INSN (0xf000b800, -4) /* b.w original_branch_dest. */
2591};
48229727
JB		 2592
2593static const insn_sequence elf32_arm_stub_a8_veneer_bl[] =
b38cadfb
NC		 2594{
2595 THUMB32_B_INSN (0xf000b800, -4) /* b.w original_branch_dest. */
2596};
48229727
JB		 2597
2598/* Stub used for Thumb-2 blx.w instructions. We modified the original blx.w
2599 instruction (which switches to ARM mode) to point to this stub. Jump to the
2600 real destination using an ARM-mode branch. */
2601
2602static const insn_sequence elf32_arm_stub_a8_veneer_blx[] =
b38cadfb
NC		 2603{
2604 ARM_REL_INSN (0xea000000, -8) /* b original_branch_dest. */
2605};
48229727 2606
9553db3c
NC		 2607/* For each section group there can be a specially created linker section
2608 to hold the stubs for that group. The name of the stub section is based
2609 upon the name of another section within that group with the suffix below
2610 applied.
2611
2612 PR 13049: STUB_SUFFIX used to be ".stub", but this allowed the user to
2613 create what appeared to be a linker stub section when it actually
2614 contained user code/data. For example, consider this fragment:
b38cadfb 2615
9553db3c
NC		 2616 const char * stubborn_problems[] = { "np" };
2617
2618 If this is compiled with "-fPIC -fdata-sections" then gcc produces a
2619 section called:
2620
2621 .data.rel.local.stubborn_problems
2622
2623 This then causes problems in arm32_arm_build_stubs() as it triggers:
2624
2625 // Ignore non-stub sections.
2626 if (!strstr (stub_sec->name, STUB_SUFFIX))
2627 continue;
2628
2629 And so the section would be ignored instead of being processed. Hence
2630 the change in definition of STUB_SUFFIX to a name that cannot be a valid
2631 C identifier. */
2632#define STUB_SUFFIX ".__stub"
906e58ca 2633
738a79f6
CL		 2634/* One entry per long/short branch stub defined above. */
2635#define DEF_STUBS \
2636 DEF_STUB(long_branch_any_any) \
2637 DEF_STUB(long_branch_v4t_arm_thumb) \
2638 DEF_STUB(long_branch_thumb_only) \
2639 DEF_STUB(long_branch_v4t_thumb_thumb) \
2640 DEF_STUB(long_branch_v4t_thumb_arm) \
2641 DEF_STUB(short_branch_v4t_thumb_arm) \
2642 DEF_STUB(long_branch_any_arm_pic) \
2643 DEF_STUB(long_branch_any_thumb_pic) \
2644 DEF_STUB(long_branch_v4t_thumb_thumb_pic) \
2645 DEF_STUB(long_branch_v4t_arm_thumb_pic) \
2646 DEF_STUB(long_branch_v4t_thumb_arm_pic) \
48229727 2647 DEF_STUB(long_branch_thumb_only_pic) \
0855e32b
NS		 2648 DEF_STUB(long_branch_any_tls_pic) \
2649 DEF_STUB(long_branch_v4t_thumb_tls_pic) \
7a89b94e
NC		 2650 DEF_STUB(long_branch_arm_nacl) \
2651 DEF_STUB(long_branch_arm_nacl_pic) \
4ba2ef8f 2652 DEF_STUB(cmse_branch_thumb_only) \
48229727
JB		 2653 DEF_STUB(a8_veneer_b_cond) \
2654 DEF_STUB(a8_veneer_b) \
2655 DEF_STUB(a8_veneer_bl) \
80c135e5
TP		 2656 DEF_STUB(a8_veneer_blx) \
2657 DEF_STUB(long_branch_thumb2_only) \
d5a67c02 2658 DEF_STUB(long_branch_thumb2_only_pure)
738a79f6
CL		 2659
2660#define DEF_STUB(x) arm_stub_##x,
b38cadfb
NC		 2661enum elf32_arm_stub_type
2662{
906e58ca 2663 arm_stub_none,
738a79f6 2664 DEF_STUBS
4f4faa4d 2665 max_stub_type
738a79f6
CL		 2666};
2667#undef DEF_STUB
2668
8d9d9490
TP		 2669/* Note the first a8_veneer type. */
2670const unsigned arm_stub_a8_veneer_lwm = arm_stub_a8_veneer_b_cond;
2671
738a79f6
CL		 2672typedef struct
2673{
d3ce72d0 2674 const insn_sequence* template_sequence;
738a79f6
CL		 2675 int template_size;
2676} stub_def;
2677
2678#define DEF_STUB(x) {elf32_arm_stub_##x, ARRAY_SIZE(elf32_arm_stub_##x)},
b38cadfb
NC		 2679static const stub_def stub_definitions[] =
2680{
738a79f6
CL		 2681 {NULL, 0},
2682 DEF_STUBS
906e58ca
NC		 2683};
2684
2685struct elf32_arm_stub_hash_entry
2686{
2687 /* Base hash table entry structure. */
2688 struct bfd_hash_entry root;
2689
2690 /* The stub section. */
2691 asection *stub_sec;
2692
2693 /* Offset within stub_sec of the beginning of this stub. */
2694 bfd_vma stub_offset;
2695
2696 /* Given the symbol's value and its section we can determine its final
2697 value when building the stubs (so the stub knows where to jump). */
2698 bfd_vma target_value;
2699 asection *target_section;
2700
8d9d9490
TP		 2701 /* Same as above but for the source of the branch to the stub. Used for
2702 Cortex-A8 erratum workaround to patch it to branch to the stub. As
2703 such, source section does not need to be recorded since Cortex-A8 erratum
2704 workaround stubs are only generated when both source and target are in the
2705 same section. */
2706 bfd_vma source_value;
48229727
JB		 2707
2708 /* The instruction which caused this stub to be generated (only valid for
2709 Cortex-A8 erratum workaround stubs at present). */
2710 unsigned long orig_insn;
2711
461a49ca 2712 /* The stub type. */
906e58ca 2713 enum elf32_arm_stub_type stub_type;
461a49ca
DJ		 2714 /* Its encoding size in bytes. */
2715 int stub_size;
2716 /* Its template. */
2717 const insn_sequence *stub_template;
2718 /* The size of the template (number of entries). */
2719 int stub_template_size;
906e58ca
NC		 2720
2721 /* The symbol table entry, if any, that this was derived from. */
2722 struct elf32_arm_link_hash_entry *h;
2723
35fc36a8
RS		 2724 /* Type of branch. */
2725 enum arm_st_branch_type branch_type;
906e58ca
NC		 2726
2727 /* Where this stub is being called from, or, in the case of combined
2728 stub sections, the first input section in the group. */
2729 asection *id_sec;
7413f23f
DJ		 2730
2731 /* The name for the local symbol at the start of this stub. The
2732 stub name in the hash table has to be unique; this does not, so
2733 it can be friendlier. */
2734 char *output_name;
906e58ca
NC		 2735};
2736
e489d0ae
PB		 2737/* Used to build a map of a section. This is required for mixed-endian
2738 code/data. */
2739
2740typedef struct elf32_elf_section_map
2741{
2742 bfd_vma vma;
2743 char type;
2744}
2745elf32_arm_section_map;
2746
c7b8f16e
JB		 2747/* Information about a VFP11 erratum veneer, or a branch to such a veneer. */
2748
2749typedef enum
2750{
2751 VFP11_ERRATUM_BRANCH_TO_ARM_VENEER,
2752 VFP11_ERRATUM_BRANCH_TO_THUMB_VENEER,
2753 VFP11_ERRATUM_ARM_VENEER,
2754 VFP11_ERRATUM_THUMB_VENEER
2755}
2756elf32_vfp11_erratum_type;
2757
2758typedef struct elf32_vfp11_erratum_list
2759{
2760 struct elf32_vfp11_erratum_list *next;
2761 bfd_vma vma;
2762 union
2763 {
2764 struct
2765 {
2766 struct elf32_vfp11_erratum_list *veneer;
2767 unsigned int vfp_insn;
2768 } b;
2769 struct
2770 {
2771 struct elf32_vfp11_erratum_list *branch;
2772 unsigned int id;
2773 } v;
2774 } u;
2775 elf32_vfp11_erratum_type type;
2776}
2777elf32_vfp11_erratum_list;
2778
a504d23a
LA		 2779/* Information about a STM32L4XX erratum veneer, or a branch to such a
2780 veneer. */
2781typedef enum
2782{
2783 STM32L4XX_ERRATUM_BRANCH_TO_VENEER,
2784 STM32L4XX_ERRATUM_VENEER
2785}
2786elf32_stm32l4xx_erratum_type;
2787
2788typedef struct elf32_stm32l4xx_erratum_list
2789{
2790 struct elf32_stm32l4xx_erratum_list *next;
2791 bfd_vma vma;
2792 union
2793 {
2794 struct
2795 {
2796 struct elf32_stm32l4xx_erratum_list *veneer;
2797 unsigned int insn;
2798 } b;
2799 struct
2800 {
2801 struct elf32_stm32l4xx_erratum_list *branch;
2802 unsigned int id;
2803 } v;
2804 } u;
2805 elf32_stm32l4xx_erratum_type type;
2806}
2807elf32_stm32l4xx_erratum_list;
2808
2468f9c9
PB		 2809typedef enum
2810{
2811 DELETE_EXIDX_ENTRY,
2812 INSERT_EXIDX_CANTUNWIND_AT_END
2813}
2814arm_unwind_edit_type;
2815
2816/* A (sorted) list of edits to apply to an unwind table. */
2817typedef struct arm_unwind_table_edit
2818{
2819 arm_unwind_edit_type type;
2820 /* Note: we sometimes want to insert an unwind entry corresponding to a
2821 section different from the one we're currently writing out, so record the
2822 (text) section this edit relates to here. */
2823 asection *linked_section;
2824 unsigned int index;
2825 struct arm_unwind_table_edit *next;
2826}
2827arm_unwind_table_edit;
2828
8e3de13a 2829typedef struct _arm_elf_section_data
e489d0ae 2830{
2468f9c9 2831 /* Information about mapping symbols. */
e489d0ae 2832 struct bfd_elf_section_data elf;
8e3de13a 2833 unsigned int mapcount;
c7b8f16e 2834 unsigned int mapsize;
e489d0ae 2835 elf32_arm_section_map *map;
2468f9c9 2836 /* Information about CPU errata. */
c7b8f16e
JB		 2837 unsigned int erratumcount;
2838 elf32_vfp11_erratum_list *erratumlist;
a504d23a
LA		 2839 unsigned int stm32l4xx_erratumcount;
2840 elf32_stm32l4xx_erratum_list *stm32l4xx_erratumlist;
491d01d3 2841 unsigned int additional_reloc_count;
2468f9c9
PB		 2842 /* Information about unwind tables. */
2843 union
2844 {
2845 /* Unwind info attached to a text section. */
2846 struct
2847 {
2848 asection *arm_exidx_sec;
2849 } text;
2850
2851 /* Unwind info attached to an .ARM.exidx section. */
2852 struct
2853 {
2854 arm_unwind_table_edit *unwind_edit_list;
2855 arm_unwind_table_edit *unwind_edit_tail;
2856 } exidx;
2857 } u;
8e3de13a
NC		 2858}
2859_arm_elf_section_data;
e489d0ae
PB		 2860
2861#define elf32_arm_section_data(sec) \
8e3de13a 2862 ((_arm_elf_section_data *) elf_section_data (sec))
e489d0ae 2863
48229727
JB		 2864/* A fix which might be required for Cortex-A8 Thumb-2 branch/TLB erratum.
2865 These fixes are subject to a relaxation procedure (in elf32_arm_size_stubs),
2866 so may be created multiple times: we use an array of these entries whilst
2867 relaxing which we can refresh easily, then create stubs for each potentially
2868 erratum-triggering instruction once we've settled on a solution. */
2869
b38cadfb
NC		 2870struct a8_erratum_fix
2871{
48229727
JB		 2872 bfd *input_bfd;
2873 asection *section;
2874 bfd_vma offset;
8d9d9490 2875 bfd_vma target_offset;
48229727
JB		 2876 unsigned long orig_insn;
2877 char *stub_name;
2878 enum elf32_arm_stub_type stub_type;
35fc36a8 2879 enum arm_st_branch_type branch_type;
48229727
JB		 2880};
2881
2882/* A table of relocs applied to branches which might trigger Cortex-A8
2883 erratum. */
2884
b38cadfb
NC		 2885struct a8_erratum_reloc
2886{
48229727
JB		 2887 bfd_vma from;
2888 bfd_vma destination;
92750f34
DJ		 2889 struct elf32_arm_link_hash_entry *hash;
2890 const char *sym_name;
48229727 2891 unsigned int r_type;
35fc36a8 2892 enum arm_st_branch_type branch_type;
48229727
JB		 2893 bfd_boolean non_a8_stub;
2894};
2895
ba93b8ac
DJ		 2896/* The size of the thread control block. */
2897#define TCB_SIZE 8
2898
34e77a92
RS		 2899/* ARM-specific information about a PLT entry, over and above the usual
2900 gotplt_union. */
b38cadfb
NC		 2901struct arm_plt_info
2902{
34e77a92
RS		 2903 /* We reference count Thumb references to a PLT entry separately,
2904 so that we can emit the Thumb trampoline only if needed. */
2905 bfd_signed_vma thumb_refcount;
2906
2907 /* Some references from Thumb code may be eliminated by BL->BLX
2908 conversion, so record them separately. */
2909 bfd_signed_vma maybe_thumb_refcount;
2910
2911 /* How many of the recorded PLT accesses were from non-call relocations.
2912 This information is useful when deciding whether anything takes the
2913 address of an STT_GNU_IFUNC PLT. A value of 0 means that all
2914 non-call references to the function should resolve directly to the
2915 real runtime target. */
2916 unsigned int noncall_refcount;
2917
2918 /* Since PLT entries have variable size if the Thumb prologue is
2919 used, we need to record the index into .got.plt instead of
2920 recomputing it from the PLT offset. */
2921 bfd_signed_vma got_offset;
2922};
2923
2924/* Information about an .iplt entry for a local STT_GNU_IFUNC symbol. */
b38cadfb
NC		 2925struct arm_local_iplt_info
2926{
34e77a92
RS		 2927 /* The information that is usually found in the generic ELF part of
2928 the hash table entry. */
2929 union gotplt_union root;
2930
2931 /* The information that is usually found in the ARM-specific part of
2932 the hash table entry. */
2933 struct arm_plt_info arm;
2934
2935 /* A list of all potential dynamic relocations against this symbol. */
2936 struct elf_dyn_relocs *dyn_relocs;
2937};
2938
0ffa91dd 2939struct elf_arm_obj_tdata
ba93b8ac
DJ		 2940{
2941 struct elf_obj_tdata root;
2942
2943 /* tls_type for each local got entry. */
2944 char *local_got_tls_type;
ee065d83 2945
0855e32b
NS		 2946 /* GOTPLT entries for TLS descriptors. */
2947 bfd_vma *local_tlsdesc_gotent;
2948
34e77a92
RS		 2949 /* Information for local symbols that need entries in .iplt. */
2950 struct arm_local_iplt_info **local_iplt;
2951
bf21ed78
MS		 2952 /* Zero to warn when linking objects with incompatible enum sizes. */
2953 int no_enum_size_warning;
a9dc9481
JM		 2954
2955 /* Zero to warn when linking objects with incompatible wchar_t sizes. */
2956 int no_wchar_size_warning;
ba93b8ac
DJ		 2957};
2958
0ffa91dd
NC		 2959#define elf_arm_tdata(bfd) \
2960 ((struct elf_arm_obj_tdata *) (bfd)->tdata.any)
ba93b8ac 2961
0ffa91dd
NC		 2962#define elf32_arm_local_got_tls_type(bfd) \
2963 (elf_arm_tdata (bfd)->local_got_tls_type)
2964
0855e32b
NS		 2965#define elf32_arm_local_tlsdesc_gotent(bfd) \
2966 (elf_arm_tdata (bfd)->local_tlsdesc_gotent)
2967
34e77a92
RS		 2968#define elf32_arm_local_iplt(bfd) \
2969 (elf_arm_tdata (bfd)->local_iplt)
2970
0ffa91dd
NC		 2971#define is_arm_elf(bfd) \
2972 (bfd_get_flavour (bfd) == bfd_target_elf_flavour \
2973 && elf_tdata (bfd) != NULL \
4dfe6ac6 2974 && elf_object_id (bfd) == ARM_ELF_DATA)
ba93b8ac
DJ		 2975
2976static bfd_boolean
2977elf32_arm_mkobject (bfd *abfd)
2978{
0ffa91dd 2979 return bfd_elf_allocate_object (abfd, sizeof (struct elf_arm_obj_tdata),
4dfe6ac6 2980 ARM_ELF_DATA);
ba93b8ac
DJ		 2981}
2982
ba93b8ac
DJ		 2983#define elf32_arm_hash_entry(ent) ((struct elf32_arm_link_hash_entry *)(ent))
2984
ba96a88f 2985/* Arm ELF linker hash entry. */
252b5132 2986struct elf32_arm_link_hash_entry
b38cadfb
NC		 2987{
2988 struct elf_link_hash_entry root;
252b5132 2989
b38cadfb
NC		 2990 /* Track dynamic relocs copied for this symbol. */
2991 struct elf_dyn_relocs *dyn_relocs;
b7693d02 2992
b38cadfb
NC		 2993 /* ARM-specific PLT information. */
2994 struct arm_plt_info plt;
ba93b8ac
DJ		 2995
2996#define GOT_UNKNOWN 0
2997#define GOT_NORMAL 1
2998#define GOT_TLS_GD 2
2999#define GOT_TLS_IE 4
0855e32b
NS		 3000#define GOT_TLS_GDESC 8
3001#define GOT_TLS_GD_ANY_P(type) ((type & GOT_TLS_GD) || (type & GOT_TLS_GDESC))
b38cadfb 3002 unsigned int tls_type : 8;
34e77a92 3003
b38cadfb
NC		 3004 /* True if the symbol's PLT entry is in .iplt rather than .plt. */
3005 unsigned int is_iplt : 1;
34e77a92 3006
b38cadfb 3007 unsigned int unused : 23;
a4fd1a8e 3008
b38cadfb
NC		 3009 /* Offset of the GOTPLT entry reserved for the TLS descriptor,
3010 starting at the end of the jump table. */
3011 bfd_vma tlsdesc_got;
0855e32b 3012
b38cadfb
NC		 3013 /* The symbol marking the real symbol location for exported thumb
3014 symbols with Arm stubs. */
3015 struct elf_link_hash_entry *export_glue;
906e58ca 3016
b38cadfb 3017 /* A pointer to the most recently used stub hash entry against this
8029a119 3018 symbol. */
b38cadfb
NC		 3019 struct elf32_arm_stub_hash_entry *stub_cache;
3020};
252b5132 3021
252b5132 3022/* Traverse an arm ELF linker hash table. */
252b5132
RH		 3023#define elf32_arm_link_hash_traverse(table, func, info) \
3024 (elf_link_hash_traverse \
3025 (&(table)->root, \
b7693d02 3026 (bfd_boolean (*) (struct elf_link_hash_entry *, void *)) (func), \
252b5132
RH		 3027 (info)))
3028
3029/* Get the ARM elf linker hash table from a link_info structure. */
3030#define elf32_arm_hash_table(info) \
4dfe6ac6
NC		 3031 (elf_hash_table_id ((struct elf_link_hash_table *) ((info)->hash)) \
3032 == ARM_ELF_DATA ? ((struct elf32_arm_link_hash_table *) ((info)->hash)) : NULL)
252b5132 3033
906e58ca
NC		 3034#define arm_stub_hash_lookup(table, string, create, copy) \
3035 ((struct elf32_arm_stub_hash_entry *) \
3036 bfd_hash_lookup ((table), (string), (create), (copy)))
3037
21d799b5
NC		 3038/* Array to keep track of which stub sections have been created, and
3039 information on stub grouping. */
3040struct map_stub
3041{
3042 /* This is the section to which stubs in the group will be
3043 attached. */
3044 asection *link_sec;
3045 /* The stub section. */
3046 asection *stub_sec;
3047};
3048
0855e32b
NS		 3049#define elf32_arm_compute_jump_table_size(htab) \
3050 ((htab)->next_tls_desc_index * 4)
3051
9b485d32 3052/* ARM ELF linker hash table. */
252b5132 3053struct elf32_arm_link_hash_table
906e58ca
NC		 3054{
3055 /* The main hash table. */
3056 struct elf_link_hash_table root;
252b5132 3057
906e58ca
NC		 3058 /* The size in bytes of the section containing the Thumb-to-ARM glue. */
3059 bfd_size_type thumb_glue_size;
252b5132 3060
906e58ca
NC		 3061 /* The size in bytes of the section containing the ARM-to-Thumb glue. */
3062 bfd_size_type arm_glue_size;
252b5132 3063
906e58ca
NC		 3064 /* The size in bytes of section containing the ARMv4 BX veneers. */
3065 bfd_size_type bx_glue_size;
845b51d6 3066
906e58ca
NC		 3067 /* Offsets of ARMv4 BX veneers. Bit1 set if present, and Bit0 set when
3068 veneer has been populated. */
3069 bfd_vma bx_glue_offset[15];
845b51d6 3070
906e58ca
NC		 3071 /* The size in bytes of the section containing glue for VFP11 erratum
3072 veneers. */
3073 bfd_size_type vfp11_erratum_glue_size;
c7b8f16e 3074
a504d23a
LA		 3075 /* The size in bytes of the section containing glue for STM32L4XX erratum
3076 veneers. */
3077 bfd_size_type stm32l4xx_erratum_glue_size;
3078
48229727
JB		 3079 /* A table of fix locations for Cortex-A8 Thumb-2 branch/TLB erratum. This
3080 holds Cortex-A8 erratum fix locations between elf32_arm_size_stubs() and
3081 elf32_arm_write_section(). */
3082 struct a8_erratum_fix *a8_erratum_fixes;
3083 unsigned int num_a8_erratum_fixes;
3084
906e58ca
NC		 3085 /* An arbitrary input BFD chosen to hold the glue sections. */
3086 bfd * bfd_of_glue_owner;
ba96a88f 3087
906e58ca
NC		 3088 /* Nonzero to output a BE8 image. */
3089 int byteswap_code;
e489d0ae 3090
906e58ca
NC		 3091 /* Zero if R_ARM_TARGET1 means R_ARM_ABS32.
3092 Nonzero if R_ARM_TARGET1 means R_ARM_REL32. */
3093 int target1_is_rel;
9c504268 3094
906e58ca
NC		 3095 /* The relocation to use for R_ARM_TARGET2 relocations. */
3096 int target2_reloc;
eb043451 3097
906e58ca
NC		 3098 /* 0 = Ignore R_ARM_V4BX.
3099 1 = Convert BX to MOV PC.
3100 2 = Generate v4 interworing stubs. */
3101 int fix_v4bx;
319850b4 3102
48229727
JB		 3103 /* Whether we should fix the Cortex-A8 Thumb-2 branch/TLB erratum. */
3104 int fix_cortex_a8;
3105
2de70689
MGD		 3106 /* Whether we should fix the ARM1176 BLX immediate issue. */
3107 int fix_arm1176;
3108
906e58ca
NC		 3109 /* Nonzero if the ARM/Thumb BLX instructions are available for use. */
3110 int use_blx;
33bfe774 3111
906e58ca
NC		 3112 /* What sort of code sequences we should look for which may trigger the
3113 VFP11 denorm erratum. */
3114 bfd_arm_vfp11_fix vfp11_fix;
c7b8f16e 3115
906e58ca
NC		 3116 /* Global counter for the number of fixes we have emitted. */
3117 int num_vfp11_fixes;
c7b8f16e 3118
a504d23a
LA		 3119 /* What sort of code sequences we should look for which may trigger the
3120 STM32L4XX erratum. */
3121 bfd_arm_stm32l4xx_fix stm32l4xx_fix;
3122
3123 /* Global counter for the number of fixes we have emitted. */
3124 int num_stm32l4xx_fixes;
3125
906e58ca
NC		 3126 /* Nonzero to force PIC branch veneers. */
3127 int pic_veneer;
27e55c4d 3128
906e58ca
NC		 3129 /* The number of bytes in the initial entry in the PLT. */
3130 bfd_size_type plt_header_size;
e5a52504 3131
906e58ca
NC		 3132 /* The number of bytes in the subsequent PLT etries. */
3133 bfd_size_type plt_entry_size;
e5a52504 3134
906e58ca
NC		 3135 /* True if the target system is VxWorks. */
3136 int vxworks_p;
00a97672 3137
906e58ca
NC		 3138 /* True if the target system is Symbian OS. */
3139 int symbian_p;
e5a52504 3140
b38cadfb
NC		 3141 /* True if the target system is Native Client. */
3142 int nacl_p;
3143
906e58ca
NC		 3144 /* True if the target uses REL relocations. */
3145 int use_rel;
4e7fd91e 3146
54ddd295
TP		 3147 /* Nonzero if import library must be a secure gateway import library
3148 as per ARMv8-M Security Extensions. */
3149 int cmse_implib;
3150
0955507f
TP		 3151 /* The import library whose symbols' address must remain stable in
3152 the import library generated. */
3153 bfd *in_implib_bfd;
3154
0855e32b
NS		 3155 /* The index of the next unused R_ARM_TLS_DESC slot in .rel.plt. */
3156 bfd_vma next_tls_desc_index;
3157
3158 /* How many R_ARM_TLS_DESC relocations were generated so far. */
3159 bfd_vma num_tls_desc;
3160
906e58ca 3161 /* Short-cuts to get to dynamic linker sections. */
906e58ca
NC		 3162 asection *sdynbss;
3163 asection *srelbss;
5e681ec4 3164
906e58ca
NC		 3165 /* The (unloaded but important) VxWorks .rela.plt.unloaded section. */
3166 asection *srelplt2;
00a97672 3167
0855e32b
NS		 3168 /* The offset into splt of the PLT entry for the TLS descriptor
3169 resolver. Special values are 0, if not necessary (or not found
3170 to be necessary yet), and -1 if needed but not determined
3171 yet. */
3172 bfd_vma dt_tlsdesc_plt;
3173
3174 /* The offset into sgot of the GOT entry used by the PLT entry
3175 above. */
b38cadfb 3176 bfd_vma dt_tlsdesc_got;
0855e32b
NS		 3177
3178 /* Offset in .plt section of tls_arm_trampoline. */
3179 bfd_vma tls_trampoline;
3180
906e58ca
NC		 3181 /* Data for R_ARM_TLS_LDM32 relocations. */
3182 union
3183 {
3184 bfd_signed_vma refcount;
3185 bfd_vma offset;
3186 } tls_ldm_got;
b7693d02 3187
87d72d41
AM		 3188 /* Small local sym cache. */
3189 struct sym_cache sym_cache;
906e58ca
NC		 3190
3191 /* For convenience in allocate_dynrelocs. */
3192 bfd * obfd;
3193
0855e32b
NS		 3194 /* The amount of space used by the reserved portion of the sgotplt
3195 section, plus whatever space is used by the jump slots. */
3196 bfd_vma sgotplt_jump_table_size;
3197
906e58ca
NC		 3198 /* The stub hash table. */
3199 struct bfd_hash_table stub_hash_table;
3200
3201 /* Linker stub bfd. */
3202 bfd *stub_bfd;
3203
3204 /* Linker call-backs. */
6bde4c52
TP		 3205 asection * (*add_stub_section) (const char *, asection *, asection *,
3206 unsigned int);
906e58ca
NC		 3207 void (*layout_sections_again) (void);
3208
3209 /* Array to keep track of which stub sections have been created, and
3210 information on stub grouping. */
21d799b5 3211 struct map_stub *stub_group;
906e58ca 3212
4ba2ef8f
TP		 3213 /* Input stub section holding secure gateway veneers. */
3214 asection *cmse_stub_sec;
3215
0955507f
TP		 3216 /* Offset in cmse_stub_sec where new SG veneers (not in input import library)
3217 start to be allocated. */
3218 bfd_vma new_cmse_stub_offset;
3219
fe33d2fa 3220 /* Number of elements in stub_group. */
7292b3ac 3221 unsigned int top_id;
fe33d2fa 3222
906e58ca
NC		 3223 /* Assorted information used by elf32_arm_size_stubs. */
3224 unsigned int bfd_count;
7292b3ac 3225 unsigned int top_index;
906e58ca
NC		 3226 asection **input_list;
3227};
252b5132 3228
a504d23a
LA		 3229static inline int
3230ctz (unsigned int mask)
3231{
3232#if GCC_VERSION >= 3004
3233 return __builtin_ctz (mask);
3234#else
3235 unsigned int i;
3236
3237 for (i = 0; i < 8 * sizeof (mask); i++)
3238 {
3239 if (mask & 0x1)
3240 break;
3241 mask = (mask >> 1);
3242 }
3243 return i;
3244#endif
3245}
3246
3247static inline int
3248popcount (unsigned int mask)
3249{
3250#if GCC_VERSION >= 3004
3251 return __builtin_popcount (mask);
3252#else
3253 unsigned int i, sum = 0;
3254
3255 for (i = 0; i < 8 * sizeof (mask); i++)
3256 {
3257 if (mask & 0x1)
3258 sum++;
3259 mask = (mask >> 1);
3260 }
3261 return sum;
3262#endif
3263}
3264
780a67af
NC		 3265/* Create an entry in an ARM ELF linker hash table. */
3266
3267static struct bfd_hash_entry *
57e8b36a 3268elf32_arm_link_hash_newfunc (struct bfd_hash_entry * entry,
99059e56
RM		 3269 struct bfd_hash_table * table,
3270 const char * string)
780a67af
NC		 3271{
3272 struct elf32_arm_link_hash_entry * ret =
3273 (struct elf32_arm_link_hash_entry *) entry;
3274
3275 /* Allocate the structure if it has not already been allocated by a
3276 subclass. */
906e58ca 3277 if (ret == NULL)
21d799b5 3278 ret = (struct elf32_arm_link_hash_entry *)
99059e56 3279 bfd_hash_allocate (table, sizeof (struct elf32_arm_link_hash_entry));
57e8b36a 3280 if (ret == NULL)
780a67af
NC		 3281 return (struct bfd_hash_entry *) ret;
3282
3283 /* Call the allocation method of the superclass. */
3284 ret = ((struct elf32_arm_link_hash_entry *)
3285 _bfd_elf_link_hash_newfunc ((struct bfd_hash_entry *) ret,
3286 table, string));
57e8b36a 3287 if (ret != NULL)
b7693d02 3288 {
0bdcacaf 3289 ret->dyn_relocs = NULL;
ba93b8ac 3290 ret->tls_type = GOT_UNKNOWN;
0855e32b 3291 ret->tlsdesc_got = (bfd_vma) -1;
34e77a92
RS		 3292 ret->plt.thumb_refcount = 0;
3293 ret->plt.maybe_thumb_refcount = 0;
3294 ret->plt.noncall_refcount = 0;
3295 ret->plt.got_offset = -1;
3296 ret->is_iplt = FALSE;
a4fd1a8e 3297 ret->export_glue = NULL;
906e58ca
NC		 3298
3299 ret->stub_cache = NULL;
b7693d02 3300 }
780a67af
NC		 3301
3302 return (struct bfd_hash_entry *) ret;
3303}
3304
34e77a92
RS		 3305/* Ensure that we have allocated bookkeeping structures for ABFD's local
3306 symbols. */
3307
3308static bfd_boolean
3309elf32_arm_allocate_local_sym_info (bfd *abfd)
3310{
3311 if (elf_local_got_refcounts (abfd) == NULL)
3312 {
3313 bfd_size_type num_syms;
3314 bfd_size_type size;
3315 char *data;
3316
3317 num_syms = elf_tdata (abfd)->symtab_hdr.sh_info;
3318 size = num_syms * (sizeof (bfd_signed_vma)
3319 + sizeof (struct arm_local_iplt_info *)
3320 + sizeof (bfd_vma)
3321 + sizeof (char));
3322 data = bfd_zalloc (abfd, size);
3323 if (data == NULL)
3324 return FALSE;
3325
3326 elf_local_got_refcounts (abfd) = (bfd_signed_vma *) data;
3327 data += num_syms * sizeof (bfd_signed_vma);
3328
3329 elf32_arm_local_iplt (abfd) = (struct arm_local_iplt_info **) data;
3330 data += num_syms * sizeof (struct arm_local_iplt_info *);
3331
3332 elf32_arm_local_tlsdesc_gotent (abfd) = (bfd_vma *) data;
3333 data += num_syms * sizeof (bfd_vma);
3334
3335 elf32_arm_local_got_tls_type (abfd) = data;
3336 }
3337 return TRUE;
3338}
3339
3340/* Return the .iplt information for local symbol R_SYMNDX, which belongs
3341 to input bfd ABFD. Create the information if it doesn't already exist.
3342 Return null if an allocation fails. */
3343
3344static struct arm_local_iplt_info *
3345elf32_arm_create_local_iplt (bfd *abfd, unsigned long r_symndx)
3346{
3347 struct arm_local_iplt_info **ptr;
3348
3349 if (!elf32_arm_allocate_local_sym_info (abfd))
3350 return NULL;
3351
3352 BFD_ASSERT (r_symndx < elf_tdata (abfd)->symtab_hdr.sh_info);
3353 ptr = &elf32_arm_local_iplt (abfd)[r_symndx];
3354 if (*ptr == NULL)
3355 *ptr = bfd_zalloc (abfd, sizeof (**ptr));
3356 return *ptr;
3357}
3358
3359/* Try to obtain PLT information for the symbol with index R_SYMNDX
3360 in ABFD's symbol table. If the symbol is global, H points to its
3361 hash table entry, otherwise H is null.
3362
3363 Return true if the symbol does have PLT information. When returning
3364 true, point *ROOT_PLT at the target-independent reference count/offset
3365 union and *ARM_PLT at the ARM-specific information. */
3366
3367static bfd_boolean
4ba2ef8f
TP		 3368elf32_arm_get_plt_info (bfd *abfd, struct elf32_arm_link_hash_table *globals,
3369 struct elf32_arm_link_hash_entry *h,
34e77a92
RS		 3370 unsigned long r_symndx, union gotplt_union **root_plt,
3371 struct arm_plt_info **arm_plt)
3372{
3373 struct arm_local_iplt_info *local_iplt;
3374
4ba2ef8f
TP		 3375 if (globals->root.splt == NULL && globals->root.iplt == NULL)
3376 return FALSE;
3377
34e77a92
RS		 3378 if (h != NULL)
3379 {
3380 *root_plt = &h->root.plt;
3381 *arm_plt = &h->plt;
3382 return TRUE;
3383 }
3384
3385 if (elf32_arm_local_iplt (abfd) == NULL)
3386 return FALSE;
3387
3388 local_iplt = elf32_arm_local_iplt (abfd)[r_symndx];
3389 if (local_iplt == NULL)
3390 return FALSE;
3391
3392 *root_plt = &local_iplt->root;
3393 *arm_plt = &local_iplt->arm;
3394 return TRUE;
3395}
3396
3397/* Return true if the PLT described by ARM_PLT requires a Thumb stub
3398 before it. */
3399
3400static bfd_boolean
3401elf32_arm_plt_needs_thumb_stub_p (struct bfd_link_info *info,
3402 struct arm_plt_info *arm_plt)
3403{
3404 struct elf32_arm_link_hash_table *htab;
3405
3406 htab = elf32_arm_hash_table (info);
3407 return (arm_plt->thumb_refcount != 0
3408 || (!htab->use_blx && arm_plt->maybe_thumb_refcount != 0));
3409}
3410
3411/* Return a pointer to the head of the dynamic reloc list that should
3412 be used for local symbol ISYM, which is symbol number R_SYMNDX in
3413 ABFD's symbol table. Return null if an error occurs. */
3414
3415static struct elf_dyn_relocs **
3416elf32_arm_get_local_dynreloc_list (bfd *abfd, unsigned long r_symndx,
3417 Elf_Internal_Sym *isym)
3418{
3419 if (ELF32_ST_TYPE (isym->st_info) == STT_GNU_IFUNC)
3420 {
3421 struct arm_local_iplt_info *local_iplt;
3422
3423 local_iplt = elf32_arm_create_local_iplt (abfd, r_symndx);
3424 if (local_iplt == NULL)
3425 return NULL;
3426 return &local_iplt->dyn_relocs;
3427 }
3428 else
3429 {
3430 /* Track dynamic relocs needed for local syms too.
3431 We really need local syms available to do this
3432 easily. Oh well. */
3433 asection *s;
3434 void *vpp;
3435
3436 s = bfd_section_from_elf_index (abfd, isym->st_shndx);
3437 if (s == NULL)
3438 abort ();
3439
3440 vpp = &elf_section_data (s)->local_dynrel;
3441 return (struct elf_dyn_relocs **) vpp;
3442 }
3443}
3444
906e58ca
NC		 3445/* Initialize an entry in the stub hash table. */
3446
3447static struct bfd_hash_entry *
3448stub_hash_newfunc (struct bfd_hash_entry *entry,
3449 struct bfd_hash_table *table,
3450 const char *string)
3451{
3452 /* Allocate the structure if it has not already been allocated by a
3453 subclass. */
3454 if (entry == NULL)
3455 {
21d799b5 3456 entry = (struct bfd_hash_entry *)
99059e56 3457 bfd_hash_allocate (table, sizeof (struct elf32_arm_stub_hash_entry));
906e58ca
NC		 3458 if (entry == NULL)
3459 return entry;
3460 }
3461
3462 /* Call the allocation method of the superclass. */
3463 entry = bfd_hash_newfunc (entry, table, string);
3464 if (entry != NULL)
3465 {
3466 struct elf32_arm_stub_hash_entry *eh;
3467
3468 /* Initialize the local fields. */
3469 eh = (struct elf32_arm_stub_hash_entry *) entry;
3470 eh->stub_sec = NULL;
0955507f 3471 eh->stub_offset = (bfd_vma) -1;
8d9d9490 3472 eh->source_value = 0;
906e58ca
NC		 3473 eh->target_value = 0;
3474 eh->target_section = NULL;
cedfb179 3475 eh->orig_insn = 0;
906e58ca 3476 eh->stub_type = arm_stub_none;
461a49ca
DJ		 3477 eh->stub_size = 0;
3478 eh->stub_template = NULL;
0955507f 3479 eh->stub_template_size = -1;
906e58ca
NC		 3480 eh->h = NULL;
3481 eh->id_sec = NULL;
d8d2f433 3482 eh->output_name = NULL;
906e58ca
NC		 3483 }
3484
3485 return entry;
3486}
3487
00a97672 3488/* Create .got, .gotplt, and .rel(a).got sections in DYNOBJ, and set up
5e681ec4
PB		 3489 shortcuts to them in our hash table. */
3490
3491static bfd_boolean
57e8b36a 3492create_got_section (bfd *dynobj, struct bfd_link_info *info)
5e681ec4
PB		 3493{
3494 struct elf32_arm_link_hash_table *htab;
3495
e5a52504 3496 htab = elf32_arm_hash_table (info);
4dfe6ac6
NC		 3497 if (htab == NULL)
3498 return FALSE;
3499
e5a52504
MM		 3500 /* BPABI objects never have a GOT, or associated sections. */
3501 if (htab->symbian_p)
3502 return TRUE;
3503
5e681ec4
PB		 3504 if (! _bfd_elf_create_got_section (dynobj, info))
3505 return FALSE;
3506
5e681ec4
PB		 3507 return TRUE;
3508}
3509
34e77a92
RS		 3510/* Create the .iplt, .rel(a).iplt and .igot.plt sections. */
3511
3512static bfd_boolean
3513create_ifunc_sections (struct bfd_link_info *info)
3514{
3515 struct elf32_arm_link_hash_table *htab;
3516 const struct elf_backend_data *bed;
3517 bfd *dynobj;
3518 asection *s;
3519 flagword flags;
b38cadfb 3520
34e77a92
RS		 3521 htab = elf32_arm_hash_table (info);
3522 dynobj = htab->root.dynobj;
3523 bed = get_elf_backend_data (dynobj);
3524 flags = bed->dynamic_sec_flags;
3525
3526 if (htab->root.iplt == NULL)
3527 {
3d4d4302
AM		 3528 s = bfd_make_section_anyway_with_flags (dynobj, ".iplt",
3529 flags | SEC_READONLY | SEC_CODE);
34e77a92 3530 if (s == NULL
a0f49396 3531 || !bfd_set_section_alignment (dynobj, s, bed->plt_alignment))
34e77a92
RS		 3532 return FALSE;
3533 htab->root.iplt = s;
3534 }
3535
3536 if (htab->root.irelplt == NULL)
3537 {
3d4d4302
AM		 3538 s = bfd_make_section_anyway_with_flags (dynobj,
3539 RELOC_SECTION (htab, ".iplt"),
3540 flags | SEC_READONLY);
34e77a92 3541 if (s == NULL
a0f49396 3542 || !bfd_set_section_alignment (dynobj, s, bed->s->log_file_align))
34e77a92
RS		 3543 return FALSE;
3544 htab->root.irelplt = s;
3545 }
3546
3547 if (htab->root.igotplt == NULL)
3548 {
3d4d4302 3549 s = bfd_make_section_anyway_with_flags (dynobj, ".igot.plt", flags);
34e77a92
RS		 3550 if (s == NULL
3551 || !bfd_set_section_alignment (dynobj, s, bed->s->log_file_align))
3552 return FALSE;
3553 htab->root.igotplt = s;
3554 }
3555 return TRUE;
3556}
3557
eed94f8f
NC		 3558/* Determine if we're dealing with a Thumb only architecture. */
3559
3560static bfd_boolean
3561using_thumb_only (struct elf32_arm_link_hash_table *globals)
3562{
2fd158eb
TP		 3563 int arch;
3564 int profile = bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC,
3565 Tag_CPU_arch_profile);
eed94f8f 3566
2fd158eb
TP		 3567 if (profile)
3568 return profile == 'M';
eed94f8f 3569
2fd158eb 3570 arch = bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC, Tag_CPU_arch);
eed94f8f 3571
60a019a0
TP		 3572 /* Force return logic to be reviewed for each new architecture. */
3573 BFD_ASSERT (arch <= TAG_CPU_ARCH_V8
3574 || arch == TAG_CPU_ARCH_V8M_BASE
3575 || arch == TAG_CPU_ARCH_V8M_MAIN);
3576
2fd158eb
TP		 3577 if (arch == TAG_CPU_ARCH_V6_M
3578 || arch == TAG_CPU_ARCH_V6S_M
3579 || arch == TAG_CPU_ARCH_V7E_M
3580 || arch == TAG_CPU_ARCH_V8M_BASE
3581 || arch == TAG_CPU_ARCH_V8M_MAIN)
3582 return TRUE;
eed94f8f 3583
2fd158eb 3584 return FALSE;
eed94f8f
NC		 3585}
3586
3587/* Determine if we're dealing with a Thumb-2 object. */
3588
3589static bfd_boolean
3590using_thumb2 (struct elf32_arm_link_hash_table *globals)
3591{
60a019a0
TP		 3592 int arch;
3593 int thumb_isa = bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC,
3594 Tag_THUMB_ISA_use);
3595
3596 if (thumb_isa)
3597 return thumb_isa == 2;
3598
3599 arch = bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC, Tag_CPU_arch);
3600
3601 /* Force return logic to be reviewed for each new architecture. */
3602 BFD_ASSERT (arch <= TAG_CPU_ARCH_V8
3603 || arch == TAG_CPU_ARCH_V8M_BASE
3604 || arch == TAG_CPU_ARCH_V8M_MAIN);
3605
3606 return (arch == TAG_CPU_ARCH_V6T2
3607 || arch == TAG_CPU_ARCH_V7
3608 || arch == TAG_CPU_ARCH_V7E_M
3609 || arch == TAG_CPU_ARCH_V8
3610 || arch == TAG_CPU_ARCH_V8M_MAIN);
eed94f8f
NC		 3611}
3612
5e866f5a
TP		 3613/* Determine whether Thumb-2 BL instruction is available. */
3614
3615static bfd_boolean
3616using_thumb2_bl (struct elf32_arm_link_hash_table *globals)
3617{
3618 int arch =
3619 bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC, Tag_CPU_arch);
3620
3621 /* Force return logic to be reviewed for each new architecture. */
3622 BFD_ASSERT (arch <= TAG_CPU_ARCH_V8
3623 || arch == TAG_CPU_ARCH_V8M_BASE
3624 || arch == TAG_CPU_ARCH_V8M_MAIN);
3625
3626 /* Architecture was introduced after ARMv6T2 (eg. ARMv6-M). */
3627 return (arch == TAG_CPU_ARCH_V6T2
3628 || arch >= TAG_CPU_ARCH_V7);
3629}
3630
00a97672
RS		 3631/* Create .plt, .rel(a).plt, .got, .got.plt, .rel(a).got, .dynbss, and
3632 .rel(a).bss sections in DYNOBJ, and set up shortcuts to them in our
5e681ec4
PB		 3633 hash table. */
3634
3635static bfd_boolean
57e8b36a 3636elf32_arm_create_dynamic_sections (bfd *dynobj, struct bfd_link_info *info)
5e681ec4
PB		 3637{
3638 struct elf32_arm_link_hash_table *htab;
3639
3640 htab = elf32_arm_hash_table (info);
4dfe6ac6
NC		 3641 if (htab == NULL)
3642 return FALSE;
3643
362d30a1 3644 if (!htab->root.sgot && !create_got_section (dynobj, info))
5e681ec4
PB		 3645 return FALSE;
3646
3647 if (!_bfd_elf_create_dynamic_sections (dynobj, info))
3648 return FALSE;
3649
3d4d4302 3650 htab->sdynbss = bfd_get_linker_section (dynobj, ".dynbss");
0e1862bb 3651 if (!bfd_link_pic (info))
3d4d4302
AM		 3652 htab->srelbss = bfd_get_linker_section (dynobj,
3653 RELOC_SECTION (htab, ".bss"));
00a97672
RS		 3654
3655 if (htab->vxworks_p)
3656 {
3657 if (!elf_vxworks_create_dynamic_sections (dynobj, info, &htab->srelplt2))
3658 return FALSE;
3659
0e1862bb 3660 if (bfd_link_pic (info))
00a97672
RS		 3661 {
3662 htab->plt_header_size = 0;
3663 htab->plt_entry_size
3664 = 4 * ARRAY_SIZE (elf32_arm_vxworks_shared_plt_entry);
3665 }
3666 else
3667 {
3668 htab->plt_header_size
3669 = 4 * ARRAY_SIZE (elf32_arm_vxworks_exec_plt0_entry);
3670 htab->plt_entry_size
3671 = 4 * ARRAY_SIZE (elf32_arm_vxworks_exec_plt_entry);
3672 }
aebf9be7
NC		 3673
3674 if (elf_elfheader (dynobj))
3675 elf_elfheader (dynobj)->e_ident[EI_CLASS] = ELFCLASS32;
00a97672 3676 }
eed94f8f
NC		 3677 else
3678 {
3679 /* PR ld/16017
3680 Test for thumb only architectures. Note - we cannot just call
3681 using_thumb_only() as the attributes in the output bfd have not been
3682 initialised at this point, so instead we use the input bfd. */
3683 bfd * saved_obfd = htab->obfd;
3684
3685 htab->obfd = dynobj;
3686 if (using_thumb_only (htab))
3687 {
3688 htab->plt_header_size = 4 * ARRAY_SIZE (elf32_thumb2_plt0_entry);
3689 htab->plt_entry_size = 4 * ARRAY_SIZE (elf32_thumb2_plt_entry);
3690 }
3691 htab->obfd = saved_obfd;
3692 }
5e681ec4 3693
362d30a1
RS		 3694 if (!htab->root.splt
3695 || !htab->root.srelplt
e5a52504 3696 || !htab->sdynbss
0e1862bb 3697 || (!bfd_link_pic (info) && !htab->srelbss))
5e681ec4
PB		 3698 abort ();
3699
3700 return TRUE;
3701}
3702
906e58ca
NC		 3703/* Copy the extra info we tack onto an elf_link_hash_entry. */
3704
3705static void
3706elf32_arm_copy_indirect_symbol (struct bfd_link_info *info,
3707 struct elf_link_hash_entry *dir,
3708 struct elf_link_hash_entry *ind)
3709{
3710 struct elf32_arm_link_hash_entry *edir, *eind;
3711
3712 edir = (struct elf32_arm_link_hash_entry *) dir;
3713 eind = (struct elf32_arm_link_hash_entry *) ind;
3714
0bdcacaf 3715 if (eind->dyn_relocs != NULL)
906e58ca 3716 {
0bdcacaf 3717 if (edir->dyn_relocs != NULL)
906e58ca 3718 {
0bdcacaf
RS		 3719 struct elf_dyn_relocs **pp;
3720 struct elf_dyn_relocs *p;
906e58ca
NC		 3721
3722 /* Add reloc counts against the indirect sym to the direct sym
3723 list. Merge any entries against the same section. */
0bdcacaf 3724 for (pp = &eind->dyn_relocs; (p = *pp) != NULL; )
906e58ca 3725 {
0bdcacaf 3726 struct elf_dyn_relocs *q;
906e58ca 3727
0bdcacaf
RS		 3728 for (q = edir->dyn_relocs; q != NULL; q = q->next)
3729 if (q->sec == p->sec)
906e58ca
NC		 3730 {
3731 q->pc_count += p->pc_count;
3732 q->count += p->count;
3733 *pp = p->next;
3734 break;
3735 }
3736 if (q == NULL)
3737 pp = &p->next;
3738 }
0bdcacaf 3739 *pp = edir->dyn_relocs;
906e58ca
NC		 3740 }
3741
0bdcacaf
RS		 3742 edir->dyn_relocs = eind->dyn_relocs;
3743 eind->dyn_relocs = NULL;
906e58ca
NC		 3744 }
3745
3746 if (ind->root.type == bfd_link_hash_indirect)
3747 {
3748 /* Copy over PLT info. */
34e77a92
RS		 3749 edir->plt.thumb_refcount += eind->plt.thumb_refcount;
3750 eind->plt.thumb_refcount = 0;
3751 edir->plt.maybe_thumb_refcount += eind->plt.maybe_thumb_refcount;
3752 eind->plt.maybe_thumb_refcount = 0;
3753 edir->plt.noncall_refcount += eind->plt.noncall_refcount;
3754 eind->plt.noncall_refcount = 0;
3755
3756 /* We should only allocate a function to .iplt once the final
3757 symbol information is known. */
3758 BFD_ASSERT (!eind->is_iplt);
906e58ca
NC		 3759
3760 if (dir->got.refcount <= 0)
3761 {
3762 edir->tls_type = eind->tls_type;
3763 eind->tls_type = GOT_UNKNOWN;
3764 }
3765 }
3766
3767 _bfd_elf_link_hash_copy_indirect (info, dir, ind);
3768}
3769
68faa637
AM		 3770/* Destroy an ARM elf linker hash table. */
3771
3772static void
d495ab0d 3773elf32_arm_link_hash_table_free (bfd *obfd)
68faa637
AM		 3774{
3775 struct elf32_arm_link_hash_table *ret
d495ab0d 3776 = (struct elf32_arm_link_hash_table *) obfd->link.hash;
68faa637
AM		 3777
3778 bfd_hash_table_free (&ret->stub_hash_table);
d495ab0d 3779 _bfd_elf_link_hash_table_free (obfd);
68faa637
AM		 3780}
3781
906e58ca
NC		 3782/* Create an ARM elf linker hash table. */
3783
3784static struct bfd_link_hash_table *
3785elf32_arm_link_hash_table_create (bfd *abfd)
3786{
3787 struct elf32_arm_link_hash_table *ret;
3788 bfd_size_type amt = sizeof (struct elf32_arm_link_hash_table);
3789
7bf52ea2 3790 ret = (struct elf32_arm_link_hash_table *) bfd_zmalloc (amt);
906e58ca
NC		 3791 if (ret == NULL)
3792 return NULL;
3793
3794 if (!_bfd_elf_link_hash_table_init (& ret->root, abfd,
3795 elf32_arm_link_hash_newfunc,
4dfe6ac6
NC		 3796 sizeof (struct elf32_arm_link_hash_entry),
3797 ARM_ELF_DATA))
906e58ca
NC		 3798 {
3799 free (ret);
3800 return NULL;
3801 }
3802
906e58ca 3803 ret->vfp11_fix = BFD_ARM_VFP11_FIX_NONE;
a504d23a 3804 ret->stm32l4xx_fix = BFD_ARM_STM32L4XX_FIX_NONE;
906e58ca
NC		 3805#ifdef FOUR_WORD_PLT
3806 ret->plt_header_size = 16;
3807 ret->plt_entry_size = 16;
3808#else
3809 ret->plt_header_size = 20;
1db37fe6 3810 ret->plt_entry_size = elf32_arm_use_long_plt_entry ? 16 : 12;
906e58ca 3811#endif
906e58ca 3812 ret->use_rel = 1;
906e58ca 3813 ret->obfd = abfd;
906e58ca
NC		 3814
3815 if (!bfd_hash_table_init (&ret->stub_hash_table, stub_hash_newfunc,
3816 sizeof (struct elf32_arm_stub_hash_entry)))
3817 {
d495ab0d 3818 _bfd_elf_link_hash_table_free (abfd);
906e58ca
NC		 3819 return NULL;
3820 }
d495ab0d 3821 ret->root.root.hash_table_free = elf32_arm_link_hash_table_free;
906e58ca
NC		 3822
3823 return &ret->root.root;
3824}
3825
cd1dac3d
DG		 3826/* Determine what kind of NOPs are available. */
3827
3828static bfd_boolean
3829arch_has_arm_nop (struct elf32_arm_link_hash_table *globals)
3830{
3831 const int arch = bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC,
3832 Tag_CPU_arch);
cd1dac3d 3833
60a019a0
TP		 3834 /* Force return logic to be reviewed for each new architecture. */
3835 BFD_ASSERT (arch <= TAG_CPU_ARCH_V8
3836 || arch == TAG_CPU_ARCH_V8M_BASE
3837 || arch == TAG_CPU_ARCH_V8M_MAIN);
3838
3839 return (arch == TAG_CPU_ARCH_V6T2
3840 || arch == TAG_CPU_ARCH_V6K
3841 || arch == TAG_CPU_ARCH_V7
3842 || arch == TAG_CPU_ARCH_V8);
cd1dac3d
DG		 3843}
3844
f4ac8484
DJ		 3845static bfd_boolean
3846arm_stub_is_thumb (enum elf32_arm_stub_type stub_type)
3847{
3848 switch (stub_type)
3849 {
fea2b4d6 3850 case arm_stub_long_branch_thumb_only:
80c135e5 3851 case arm_stub_long_branch_thumb2_only:
d5a67c02 3852 case arm_stub_long_branch_thumb2_only_pure:
fea2b4d6
CL		 3853 case arm_stub_long_branch_v4t_thumb_arm:
3854 case arm_stub_short_branch_v4t_thumb_arm:
ebe24dd4 3855 case arm_stub_long_branch_v4t_thumb_arm_pic:
12352d3f 3856 case arm_stub_long_branch_v4t_thumb_tls_pic:
ebe24dd4 3857 case arm_stub_long_branch_thumb_only_pic:
4ba2ef8f 3858 case arm_stub_cmse_branch_thumb_only:
f4ac8484
DJ		 3859 return TRUE;
3860 case arm_stub_none:
3861 BFD_FAIL ();
3862 return FALSE;
3863 break;
3864 default:
3865 return FALSE;
3866 }
3867}
3868
906e58ca
NC		 3869/* Determine the type of stub needed, if any, for a call. */
3870
3871static enum elf32_arm_stub_type
3872arm_type_of_stub (struct bfd_link_info *info,
3873 asection *input_sec,
3874 const Elf_Internal_Rela *rel,
34e77a92 3875 unsigned char st_type,
35fc36a8 3876 enum arm_st_branch_type *actual_branch_type,
906e58ca 3877 struct elf32_arm_link_hash_entry *hash,
c820be07
NC		 3878 bfd_vma destination,
3879 asection *sym_sec,
3880 bfd *input_bfd,
3881 const char *name)
906e58ca
NC		 3882{
3883 bfd_vma location;
3884 bfd_signed_vma branch_offset;
3885 unsigned int r_type;
3886 struct elf32_arm_link_hash_table * globals;
5e866f5a 3887 bfd_boolean thumb2, thumb2_bl, thumb_only;
906e58ca 3888 enum elf32_arm_stub_type stub_type = arm_stub_none;
5fa9e92f 3889 int use_plt = 0;
35fc36a8 3890 enum arm_st_branch_type branch_type = *actual_branch_type;
34e77a92
RS		 3891 union gotplt_union *root_plt;
3892 struct arm_plt_info *arm_plt;
d5a67c02
AV		 3893 int arch;
3894 int thumb2_movw;
906e58ca 3895
35fc36a8 3896 if (branch_type == ST_BRANCH_LONG)
da5938a2
NC		 3897 return stub_type;
3898
906e58ca 3899 globals = elf32_arm_hash_table (info);
4dfe6ac6
NC		 3900 if (globals == NULL)
3901 return stub_type;
906e58ca
NC		 3902
3903 thumb_only = using_thumb_only (globals);
906e58ca 3904 thumb2 = using_thumb2 (globals);
5e866f5a 3905 thumb2_bl = using_thumb2_bl (globals);
906e58ca 3906
d5a67c02
AV		 3907 arch = bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC, Tag_CPU_arch);
3908
3909 /* True for architectures that implement the thumb2 movw instruction. */
3910 thumb2_movw = thumb2 || (arch == TAG_CPU_ARCH_V8M_BASE);
3911
906e58ca
NC		 3912 /* Determine where the call point is. */
3913 location = (input_sec->output_offset
3914 + input_sec->output_section->vma
3915 + rel->r_offset);
3916
906e58ca
NC		 3917 r_type = ELF32_R_TYPE (rel->r_info);
3918
39f21624
NC		 3919 /* ST_BRANCH_TO_ARM is nonsense to thumb-only targets when we
3920 are considering a function call relocation. */
c5423981
TG		 3921 if (thumb_only && (r_type == R_ARM_THM_CALL || r_type == R_ARM_THM_JUMP24
3922 || r_type == R_ARM_THM_JUMP19)
39f21624
NC		 3923 && branch_type == ST_BRANCH_TO_ARM)
3924 branch_type = ST_BRANCH_TO_THUMB;
3925
34e77a92
RS		 3926 /* For TLS call relocs, it is the caller's responsibility to provide
3927 the address of the appropriate trampoline. */
3928 if (r_type != R_ARM_TLS_CALL
3929 && r_type != R_ARM_THM_TLS_CALL
4ba2ef8f
TP		 3930 && elf32_arm_get_plt_info (input_bfd, globals, hash,
3931 ELF32_R_SYM (rel->r_info), &root_plt,
3932 &arm_plt)
34e77a92 3933 && root_plt->offset != (bfd_vma) -1)
5fa9e92f 3934 {
34e77a92 3935 asection *splt;
fe33d2fa 3936
34e77a92
RS		 3937 if (hash == NULL || hash->is_iplt)
3938 splt = globals->root.iplt;
3939 else
3940 splt = globals->root.splt;
3941 if (splt != NULL)
b38cadfb 3942 {
34e77a92
RS		 3943 use_plt = 1;
3944
3945 /* Note when dealing with PLT entries: the main PLT stub is in
3946 ARM mode, so if the branch is in Thumb mode, another
3947 Thumb->ARM stub will be inserted later just before the ARM
3948 PLT stub. We don't take this extra distance into account
3949 here, because if a long branch stub is needed, we'll add a
3950 Thumb->Arm one and branch directly to the ARM PLT entry
3951 because it avoids spreading offset corrections in several
3952 places. */
3953
3954 destination = (splt->output_section->vma
3955 + splt->output_offset
3956 + root_plt->offset);
3957 st_type = STT_FUNC;
3958 branch_type = ST_BRANCH_TO_ARM;
3959 }
5fa9e92f 3960 }
34e77a92
RS		 3961 /* Calls to STT_GNU_IFUNC symbols should go through a PLT. */
3962 BFD_ASSERT (st_type != STT_GNU_IFUNC);
906e58ca 3963
fe33d2fa
CL		 3964 branch_offset = (bfd_signed_vma)(destination - location);
3965
0855e32b 3966 if (r_type == R_ARM_THM_CALL || r_type == R_ARM_THM_JUMP24
c5423981 3967 || r_type == R_ARM_THM_TLS_CALL || r_type == R_ARM_THM_JUMP19)
906e58ca 3968 {
5fa9e92f
CL		 3969 /* Handle cases where:
3970 - this call goes too far (different Thumb/Thumb2 max
99059e56 3971 distance)
155d87d7 3972 - it's a Thumb->Arm call and blx is not available, or it's a
99059e56
RM		 3973 Thumb->Arm branch (not bl). A stub is needed in this case,
3974 but only if this call is not through a PLT entry. Indeed,
3975 PLT stubs handle mode switching already.
5fa9e92f 3976 */
5e866f5a 3977 if ((!thumb2_bl
906e58ca
NC		 3978 && (branch_offset > THM_MAX_FWD_BRANCH_OFFSET
3979 || (branch_offset < THM_MAX_BWD_BRANCH_OFFSET)))
5e866f5a 3980 || (thumb2_bl
906e58ca
NC		 3981 && (branch_offset > THM2_MAX_FWD_BRANCH_OFFSET
3982 || (branch_offset < THM2_MAX_BWD_BRANCH_OFFSET)))
c5423981
TG		 3983 || (thumb2
3984 && (branch_offset > THM2_MAX_FWD_COND_BRANCH_OFFSET
3985 || (branch_offset < THM2_MAX_BWD_COND_BRANCH_OFFSET))
3986 && (r_type == R_ARM_THM_JUMP19))
35fc36a8 3987 || (branch_type == ST_BRANCH_TO_ARM
0855e32b
NS		 3988 && (((r_type == R_ARM_THM_CALL
3989 || r_type == R_ARM_THM_TLS_CALL) && !globals->use_blx)
c5423981
TG		 3990 || (r_type == R_ARM_THM_JUMP24)
3991 || (r_type == R_ARM_THM_JUMP19))
5fa9e92f 3992 && !use_plt))
906e58ca 3993 {
35fc36a8 3994 if (branch_type == ST_BRANCH_TO_THUMB)
906e58ca
NC		 3995 {
3996 /* Thumb to thumb. */
3997 if (!thumb_only)
3998 {
d5a67c02
AV		 3999 if (input_sec->flags & SEC_ELF_PURECODE)
4000 (*_bfd_error_handler) (_("%B(%s): warning: long branch "
4001 " veneers used in section with "
4002 "SHF_ARM_PURECODE section "
4003 "attribute is only supported"
4004 " for M-profile targets that "
4005 "implement the movw "
4006 "instruction."));
4007
0e1862bb 4008 stub_type = (bfd_link_pic (info) | globals->pic_veneer)
c2b4a39d 4009 /* PIC stubs. */
155d87d7 4010 ? ((globals->use_blx
9553db3c 4011 && (r_type == R_ARM_THM_CALL))
155d87d7
CL		 4012 /* V5T and above. Stub starts with ARM code, so
4013 we must be able to switch mode before
4014 reaching it, which is only possible for 'bl'
4015 (ie R_ARM_THM_CALL relocation). */
cf3eccff 4016 ? arm_stub_long_branch_any_thumb_pic
ebe24dd4 4017 /* On V4T, use Thumb code only. */
d3626fb0 4018 : arm_stub_long_branch_v4t_thumb_thumb_pic)
c2b4a39d
CL		 4019
4020 /* non-PIC stubs. */
155d87d7 4021 : ((globals->use_blx
9553db3c 4022 && (r_type == R_ARM_THM_CALL))
c2b4a39d
CL		 4023 /* V5T and above. */
4024 ? arm_stub_long_branch_any_any
4025 /* V4T. */
d3626fb0 4026 : arm_stub_long_branch_v4t_thumb_thumb);
906e58ca
NC		 4027 }
4028 else
4029 {
d5a67c02
AV		 4030 if (thumb2_movw && (input_sec->flags & SEC_ELF_PURECODE))
4031 stub_type = arm_stub_long_branch_thumb2_only_pure;
4032 else
4033 {
4034 if (input_sec->flags & SEC_ELF_PURECODE)
4035 (*_bfd_error_handler) (_("%B(%s): warning: long branch "
4036 " veneers used in section with "
4037 "SHF_ARM_PURECODE section "
4038 "attribute is only supported"
4039 " for M-profile targets that "
4040 "implement the movw "
4041 "instruction."));
4042
4043 stub_type = (bfd_link_pic (info) | globals->pic_veneer)
4044 /* PIC stub. */
4045 ? arm_stub_long_branch_thumb_only_pic
4046 /* non-PIC stub. */
4047 : (thumb2 ? arm_stub_long_branch_thumb2_only
4048 : arm_stub_long_branch_thumb_only);
4049 }
906e58ca
NC		 4050 }
4051 }
4052 else
4053 {
d5a67c02
AV		 4054 if (input_sec->flags & SEC_ELF_PURECODE)
4055 (*_bfd_error_handler) (_("%B(%s): warning: long branch "
4056 " veneers used in section with "
4057 "SHF_ARM_PURECODE section "
4058 "attribute is only supported"
4059 " for M-profile targets that "
4060 "implement the movw "
4061 "instruction."));
4062
906e58ca 4063 /* Thumb to arm. */
c820be07
NC		 4064 if (sym_sec != NULL
4065 && sym_sec->owner != NULL
4066 && !INTERWORK_FLAG (sym_sec->owner))
4067 {
4068 (*_bfd_error_handler)
4069 (_("%B(%s): warning: interworking not enabled.\n"
4070 " first occurrence: %B: Thumb call to ARM"),
4071 sym_sec->owner, input_bfd, name);
4072 }
4073
0855e32b 4074 stub_type =
0e1862bb 4075 (bfd_link_pic (info) | globals->pic_veneer)
c2b4a39d 4076 /* PIC stubs. */
0855e32b 4077 ? (r_type == R_ARM_THM_TLS_CALL
6a631e86 4078 /* TLS PIC stubs. */
0855e32b
NS		 4079 ? (globals->use_blx ? arm_stub_long_branch_any_tls_pic
4080 : arm_stub_long_branch_v4t_thumb_tls_pic)
4081 : ((globals->use_blx && r_type == R_ARM_THM_CALL)
4082 /* V5T PIC and above. */
4083 ? arm_stub_long_branch_any_arm_pic
4084 /* V4T PIC stub. */
4085 : arm_stub_long_branch_v4t_thumb_arm_pic))
c2b4a39d
CL		 4086
4087 /* non-PIC stubs. */
0855e32b 4088 : ((globals->use_blx && r_type == R_ARM_THM_CALL)
c2b4a39d
CL		 4089 /* V5T and above. */
4090 ? arm_stub_long_branch_any_any
4091 /* V4T. */
4092 : arm_stub_long_branch_v4t_thumb_arm);
c820be07
NC		 4093
4094 /* Handle v4t short branches. */
fea2b4d6 4095 if ((stub_type == arm_stub_long_branch_v4t_thumb_arm)
c820be07
NC		 4096 && (branch_offset <= THM_MAX_FWD_BRANCH_OFFSET)
4097 && (branch_offset >= THM_MAX_BWD_BRANCH_OFFSET))
fea2b4d6 4098 stub_type = arm_stub_short_branch_v4t_thumb_arm;
906e58ca
NC		 4099 }
4100 }
4101 }
fe33d2fa
CL		 4102 else if (r_type == R_ARM_CALL
4103 || r_type == R_ARM_JUMP24
0855e32b
NS		 4104 || r_type == R_ARM_PLT32
4105 || r_type == R_ARM_TLS_CALL)
906e58ca 4106 {
d5a67c02
AV		 4107 if (input_sec->flags & SEC_ELF_PURECODE)
4108 (*_bfd_error_handler) (_("%B(%s): warning: long branch "
4109 " veneers used in section with "
4110 "SHF_ARM_PURECODE section "
4111 "attribute is only supported"
4112 " for M-profile targets that "
4113 "implement the movw "
4114 "instruction."));
35fc36a8 4115 if (branch_type == ST_BRANCH_TO_THUMB)
906e58ca
NC		 4116 {
4117 /* Arm to thumb. */
c820be07
NC		 4118
4119 if (sym_sec != NULL
4120 && sym_sec->owner != NULL
4121 && !INTERWORK_FLAG (sym_sec->owner))
4122 {
4123 (*_bfd_error_handler)
4124 (_("%B(%s): warning: interworking not enabled.\n"
c2b4a39d 4125 " first occurrence: %B: ARM call to Thumb"),
c820be07
NC		 4126 sym_sec->owner, input_bfd, name);
4127 }
4128
4129 /* We have an extra 2-bytes reach because of
4130 the mode change (bit 24 (H) of BLX encoding). */
4116d8d7
PB		 4131 if (branch_offset > (ARM_MAX_FWD_BRANCH_OFFSET + 2)
4132 || (branch_offset < ARM_MAX_BWD_BRANCH_OFFSET)
0855e32b 4133 || (r_type == R_ARM_CALL && !globals->use_blx)
4116d8d7
PB		 4134 || (r_type == R_ARM_JUMP24)
4135 || (r_type == R_ARM_PLT32))
906e58ca 4136 {
0e1862bb 4137 stub_type = (bfd_link_pic (info) | globals->pic_veneer)
c2b4a39d 4138 /* PIC stubs. */
ebe24dd4
CL		 4139 ? ((globals->use_blx)
4140 /* V5T and above. */
4141 ? arm_stub_long_branch_any_thumb_pic
4142 /* V4T stub. */
4143 : arm_stub_long_branch_v4t_arm_thumb_pic)
4144
c2b4a39d
CL		 4145 /* non-PIC stubs. */
4146 : ((globals->use_blx)
4147 /* V5T and above. */
4148 ? arm_stub_long_branch_any_any
4149 /* V4T. */
4150 : arm_stub_long_branch_v4t_arm_thumb);
906e58ca
NC		 4151 }
4152 }
4153 else
4154 {
4155 /* Arm to arm. */
4156 if (branch_offset > ARM_MAX_FWD_BRANCH_OFFSET
4157 || (branch_offset < ARM_MAX_BWD_BRANCH_OFFSET))
4158 {
0855e32b 4159 stub_type =
0e1862bb 4160 (bfd_link_pic (info) | globals->pic_veneer)
c2b4a39d 4161 /* PIC stubs. */
0855e32b 4162 ? (r_type == R_ARM_TLS_CALL
6a631e86 4163 /* TLS PIC Stub. */
0855e32b 4164 ? arm_stub_long_branch_any_tls_pic
7a89b94e
NC		 4165 : (globals->nacl_p
4166 ? arm_stub_long_branch_arm_nacl_pic
4167 : arm_stub_long_branch_any_arm_pic))
c2b4a39d 4168 /* non-PIC stubs. */
7a89b94e
NC		 4169 : (globals->nacl_p
4170 ? arm_stub_long_branch_arm_nacl
4171 : arm_stub_long_branch_any_any);
906e58ca
NC		 4172 }
4173 }
4174 }
4175
fe33d2fa
CL		 4176 /* If a stub is needed, record the actual destination type. */
4177 if (stub_type != arm_stub_none)
35fc36a8 4178 *actual_branch_type = branch_type;
fe33d2fa 4179
906e58ca
NC		 4180 return stub_type;
4181}
4182
4183/* Build a name for an entry in the stub hash table. */
4184
4185static char *
4186elf32_arm_stub_name (const asection *input_section,
4187 const asection *sym_sec,
4188 const struct elf32_arm_link_hash_entry *hash,
fe33d2fa
CL		 4189 const Elf_Internal_Rela *rel,
4190 enum elf32_arm_stub_type stub_type)
906e58ca
NC		 4191{
4192 char *stub_name;
4193 bfd_size_type len;
4194
4195 if (hash)
4196 {
fe33d2fa 4197 len = 8 + 1 + strlen (hash->root.root.root.string) + 1 + 8 + 1 + 2 + 1;
21d799b5 4198 stub_name = (char *) bfd_malloc (len);
906e58ca 4199 if (stub_name != NULL)
fe33d2fa 4200 sprintf (stub_name, "%08x_%s+%x_%d",
906e58ca
NC		 4201 input_section->id & 0xffffffff,
4202 hash->root.root.root.string,
fe33d2fa
CL		 4203 (int) rel->r_addend & 0xffffffff,
4204 (int) stub_type);
906e58ca
NC		 4205 }
4206 else
4207 {
fe33d2fa 4208 len = 8 + 1 + 8 + 1 + 8 + 1 + 8 + 1 + 2 + 1;
21d799b5 4209 stub_name = (char *) bfd_malloc (len);
906e58ca 4210 if (stub_name != NULL)
fe33d2fa 4211 sprintf (stub_name, "%08x_%x:%x+%x_%d",
906e58ca
NC		 4212 input_section->id & 0xffffffff,
4213 sym_sec->id & 0xffffffff,
0855e32b
NS		 4214 ELF32_R_TYPE (rel->r_info) == R_ARM_TLS_CALL
4215 || ELF32_R_TYPE (rel->r_info) == R_ARM_THM_TLS_CALL
4216 ? 0 : (int) ELF32_R_SYM (rel->r_info) & 0xffffffff,
fe33d2fa
CL		 4217 (int) rel->r_addend & 0xffffffff,
4218 (int) stub_type);
906e58ca
NC		 4219 }
4220
4221 return stub_name;
4222}
4223
4224/* Look up an entry in the stub hash. Stub entries are cached because
4225 creating the stub name takes a bit of time. */
4226
4227static struct elf32_arm_stub_hash_entry *
4228elf32_arm_get_stub_entry (const asection *input_section,
4229 const asection *sym_sec,
4230 struct elf_link_hash_entry *hash,
4231 const Elf_Internal_Rela *rel,
fe33d2fa
CL		 4232 struct elf32_arm_link_hash_table *htab,
4233 enum elf32_arm_stub_type stub_type)
906e58ca
NC		 4234{
4235 struct elf32_arm_stub_hash_entry *stub_entry;
4236 struct elf32_arm_link_hash_entry *h = (struct elf32_arm_link_hash_entry *) hash;
4237 const asection *id_sec;
4238
4239 if ((input_section->flags & SEC_CODE) == 0)
4240 return NULL;
4241
4242 /* If this input section is part of a group of sections sharing one
4243 stub section, then use the id of the first section in the group.
4244 Stub names need to include a section id, as there may well be
4245 more than one stub used to reach say, printf, and we need to
4246 distinguish between them. */
c2abbbeb 4247 BFD_ASSERT (input_section->id <= htab->top_id);
906e58ca
NC		 4248 id_sec = htab->stub_group[input_section->id].link_sec;
4249
4250 if (h != NULL && h->stub_cache != NULL
4251 && h->stub_cache->h == h
fe33d2fa
CL		 4252 && h->stub_cache->id_sec == id_sec
4253 && h->stub_cache->stub_type == stub_type)
906e58ca
NC		 4254 {
4255 stub_entry = h->stub_cache;
4256 }
4257 else
4258 {
4259 char *stub_name;
4260
fe33d2fa 4261 stub_name = elf32_arm_stub_name (id_sec, sym_sec, h, rel, stub_type);
906e58ca
NC		 4262 if (stub_name == NULL)
4263 return NULL;
4264
4265 stub_entry = arm_stub_hash_lookup (&htab->stub_hash_table,
4266 stub_name, FALSE, FALSE);
4267 if (h != NULL)
4268 h->stub_cache = stub_entry;
4269
4270 free (stub_name);
4271 }
4272
4273 return stub_entry;
4274}
4275
daa4adae
TP		 4276/* Whether veneers of type STUB_TYPE require to be in a dedicated output
4277 section. */
4278
4279static bfd_boolean
4280arm_dedicated_stub_output_section_required (enum elf32_arm_stub_type stub_type)
4281{
4282 if (stub_type >= max_stub_type)
4283 abort (); /* Should be unreachable. */
4284
4ba2ef8f
TP		 4285 switch (stub_type)
4286 {
4287 case arm_stub_cmse_branch_thumb_only:
4288 return TRUE;
4289
4290 default:
4291 return FALSE;
4292 }
4293
4294 abort (); /* Should be unreachable. */
daa4adae
TP		 4295}
4296
4297/* Required alignment (as a power of 2) for the dedicated section holding
4298 veneers of type STUB_TYPE, or 0 if veneers of this type are interspersed
4299 with input sections. */
4300
4301static int
4302arm_dedicated_stub_output_section_required_alignment
4303 (enum elf32_arm_stub_type stub_type)
4304{
4305 if (stub_type >= max_stub_type)
4306 abort (); /* Should be unreachable. */
4307
4ba2ef8f
TP		 4308 switch (stub_type)
4309 {
4310 /* Vectors of Secure Gateway veneers must be aligned on 32byte
4311 boundary. */
4312 case arm_stub_cmse_branch_thumb_only:
4313 return 5;
4314
4315 default:
4316 BFD_ASSERT (!arm_dedicated_stub_output_section_required (stub_type));
4317 return 0;
4318 }
4319
4320 abort (); /* Should be unreachable. */
daa4adae
TP		 4321}
4322
4323/* Name of the dedicated output section to put veneers of type STUB_TYPE, or
4324 NULL if veneers of this type are interspersed with input sections. */
4325
4326static const char *
4327arm_dedicated_stub_output_section_name (enum elf32_arm_stub_type stub_type)
4328{
4329 if (stub_type >= max_stub_type)
4330 abort (); /* Should be unreachable. */
4331
4ba2ef8f
TP		 4332 switch (stub_type)
4333 {
4334 case arm_stub_cmse_branch_thumb_only:
4335 return ".gnu.sgstubs";
4336
4337 default:
4338 BFD_ASSERT (!arm_dedicated_stub_output_section_required (stub_type));
4339 return NULL;
4340 }
4341
4342 abort (); /* Should be unreachable. */
daa4adae
TP		 4343}
4344
4345/* If veneers of type STUB_TYPE should go in a dedicated output section,
4346 returns the address of the hash table field in HTAB holding a pointer to the
4347 corresponding input section. Otherwise, returns NULL. */
4348
4349static asection **
4ba2ef8f
TP		 4350arm_dedicated_stub_input_section_ptr (struct elf32_arm_link_hash_table *htab,
4351 enum elf32_arm_stub_type stub_type)
daa4adae
TP		 4352{
4353 if (stub_type >= max_stub_type)
4354 abort (); /* Should be unreachable. */
4355
4ba2ef8f
TP		 4356 switch (stub_type)
4357 {
4358 case arm_stub_cmse_branch_thumb_only:
4359 return &htab->cmse_stub_sec;
4360
4361 default:
4362 BFD_ASSERT (!arm_dedicated_stub_output_section_required (stub_type));
4363 return NULL;
4364 }
4365
4366 abort (); /* Should be unreachable. */
daa4adae
TP		 4367}
4368
4369/* Find or create a stub section to contain a stub of type STUB_TYPE. SECTION
4370 is the section that branch into veneer and can be NULL if stub should go in
4371 a dedicated output section. Returns a pointer to the stub section, and the
4372 section to which the stub section will be attached (in *LINK_SEC_P).
48229727 4373 LINK_SEC_P may be NULL. */
906e58ca 4374
48229727
JB		 4375static asection *
4376elf32_arm_create_or_find_stub_sec (asection **link_sec_p, asection *section,
daa4adae
TP		 4377 struct elf32_arm_link_hash_table *htab,
4378 enum elf32_arm_stub_type stub_type)
906e58ca 4379{
daa4adae
TP		 4380 asection *link_sec, *out_sec, **stub_sec_p;
4381 const char *stub_sec_prefix;
4382 bfd_boolean dedicated_output_section =
4383 arm_dedicated_stub_output_section_required (stub_type);
4384 int align;
906e58ca 4385
daa4adae 4386 if (dedicated_output_section)
906e58ca 4387 {
daa4adae
TP		 4388 bfd *output_bfd = htab->obfd;
4389 const char *out_sec_name =
4390 arm_dedicated_stub_output_section_name (stub_type);
4391 link_sec = NULL;
4392 stub_sec_p = arm_dedicated_stub_input_section_ptr (htab, stub_type);
4393 stub_sec_prefix = out_sec_name;
4394 align = arm_dedicated_stub_output_section_required_alignment (stub_type);
4395 out_sec = bfd_get_section_by_name (output_bfd, out_sec_name);
4396 if (out_sec == NULL)
906e58ca 4397 {
daa4adae
TP		 4398 (*_bfd_error_handler) (_("No address assigned to the veneers output "
4399 "section %s"), out_sec_name);
4400 return NULL;
906e58ca 4401 }
daa4adae
TP		 4402 }
4403 else
4404 {
c2abbbeb 4405 BFD_ASSERT (section->id <= htab->top_id);
daa4adae
TP		 4406 link_sec = htab->stub_group[section->id].link_sec;
4407 BFD_ASSERT (link_sec != NULL);
4408 stub_sec_p = &htab->stub_group[section->id].stub_sec;
4409 if (*stub_sec_p == NULL)
4410 stub_sec_p = &htab->stub_group[link_sec->id].stub_sec;
4411 stub_sec_prefix = link_sec->name;
4412 out_sec = link_sec->output_section;
4413 align = htab->nacl_p ? 4 : 3;
906e58ca 4414 }
b38cadfb 4415
daa4adae
TP		 4416 if (*stub_sec_p == NULL)
4417 {
4418 size_t namelen;
4419 bfd_size_type len;
4420 char *s_name;
4421
4422 namelen = strlen (stub_sec_prefix);
4423 len = namelen + sizeof (STUB_SUFFIX);
4424 s_name = (char *) bfd_alloc (htab->stub_bfd, len);
4425 if (s_name == NULL)
4426 return NULL;
4427
4428 memcpy (s_name, stub_sec_prefix, namelen);
4429 memcpy (s_name + namelen, STUB_SUFFIX, sizeof (STUB_SUFFIX));
4430 *stub_sec_p = (*htab->add_stub_section) (s_name, out_sec, link_sec,
4431 align);
4432 if (*stub_sec_p == NULL)
4433 return NULL;
4434
4435 out_sec->flags |= SEC_ALLOC | SEC_LOAD | SEC_READONLY | SEC_CODE
4436 | SEC_HAS_CONTENTS | SEC_RELOC | SEC_IN_MEMORY
4437 | SEC_KEEP;
4438 }
4439
4440 if (!dedicated_output_section)
4441 htab->stub_group[section->id].stub_sec = *stub_sec_p;
4442
48229727
JB		 4443 if (link_sec_p)
4444 *link_sec_p = link_sec;
b38cadfb 4445
daa4adae 4446 return *stub_sec_p;
48229727
JB		 4447}
4448
4449/* Add a new stub entry to the stub hash. Not all fields of the new
4450 stub entry are initialised. */
4451
4452static struct elf32_arm_stub_hash_entry *
daa4adae
TP		 4453elf32_arm_add_stub (const char *stub_name, asection *section,
4454 struct elf32_arm_link_hash_table *htab,
4455 enum elf32_arm_stub_type stub_type)
48229727
JB		 4456{
4457 asection *link_sec;
4458 asection *stub_sec;
4459 struct elf32_arm_stub_hash_entry *stub_entry;
4460
daa4adae
TP		 4461 stub_sec = elf32_arm_create_or_find_stub_sec (&link_sec, section, htab,
4462 stub_type);
48229727
JB		 4463 if (stub_sec == NULL)
4464 return NULL;
906e58ca
NC		 4465
4466 /* Enter this entry into the linker stub hash table. */
4467 stub_entry = arm_stub_hash_lookup (&htab->stub_hash_table, stub_name,
4468 TRUE, FALSE);
4469 if (stub_entry == NULL)
4470 {
6bde4c52
TP		 4471 if (section == NULL)
4472 section = stub_sec;
906e58ca
NC		 4473 (*_bfd_error_handler) (_("%s: cannot create stub entry %s"),
4474 section->owner,
4475 stub_name);
4476 return NULL;
4477 }
4478
4479 stub_entry->stub_sec = stub_sec;
0955507f 4480 stub_entry->stub_offset = (bfd_vma) -1;
906e58ca
NC		 4481 stub_entry->id_sec = link_sec;
4482
906e58ca
NC		 4483 return stub_entry;
4484}
4485
4486/* Store an Arm insn into an output section not processed by
4487 elf32_arm_write_section. */
4488
4489static void
8029a119
NC		 4490put_arm_insn (struct elf32_arm_link_hash_table * htab,
4491 bfd * output_bfd, bfd_vma val, void * ptr)
906e58ca
NC		 4492{
4493 if (htab->byteswap_code != bfd_little_endian (output_bfd))
4494 bfd_putl32 (val, ptr);
4495 else
4496 bfd_putb32 (val, ptr);
4497}
4498
4499/* Store a 16-bit Thumb insn into an output section not processed by
4500 elf32_arm_write_section. */
4501
4502static void
8029a119
NC		 4503put_thumb_insn (struct elf32_arm_link_hash_table * htab,
4504 bfd * output_bfd, bfd_vma val, void * ptr)
906e58ca
NC		 4505{
4506 if (htab->byteswap_code != bfd_little_endian (output_bfd))
4507 bfd_putl16 (val, ptr);
4508 else
4509 bfd_putb16 (val, ptr);
4510}
4511
a504d23a
LA		 4512/* Store a Thumb2 insn into an output section not processed by
4513 elf32_arm_write_section. */
4514
4515static void
4516put_thumb2_insn (struct elf32_arm_link_hash_table * htab,
b98e6871 4517 bfd * output_bfd, bfd_vma val, bfd_byte * ptr)
a504d23a
LA		 4518{
4519 /* T2 instructions are 16-bit streamed. */
4520 if (htab->byteswap_code != bfd_little_endian (output_bfd))
4521 {
4522 bfd_putl16 ((val >> 16) & 0xffff, ptr);
4523 bfd_putl16 ((val & 0xffff), ptr + 2);
4524 }
4525 else
4526 {
4527 bfd_putb16 ((val >> 16) & 0xffff, ptr);
4528 bfd_putb16 ((val & 0xffff), ptr + 2);
4529 }
4530}
4531
0855e32b
NS		 4532/* If it's possible to change R_TYPE to a more efficient access
4533 model, return the new reloc type. */
4534
4535static unsigned
b38cadfb 4536elf32_arm_tls_transition (struct bfd_link_info *info, int r_type,
0855e32b
NS		 4537 struct elf_link_hash_entry *h)
4538{
4539 int is_local = (h == NULL);
4540
0e1862bb
L		 4541 if (bfd_link_pic (info)
4542 || (h && h->root.type == bfd_link_hash_undefweak))
0855e32b
NS		 4543 return r_type;
4544
b38cadfb 4545 /* We do not support relaxations for Old TLS models. */
0855e32b
NS		 4546 switch (r_type)
4547 {
4548 case R_ARM_TLS_GOTDESC:
4549 case R_ARM_TLS_CALL:
4550 case R_ARM_THM_TLS_CALL:
4551 case R_ARM_TLS_DESCSEQ:
4552 case R_ARM_THM_TLS_DESCSEQ:
4553 return is_local ? R_ARM_TLS_LE32 : R_ARM_TLS_IE32;
4554 }
4555
4556 return r_type;
4557}
4558
48229727
JB		 4559static bfd_reloc_status_type elf32_arm_final_link_relocate
4560 (reloc_howto_type *, bfd *, bfd *, asection *, bfd_byte *,
4561 Elf_Internal_Rela *, bfd_vma, struct bfd_link_info *, asection *,
34e77a92
RS		 4562 const char *, unsigned char, enum arm_st_branch_type,
4563 struct elf_link_hash_entry *, bfd_boolean *, char **);
48229727 4564
4563a860
JB		 4565static unsigned int
4566arm_stub_required_alignment (enum elf32_arm_stub_type stub_type)
4567{
4568 switch (stub_type)
4569 {
4570 case arm_stub_a8_veneer_b_cond:
4571 case arm_stub_a8_veneer_b:
4572 case arm_stub_a8_veneer_bl:
4573 return 2;
4574
4575 case arm_stub_long_branch_any_any:
4576 case arm_stub_long_branch_v4t_arm_thumb:
4577 case arm_stub_long_branch_thumb_only:
80c135e5 4578 case arm_stub_long_branch_thumb2_only:
d5a67c02 4579 case arm_stub_long_branch_thumb2_only_pure:
4563a860
JB		 4580 case arm_stub_long_branch_v4t_thumb_thumb:
4581 case arm_stub_long_branch_v4t_thumb_arm:
4582 case arm_stub_short_branch_v4t_thumb_arm:
4583 case arm_stub_long_branch_any_arm_pic:
4584 case arm_stub_long_branch_any_thumb_pic:
4585 case arm_stub_long_branch_v4t_thumb_thumb_pic:
4586 case arm_stub_long_branch_v4t_arm_thumb_pic:
4587 case arm_stub_long_branch_v4t_thumb_arm_pic:
4588 case arm_stub_long_branch_thumb_only_pic:
0855e32b
NS		 4589 case arm_stub_long_branch_any_tls_pic:
4590 case arm_stub_long_branch_v4t_thumb_tls_pic:
4ba2ef8f 4591 case arm_stub_cmse_branch_thumb_only:
4563a860
JB		 4592 case arm_stub_a8_veneer_blx:
4593 return 4;
b38cadfb 4594
7a89b94e
NC		 4595 case arm_stub_long_branch_arm_nacl:
4596 case arm_stub_long_branch_arm_nacl_pic:
4597 return 16;
4598
4563a860
JB		 4599 default:
4600 abort (); /* Should be unreachable. */
4601 }
4602}
4603
4f4faa4d
TP		 4604/* Returns whether stubs of type STUB_TYPE take over the symbol they are
4605 veneering (TRUE) or have their own symbol (FALSE). */
4606
4607static bfd_boolean
4608arm_stub_sym_claimed (enum elf32_arm_stub_type stub_type)
4609{
4610 if (stub_type >= max_stub_type)
4611 abort (); /* Should be unreachable. */
4612
4ba2ef8f
TP		 4613 switch (stub_type)
4614 {
4615 case arm_stub_cmse_branch_thumb_only:
4616 return TRUE;
4617
4618 default:
4619 return FALSE;
4620 }
4621
4622 abort (); /* Should be unreachable. */
4f4faa4d
TP		 4623}
4624
d7c5bd02
TP		 4625/* Returns the padding needed for the dedicated section used stubs of type
4626 STUB_TYPE. */
4627
4628static int
4629arm_dedicated_stub_section_padding (enum elf32_arm_stub_type stub_type)
4630{
4631 if (stub_type >= max_stub_type)
4632 abort (); /* Should be unreachable. */
4633
4ba2ef8f
TP		 4634 switch (stub_type)
4635 {
4636 case arm_stub_cmse_branch_thumb_only:
4637 return 32;
4638
4639 default:
4640 return 0;
4641 }
4642
4643 abort (); /* Should be unreachable. */
d7c5bd02
TP		 4644}
4645
0955507f
TP		 4646/* If veneers of type STUB_TYPE should go in a dedicated output section,
4647 returns the address of the hash table field in HTAB holding the offset at
4648 which new veneers should be layed out in the stub section. */
4649
4650static bfd_vma*
4651arm_new_stubs_start_offset_ptr (struct elf32_arm_link_hash_table *htab,
4652 enum elf32_arm_stub_type stub_type)
4653{
4654 switch (stub_type)
4655 {
4656 case arm_stub_cmse_branch_thumb_only:
4657 return &htab->new_cmse_stub_offset;
4658
4659 default:
4660 BFD_ASSERT (!arm_dedicated_stub_output_section_required (stub_type));
4661 return NULL;
4662 }
4663}
4664
906e58ca
NC		 4665static bfd_boolean
4666arm_build_one_stub (struct bfd_hash_entry *gen_entry,
4667 void * in_arg)
4668{
7a89b94e 4669#define MAXRELOCS 3
0955507f 4670 bfd_boolean removed_sg_veneer;
906e58ca 4671 struct elf32_arm_stub_hash_entry *stub_entry;
4dfe6ac6 4672 struct elf32_arm_link_hash_table *globals;
906e58ca 4673 struct bfd_link_info *info;
906e58ca
NC		 4674 asection *stub_sec;
4675 bfd *stub_bfd;
906e58ca
NC		 4676 bfd_byte *loc;
4677 bfd_vma sym_value;
4678 int template_size;
4679 int size;
d3ce72d0 4680 const insn_sequence *template_sequence;
906e58ca 4681 int i;
48229727
JB		 4682 int stub_reloc_idx[MAXRELOCS] = {-1, -1};
4683 int stub_reloc_offset[MAXRELOCS] = {0, 0};
4684 int nrelocs = 0;
0955507f 4685 int just_allocated = 0;
906e58ca
NC		 4686
4687 /* Massage our args to the form they really have. */
4688 stub_entry = (struct elf32_arm_stub_hash_entry *) gen_entry;
4689 info = (struct bfd_link_info *) in_arg;
4690
4691 globals = elf32_arm_hash_table (info);
4dfe6ac6
NC		 4692 if (globals == NULL)
4693 return FALSE;
906e58ca 4694
906e58ca
NC		 4695 stub_sec = stub_entry->stub_sec;
4696
4dfe6ac6 4697 if ((globals->fix_cortex_a8 < 0)
4563a860
JB		 4698 != (arm_stub_required_alignment (stub_entry->stub_type) == 2))
4699 /* We have to do less-strictly-aligned fixes last. */
eb7c4339 4700 return TRUE;
fe33d2fa 4701
0955507f
TP		 4702 /* Assign a slot at the end of section if none assigned yet. */
4703 if (stub_entry->stub_offset == (bfd_vma) -1)
4704 {
4705 stub_entry->stub_offset = stub_sec->size;
4706 just_allocated = 1;
4707 }
906e58ca
NC		 4708 loc = stub_sec->contents + stub_entry->stub_offset;
4709
4710 stub_bfd = stub_sec->owner;
4711
906e58ca
NC		 4712 /* This is the address of the stub destination. */
4713 sym_value = (stub_entry->target_value
4714 + stub_entry->target_section->output_offset
4715 + stub_entry->target_section->output_section->vma);
4716
d3ce72d0 4717 template_sequence = stub_entry->stub_template;
461a49ca 4718 template_size = stub_entry->stub_template_size;
906e58ca
NC		 4719
4720 size = 0;
461a49ca 4721 for (i = 0; i < template_size; i++)
906e58ca 4722 {
d3ce72d0 4723 switch (template_sequence[i].type)
461a49ca
DJ		 4724 {
4725 case THUMB16_TYPE:
48229727 4726 {
d3ce72d0
NC		 4727 bfd_vma data = (bfd_vma) template_sequence[i].data;
4728 if (template_sequence[i].reloc_addend != 0)
48229727 4729 {
99059e56
RM		 4730 /* We've borrowed the reloc_addend field to mean we should
4731 insert a condition code into this (Thumb-1 branch)
4732 instruction. See THUMB16_BCOND_INSN. */
4733 BFD_ASSERT ((data & 0xff00) == 0xd000);
4734 data |= ((stub_entry->orig_insn >> 22) & 0xf) << 8;
48229727 4735 }
fe33d2fa 4736 bfd_put_16 (stub_bfd, data, loc + size);
48229727
JB		 4737 size += 2;
4738 }
461a49ca 4739 break;
906e58ca 4740
48229727 4741 case THUMB32_TYPE:
fe33d2fa
CL		 4742 bfd_put_16 (stub_bfd,
4743 (template_sequence[i].data >> 16) & 0xffff,
4744 loc + size);
4745 bfd_put_16 (stub_bfd, template_sequence[i].data & 0xffff,
4746 loc + size + 2);
99059e56
RM		 4747 if (template_sequence[i].r_type != R_ARM_NONE)
4748 {
4749 stub_reloc_idx[nrelocs] = i;
4750 stub_reloc_offset[nrelocs++] = size;
4751 }
4752 size += 4;
4753 break;
48229727 4754
461a49ca 4755 case ARM_TYPE:
fe33d2fa
CL		 4756 bfd_put_32 (stub_bfd, template_sequence[i].data,
4757 loc + size);
461a49ca
DJ		 4758 /* Handle cases where the target is encoded within the
4759 instruction. */
d3ce72d0 4760 if (template_sequence[i].r_type == R_ARM_JUMP24)
461a49ca 4761 {
48229727
JB		 4762 stub_reloc_idx[nrelocs] = i;
4763 stub_reloc_offset[nrelocs++] = size;
461a49ca
DJ		 4764 }
4765 size += 4;
4766 break;
4767
4768 case DATA_TYPE:
d3ce72d0 4769 bfd_put_32 (stub_bfd, template_sequence[i].data, loc + size);
48229727
JB		 4770 stub_reloc_idx[nrelocs] = i;
4771 stub_reloc_offset[nrelocs++] = size;
461a49ca
DJ		 4772 size += 4;
4773 break;
4774
4775 default:
4776 BFD_FAIL ();
4777 return FALSE;
4778 }
906e58ca 4779 }
461a49ca 4780
0955507f
TP		 4781 if (just_allocated)
4782 stub_sec->size += size;
906e58ca 4783
461a49ca
DJ		 4784 /* Stub size has already been computed in arm_size_one_stub. Check
4785 consistency. */
4786 BFD_ASSERT (size == stub_entry->stub_size);
4787
906e58ca 4788 /* Destination is Thumb. Force bit 0 to 1 to reflect this. */
35fc36a8 4789 if (stub_entry->branch_type == ST_BRANCH_TO_THUMB)
906e58ca
NC		 4790 sym_value |= 1;
4791
0955507f
TP		 4792 /* Assume non empty slots have at least one and at most MAXRELOCS entries
4793 to relocate in each stub. */
4794 removed_sg_veneer =
4795 (size == 0 && stub_entry->stub_type == arm_stub_cmse_branch_thumb_only);
4796 BFD_ASSERT (removed_sg_veneer || (nrelocs != 0 && nrelocs <= MAXRELOCS));
c820be07 4797
48229727 4798 for (i = 0; i < nrelocs; i++)
8d9d9490
TP		 4799 {
4800 Elf_Internal_Rela rel;
4801 bfd_boolean unresolved_reloc;
4802 char *error_message;
4803 bfd_vma points_to =
4804 sym_value + template_sequence[stub_reloc_idx[i]].reloc_addend;
4805
4806 rel.r_offset = stub_entry->stub_offset + stub_reloc_offset[i];
4807 rel.r_info = ELF32_R_INFO (0,
4808 template_sequence[stub_reloc_idx[i]].r_type);
4809 rel.r_addend = 0;
4810
4811 if (stub_entry->stub_type == arm_stub_a8_veneer_b_cond && i == 0)
4812 /* The first relocation in the elf32_arm_stub_a8_veneer_b_cond[]
4813 template should refer back to the instruction after the original
4814 branch. We use target_section as Cortex-A8 erratum workaround stubs
4815 are only generated when both source and target are in the same
4816 section. */
4817 points_to = stub_entry->target_section->output_section->vma
4818 + stub_entry->target_section->output_offset
4819 + stub_entry->source_value;
4820
4821 elf32_arm_final_link_relocate (elf32_arm_howto_from_type
4822 (template_sequence[stub_reloc_idx[i]].r_type),
4823 stub_bfd, info->output_bfd, stub_sec, stub_sec->contents, &rel,
4824 points_to, info, stub_entry->target_section, "", STT_FUNC,
4825 stub_entry->branch_type,
4826 (struct elf_link_hash_entry *) stub_entry->h, &unresolved_reloc,
4827 &error_message);
4828 }
906e58ca
NC		 4829
4830 return TRUE;
48229727 4831#undef MAXRELOCS
906e58ca
NC		 4832}
4833
48229727
JB		 4834/* Calculate the template, template size and instruction size for a stub.
4835 Return value is the instruction size. */
906e58ca 4836
48229727
JB		 4837static unsigned int
4838find_stub_size_and_template (enum elf32_arm_stub_type stub_type,
4839 const insn_sequence **stub_template,
4840 int *stub_template_size)
906e58ca 4841{
d3ce72d0 4842 const insn_sequence *template_sequence = NULL;
48229727
JB		 4843 int template_size = 0, i;
4844 unsigned int size;
906e58ca 4845
d3ce72d0 4846 template_sequence = stub_definitions[stub_type].template_sequence;
2a229407
AM		 4847 if (stub_template)
4848 *stub_template = template_sequence;
4849
48229727 4850 template_size = stub_definitions[stub_type].template_size;
2a229407
AM		 4851 if (stub_template_size)
4852 *stub_template_size = template_size;
906e58ca
NC		 4853
4854 size = 0;
461a49ca
DJ		 4855 for (i = 0; i < template_size; i++)
4856 {
d3ce72d0 4857 switch (template_sequence[i].type)
461a49ca
DJ		 4858 {
4859 case THUMB16_TYPE:
4860 size += 2;
4861 break;
4862
4863 case ARM_TYPE:
48229727 4864 case THUMB32_TYPE:
461a49ca
DJ		 4865 case DATA_TYPE:
4866 size += 4;
4867 break;
4868
4869 default:
4870 BFD_FAIL ();
2a229407 4871 return 0;
461a49ca
DJ		 4872 }
4873 }
4874
48229727
JB		 4875 return size;
4876}
4877
4878/* As above, but don't actually build the stub. Just bump offset so
4879 we know stub section sizes. */
4880
4881static bfd_boolean
4882arm_size_one_stub (struct bfd_hash_entry *gen_entry,
c7e2358a 4883 void *in_arg ATTRIBUTE_UNUSED)
48229727
JB		 4884{
4885 struct elf32_arm_stub_hash_entry *stub_entry;
d3ce72d0 4886 const insn_sequence *template_sequence;
48229727
JB		 4887 int template_size, size;
4888
4889 /* Massage our args to the form they really have. */
4890 stub_entry = (struct elf32_arm_stub_hash_entry *) gen_entry;
48229727
JB		 4891
4892 BFD_ASSERT((stub_entry->stub_type > arm_stub_none)
4893 && stub_entry->stub_type < ARRAY_SIZE(stub_definitions));
4894
d3ce72d0 4895 size = find_stub_size_and_template (stub_entry->stub_type, &template_sequence,
48229727
JB		 4896 &template_size);
4897
0955507f
TP		 4898 /* Initialized to -1. Null size indicates an empty slot full of zeros. */
4899 if (stub_entry->stub_template_size)
4900 {
4901 stub_entry->stub_size = size;
4902 stub_entry->stub_template = template_sequence;
4903 stub_entry->stub_template_size = template_size;
4904 }
4905
4906 /* Already accounted for. */
4907 if (stub_entry->stub_offset != (bfd_vma) -1)
4908 return TRUE;
461a49ca 4909
906e58ca
NC		 4910 size = (size + 7) & ~7;
4911 stub_entry->stub_sec->size += size;
461a49ca 4912
906e58ca
NC		 4913 return TRUE;
4914}
4915
4916/* External entry points for sizing and building linker stubs. */
4917
4918/* Set up various things so that we can make a list of input sections
4919 for each output section included in the link. Returns -1 on error,
4920 0 when no stubs will be needed, and 1 on success. */
4921
4922int
4923elf32_arm_setup_section_lists (bfd *output_bfd,
4924 struct bfd_link_info *info)
4925{
4926 bfd *input_bfd;
4927 unsigned int bfd_count;
7292b3ac 4928 unsigned int top_id, top_index;
906e58ca
NC		 4929 asection *section;
4930 asection **input_list, **list;
4931 bfd_size_type amt;
4932 struct elf32_arm_link_hash_table *htab = elf32_arm_hash_table (info);
4933
4dfe6ac6
NC		 4934 if (htab == NULL)
4935 return 0;
906e58ca
NC		 4936 if (! is_elf_hash_table (htab))
4937 return 0;
4938
4939 /* Count the number of input BFDs and find the top input section id. */
4940 for (input_bfd = info->input_bfds, bfd_count = 0, top_id = 0;
4941 input_bfd != NULL;
c72f2fb2 4942 input_bfd = input_bfd->link.next)
906e58ca
NC		 4943 {
4944 bfd_count += 1;
4945 for (section = input_bfd->sections;
4946 section != NULL;
4947 section = section->next)
4948 {
4949 if (top_id < section->id)
4950 top_id = section->id;
4951 }
4952 }
4953 htab->bfd_count = bfd_count;
4954
4955 amt = sizeof (struct map_stub) * (top_id + 1);
21d799b5 4956 htab->stub_group = (struct map_stub *) bfd_zmalloc (amt);
906e58ca
NC		 4957 if (htab->stub_group == NULL)
4958 return -1;
fe33d2fa 4959 htab->top_id = top_id;
906e58ca
NC		 4960
4961 /* We can't use output_bfd->section_count here to find the top output
4962 section index as some sections may have been removed, and
4963 _bfd_strip_section_from_output doesn't renumber the indices. */
4964 for (section = output_bfd->sections, top_index = 0;
4965 section != NULL;
4966 section = section->next)
4967 {
4968 if (top_index < section->index)
4969 top_index = section->index;
4970 }
4971
4972 htab->top_index = top_index;
4973 amt = sizeof (asection *) * (top_index + 1);
21d799b5 4974 input_list = (asection **) bfd_malloc (amt);
906e58ca
NC		 4975 htab->input_list = input_list;
4976 if (input_list == NULL)
4977 return -1;
4978
4979 /* For sections we aren't interested in, mark their entries with a
4980 value we can check later. */
4981 list = input_list + top_index;
4982 do
4983 *list = bfd_abs_section_ptr;
4984 while (list-- != input_list);
4985
4986 for (section = output_bfd->sections;
4987 section != NULL;
4988 section = section->next)
4989 {
4990 if ((section->flags & SEC_CODE) != 0)
4991 input_list[section->index] = NULL;
4992 }
4993
4994 return 1;
4995}
4996
4997/* The linker repeatedly calls this function for each input section,
4998 in the order that input sections are linked into output sections.
4999 Build lists of input sections to determine groupings between which
5000 we may insert linker stubs. */
5001
5002void
5003elf32_arm_next_input_section (struct bfd_link_info *info,
5004 asection *isec)
5005{
5006 struct elf32_arm_link_hash_table *htab = elf32_arm_hash_table (info);
5007
4dfe6ac6
NC		 5008 if (htab == NULL)
5009 return;
5010
906e58ca
NC		 5011 if (isec->output_section->index <= htab->top_index)
5012 {
5013 asection **list = htab->input_list + isec->output_section->index;
5014
a7470592 5015 if (*list != bfd_abs_section_ptr && (isec->flags & SEC_CODE) != 0)
906e58ca
NC		 5016 {
5017 /* Steal the link_sec pointer for our list. */
5018#define PREV_SEC(sec) (htab->stub_group[(sec)->id].link_sec)
5019 /* This happens to make the list in reverse order,
07d72278 5020 which we reverse later. */
906e58ca
NC		 5021 PREV_SEC (isec) = *list;
5022 *list = isec;
5023 }
5024 }
5025}
5026
5027/* See whether we can group stub sections together. Grouping stub
5028 sections may result in fewer stubs. More importantly, we need to
07d72278 5029 put all .init* and .fini* stubs at the end of the .init or
906e58ca
NC		 5030 .fini output sections respectively, because glibc splits the
5031 _init and _fini functions into multiple parts. Putting a stub in
5032 the middle of a function is not a good idea. */
5033
5034static void
5035group_sections (struct elf32_arm_link_hash_table *htab,
5036 bfd_size_type stub_group_size,
07d72278 5037 bfd_boolean stubs_always_after_branch)
906e58ca 5038{
07d72278 5039 asection **list = htab->input_list;
906e58ca
NC		 5040
5041 do
5042 {
5043 asection *tail = *list;
07d72278 5044 asection *head;
906e58ca
NC		 5045
5046 if (tail == bfd_abs_section_ptr)
5047 continue;
5048
07d72278
DJ		 5049 /* Reverse the list: we must avoid placing stubs at the
5050 beginning of the section because the beginning of the text
5051 section may be required for an interrupt vector in bare metal
5052 code. */
5053#define NEXT_SEC PREV_SEC
e780aef2
CL		 5054 head = NULL;
5055 while (tail != NULL)
99059e56
RM		 5056 {
5057 /* Pop from tail. */
5058 asection *item = tail;
5059 tail = PREV_SEC (item);
e780aef2 5060
99059e56
RM		 5061 /* Push on head. */
5062 NEXT_SEC (item) = head;
5063 head = item;
5064 }
07d72278
DJ		 5065
5066 while (head != NULL)
906e58ca
NC		 5067 {
5068 asection *curr;
07d72278 5069 asection *next;
e780aef2
CL		 5070 bfd_vma stub_group_start = head->output_offset;
5071 bfd_vma end_of_next;
906e58ca 5072
07d72278 5073 curr = head;
e780aef2 5074 while (NEXT_SEC (curr) != NULL)
8cd931b7 5075 {
e780aef2
CL		 5076 next = NEXT_SEC (curr);
5077 end_of_next = next->output_offset + next->size;
5078 if (end_of_next - stub_group_start >= stub_group_size)
5079 /* End of NEXT is too far from start, so stop. */
8cd931b7 5080 break;
e780aef2
CL		 5081 /* Add NEXT to the group. */
5082 curr = next;
8cd931b7 5083 }
906e58ca 5084
07d72278 5085 /* OK, the size from the start to the start of CURR is less
906e58ca 5086 than stub_group_size and thus can be handled by one stub
07d72278 5087 section. (Or the head section is itself larger than
906e58ca
NC		 5088 stub_group_size, in which case we may be toast.)
5089 We should really be keeping track of the total size of
5090 stubs added here, as stubs contribute to the final output
7fb9f789 5091 section size. */
906e58ca
NC		 5092 do
5093 {
07d72278 5094 next = NEXT_SEC (head);
906e58ca 5095 /* Set up this stub group. */
07d72278 5096 htab->stub_group[head->id].link_sec = curr;
906e58ca 5097 }
07d72278 5098 while (head != curr && (head = next) != NULL);
906e58ca
NC		 5099
5100 /* But wait, there's more! Input sections up to stub_group_size
07d72278
DJ		 5101 bytes after the stub section can be handled by it too. */
5102 if (!stubs_always_after_branch)
906e58ca 5103 {
e780aef2
CL		 5104 stub_group_start = curr->output_offset + curr->size;
5105
8cd931b7 5106 while (next != NULL)
906e58ca 5107 {
e780aef2
CL		 5108 end_of_next = next->output_offset + next->size;
5109 if (end_of_next - stub_group_start >= stub_group_size)
5110 /* End of NEXT is too far from stubs, so stop. */
8cd931b7 5111 break;
e780aef2 5112 /* Add NEXT to the stub group. */
07d72278
DJ		 5113 head = next;
5114 next = NEXT_SEC (head);
5115 htab->stub_group[head->id].link_sec = curr;
906e58ca
NC		 5116 }
5117 }
07d72278 5118 head = next;
906e58ca
NC		 5119 }
5120 }
07d72278 5121 while (list++ != htab->input_list + htab->top_index);
906e58ca
NC		 5122
5123 free (htab->input_list);
5124#undef PREV_SEC
07d72278 5125#undef NEXT_SEC
906e58ca
NC		 5126}
5127
48229727
JB		 5128/* Comparison function for sorting/searching relocations relating to Cortex-A8
5129 erratum fix. */
5130
5131static int
5132a8_reloc_compare (const void *a, const void *b)
5133{
21d799b5
NC		 5134 const struct a8_erratum_reloc *ra = (const struct a8_erratum_reloc *) a;
5135 const struct a8_erratum_reloc *rb = (const struct a8_erratum_reloc *) b;
48229727
JB		 5136
5137 if (ra->from < rb->from)
5138 return -1;
5139 else if (ra->from > rb->from)
5140 return 1;
5141 else
5142 return 0;
5143}
5144
5145static struct elf_link_hash_entry *find_thumb_glue (struct bfd_link_info *,
5146 const char *, char **);
5147
5148/* Helper function to scan code for sequences which might trigger the Cortex-A8
5149 branch/TLB erratum. Fill in the table described by A8_FIXES_P,
81694485 5150 NUM_A8_FIXES_P, A8_FIX_TABLE_SIZE_P. Returns true if an error occurs, false
48229727
JB		 5151 otherwise. */
5152
81694485
NC		 5153static bfd_boolean
5154cortex_a8_erratum_scan (bfd *input_bfd,
5155 struct bfd_link_info *info,
48229727
JB		 5156 struct a8_erratum_fix **a8_fixes_p,
5157 unsigned int *num_a8_fixes_p,
5158 unsigned int *a8_fix_table_size_p,
5159 struct a8_erratum_reloc *a8_relocs,
eb7c4339
NS		 5160 unsigned int num_a8_relocs,
5161 unsigned prev_num_a8_fixes,
5162 bfd_boolean *stub_changed_p)
48229727
JB		 5163{
5164 asection *section;
5165 struct elf32_arm_link_hash_table *htab = elf32_arm_hash_table (info);
5166 struct a8_erratum_fix *a8_fixes = *a8_fixes_p;
5167 unsigned int num_a8_fixes = *num_a8_fixes_p;
5168 unsigned int a8_fix_table_size = *a8_fix_table_size_p;
5169
4dfe6ac6
NC		 5170 if (htab == NULL)
5171 return FALSE;
5172
48229727
JB		 5173 for (section = input_bfd->sections;
5174 section != NULL;
5175 section = section->next)
5176 {
5177 bfd_byte *contents = NULL;
5178 struct _arm_elf_section_data *sec_data;
5179 unsigned int span;
5180 bfd_vma base_vma;
5181
5182 if (elf_section_type (section) != SHT_PROGBITS
99059e56
RM		 5183 || (elf_section_flags (section) & SHF_EXECINSTR) == 0
5184 || (section->flags & SEC_EXCLUDE) != 0
5185 || (section->sec_info_type == SEC_INFO_TYPE_JUST_SYMS)
5186 || (section->output_section == bfd_abs_section_ptr))
5187 continue;
48229727
JB		 5188
5189 base_vma = section->output_section->vma + section->output_offset;
5190
5191 if (elf_section_data (section)->this_hdr.contents != NULL)
99059e56 5192 contents = elf_section_data (section)->this_hdr.contents;
48229727 5193 else if (! bfd_malloc_and_get_section (input_bfd, section, &contents))
99059e56 5194 return TRUE;
48229727
JB		 5195
5196 sec_data = elf32_arm_section_data (section);
5197
5198 for (span = 0; span < sec_data->mapcount; span++)
99059e56
RM		 5199 {
5200 unsigned int span_start = sec_data->map[span].vma;
5201 unsigned int span_end = (span == sec_data->mapcount - 1)
5202 ? section->size : sec_data->map[span + 1].vma;
5203 unsigned int i;
5204 char span_type = sec_data->map[span].type;
5205 bfd_boolean last_was_32bit = FALSE, last_was_branch = FALSE;
5206
5207 if (span_type != 't')
5208 continue;
5209
5210 /* Span is entirely within a single 4KB region: skip scanning. */
5211 if (((base_vma + span_start) & ~0xfff)
48229727 5212 == ((base_vma + span_end) & ~0xfff))
99059e56
RM		 5213 continue;
5214
5215 /* Scan for 32-bit Thumb-2 branches which span two 4K regions, where:
5216
5217 * The opcode is BLX.W, BL.W, B.W, Bcc.W
5218 * The branch target is in the same 4KB region as the
5219 first half of the branch.
5220 * The instruction before the branch is a 32-bit
5221 length non-branch instruction. */
5222 for (i = span_start; i < span_end;)
5223 {
5224 unsigned int insn = bfd_getl16 (&contents[i]);
5225 bfd_boolean insn_32bit = FALSE, is_blx = FALSE, is_b = FALSE;
48229727
JB		 5226 bfd_boolean is_bl = FALSE, is_bcc = FALSE, is_32bit_branch;
5227
99059e56
RM		 5228 if ((insn & 0xe000) == 0xe000 && (insn & 0x1800) != 0x0000)
5229 insn_32bit = TRUE;
48229727
JB		 5230
5231 if (insn_32bit)
99059e56
RM		 5232 {
5233 /* Load the rest of the insn (in manual-friendly order). */
5234 insn = (insn << 16) | bfd_getl16 (&contents[i + 2]);
5235
5236 /* Encoding T4: B<c>.W. */
5237 is_b = (insn & 0xf800d000) == 0xf0009000;
5238 /* Encoding T1: BL<c>.W. */
5239 is_bl = (insn & 0xf800d000) == 0xf000d000;
5240 /* Encoding T2: BLX<c>.W. */
5241 is_blx = (insn & 0xf800d000) == 0xf000c000;
48229727
JB		 5242 /* Encoding T3: B<c>.W (not permitted in IT block). */
5243 is_bcc = (insn & 0xf800d000) == 0xf0008000
5244 && (insn & 0x07f00000) != 0x03800000;
5245 }
5246
5247 is_32bit_branch = is_b || is_bl || is_blx || is_bcc;
fe33d2fa 5248
99059e56 5249 if (((base_vma + i) & 0xfff) == 0xffe
81694485
NC		 5250 && insn_32bit
5251 && is_32bit_branch
5252 && last_was_32bit
5253 && ! last_was_branch)
99059e56
RM		 5254 {
5255 bfd_signed_vma offset = 0;
5256 bfd_boolean force_target_arm = FALSE;
48229727 5257 bfd_boolean force_target_thumb = FALSE;
99059e56
RM		 5258 bfd_vma target;
5259 enum elf32_arm_stub_type stub_type = arm_stub_none;
5260 struct a8_erratum_reloc key, *found;
5261 bfd_boolean use_plt = FALSE;
48229727 5262
99059e56
RM		 5263 key.from = base_vma + i;
5264 found = (struct a8_erratum_reloc *)
5265 bsearch (&key, a8_relocs, num_a8_relocs,
5266 sizeof (struct a8_erratum_reloc),
5267 &a8_reloc_compare);
48229727
JB		 5268
5269 if (found)
5270 {
5271 char *error_message = NULL;
5272 struct elf_link_hash_entry *entry;
5273
5274 /* We don't care about the error returned from this
99059e56 5275 function, only if there is glue or not. */
48229727
JB		 5276 entry = find_thumb_glue (info, found->sym_name,
5277 &error_message);
5278
5279 if (entry)
5280 found->non_a8_stub = TRUE;
5281
92750f34 5282 /* Keep a simpler condition, for the sake of clarity. */
362d30a1 5283 if (htab->root.splt != NULL && found->hash != NULL
92750f34
DJ		 5284 && found->hash->root.plt.offset != (bfd_vma) -1)
5285 use_plt = TRUE;
5286
5287 if (found->r_type == R_ARM_THM_CALL)
5288 {
35fc36a8
RS		 5289 if (found->branch_type == ST_BRANCH_TO_ARM
5290 || use_plt)
92750f34
DJ		 5291 force_target_arm = TRUE;
5292 else
5293 force_target_thumb = TRUE;
5294 }
48229727
JB		 5295 }
5296
99059e56 5297 /* Check if we have an offending branch instruction. */
48229727
JB		 5298
5299 if (found && found->non_a8_stub)
5300 /* We've already made a stub for this instruction, e.g.
5301 it's a long branch or a Thumb->ARM stub. Assume that
5302 stub will suffice to work around the A8 erratum (see
5303 setting of always_after_branch above). */
5304 ;
99059e56
RM		 5305 else if (is_bcc)
5306 {
5307 offset = (insn & 0x7ff) << 1;
5308 offset |= (insn & 0x3f0000) >> 4;
5309 offset |= (insn & 0x2000) ? 0x40000 : 0;
5310 offset |= (insn & 0x800) ? 0x80000 : 0;
5311 offset |= (insn & 0x4000000) ? 0x100000 : 0;
5312 if (offset & 0x100000)
5313 offset |= ~ ((bfd_signed_vma) 0xfffff);
5314 stub_type = arm_stub_a8_veneer_b_cond;
5315 }
5316 else if (is_b || is_bl || is_blx)
5317 {
5318 int s = (insn & 0x4000000) != 0;
5319 int j1 = (insn & 0x2000) != 0;
5320 int j2 = (insn & 0x800) != 0;
5321 int i1 = !(j1 ^ s);
5322 int i2 = !(j2 ^ s);
5323
5324 offset = (insn & 0x7ff) << 1;
5325 offset |= (insn & 0x3ff0000) >> 4;
5326 offset |= i2 << 22;
5327 offset |= i1 << 23;
5328 offset |= s << 24;
5329 if (offset & 0x1000000)
5330 offset |= ~ ((bfd_signed_vma) 0xffffff);
5331
5332 if (is_blx)
5333 offset &= ~ ((bfd_signed_vma) 3);
5334
5335 stub_type = is_blx ? arm_stub_a8_veneer_blx :
5336 is_bl ? arm_stub_a8_veneer_bl : arm_stub_a8_veneer_b;
5337 }
5338
5339 if (stub_type != arm_stub_none)
5340 {
5341 bfd_vma pc_for_insn = base_vma + i + 4;
48229727
JB		 5342
5343 /* The original instruction is a BL, but the target is
99059e56 5344 an ARM instruction. If we were not making a stub,
48229727
JB		 5345 the BL would have been converted to a BLX. Use the
5346 BLX stub instead in that case. */
5347 if (htab->use_blx && force_target_arm
5348 && stub_type == arm_stub_a8_veneer_bl)
5349 {
5350 stub_type = arm_stub_a8_veneer_blx;
5351 is_blx = TRUE;
5352 is_bl = FALSE;
5353 }
5354 /* Conversely, if the original instruction was
5355 BLX but the target is Thumb mode, use the BL
5356 stub. */
5357 else if (force_target_thumb
5358 && stub_type == arm_stub_a8_veneer_blx)
5359 {
5360 stub_type = arm_stub_a8_veneer_bl;
5361 is_blx = FALSE;
5362 is_bl = TRUE;
5363 }
5364
99059e56
RM		 5365 if (is_blx)
5366 pc_for_insn &= ~ ((bfd_vma) 3);
48229727 5367
99059e56
RM		 5368 /* If we found a relocation, use the proper destination,
5369 not the offset in the (unrelocated) instruction.
48229727
JB		 5370 Note this is always done if we switched the stub type
5371 above. */
99059e56
RM		 5372 if (found)
5373 offset =
81694485 5374 (bfd_signed_vma) (found->destination - pc_for_insn);
48229727 5375
99059e56
RM		 5376 /* If the stub will use a Thumb-mode branch to a
5377 PLT target, redirect it to the preceding Thumb
5378 entry point. */
5379 if (stub_type != arm_stub_a8_veneer_blx && use_plt)
5380 offset -= PLT_THUMB_STUB_SIZE;
7d24e6a6 5381
99059e56 5382 target = pc_for_insn + offset;
48229727 5383
99059e56
RM		 5384 /* The BLX stub is ARM-mode code. Adjust the offset to
5385 take the different PC value (+8 instead of +4) into
48229727 5386 account. */
99059e56
RM		 5387 if (stub_type == arm_stub_a8_veneer_blx)
5388 offset += 4;
5389
5390 if (((base_vma + i) & ~0xfff) == (target & ~0xfff))
5391 {
5392 char *stub_name = NULL;
5393
5394 if (num_a8_fixes == a8_fix_table_size)
5395 {
5396 a8_fix_table_size *= 2;
5397 a8_fixes = (struct a8_erratum_fix *)
5398 bfd_realloc (a8_fixes,
5399 sizeof (struct a8_erratum_fix)
5400 * a8_fix_table_size);
5401 }
48229727 5402
eb7c4339
NS		 5403 if (num_a8_fixes < prev_num_a8_fixes)
5404 {
5405 /* If we're doing a subsequent scan,
5406 check if we've found the same fix as
5407 before, and try and reuse the stub
5408 name. */
5409 stub_name = a8_fixes[num_a8_fixes].stub_name;
5410 if ((a8_fixes[num_a8_fixes].section != section)
5411 || (a8_fixes[num_a8_fixes].offset != i))
5412 {
5413 free (stub_name);
5414 stub_name = NULL;
5415 *stub_changed_p = TRUE;
5416 }
5417 }
5418
5419 if (!stub_name)
5420 {
21d799b5 5421 stub_name = (char *) bfd_malloc (8 + 1 + 8 + 1);
eb7c4339
NS		 5422 if (stub_name != NULL)
5423 sprintf (stub_name, "%x:%x", section->id, i);
5424 }
48229727 5425
99059e56
RM		 5426 a8_fixes[num_a8_fixes].input_bfd = input_bfd;
5427 a8_fixes[num_a8_fixes].section = section;
5428 a8_fixes[num_a8_fixes].offset = i;
8d9d9490
TP		 5429 a8_fixes[num_a8_fixes].target_offset =
5430 target - base_vma;
99059e56
RM		 5431 a8_fixes[num_a8_fixes].orig_insn = insn;
5432 a8_fixes[num_a8_fixes].stub_name = stub_name;
5433 a8_fixes[num_a8_fixes].stub_type = stub_type;
5434 a8_fixes[num_a8_fixes].branch_type =
35fc36a8 5435 is_blx ? ST_BRANCH_TO_ARM : ST_BRANCH_TO_THUMB;
48229727 5436
99059e56
RM		 5437 num_a8_fixes++;
5438 }
5439 }
5440 }
48229727 5441
99059e56
RM		 5442 i += insn_32bit ? 4 : 2;
5443 last_was_32bit = insn_32bit;
48229727 5444 last_was_branch = is_32bit_branch;
99059e56
RM		 5445 }
5446 }
48229727
JB		 5447
5448 if (elf_section_data (section)->this_hdr.contents == NULL)
99059e56 5449 free (contents);
48229727 5450 }
fe33d2fa 5451
48229727
JB		 5452 *a8_fixes_p = a8_fixes;
5453 *num_a8_fixes_p = num_a8_fixes;
5454 *a8_fix_table_size_p = a8_fix_table_size;
fe33d2fa 5455
81694485 5456 return FALSE;
48229727
JB		 5457}
5458
b715f643
TP		 5459/* Create or update a stub entry depending on whether the stub can already be
5460 found in HTAB. The stub is identified by:
5461 - its type STUB_TYPE
5462 - its source branch (note that several can share the same stub) whose
5463 section and relocation (if any) are given by SECTION and IRELA
5464 respectively
5465 - its target symbol whose input section, hash, name, value and branch type
5466 are given in SYM_SEC, HASH, SYM_NAME, SYM_VALUE and BRANCH_TYPE
5467 respectively
5468
5469 If found, the value of the stub's target symbol is updated from SYM_VALUE
5470 and *NEW_STUB is set to FALSE. Otherwise, *NEW_STUB is set to
5471 TRUE and the stub entry is initialized.
5472
0955507f
TP		 5473 Returns the stub that was created or updated, or NULL if an error
5474 occurred. */
b715f643 5475
0955507f 5476static struct elf32_arm_stub_hash_entry *
b715f643
TP		 5477elf32_arm_create_stub (struct elf32_arm_link_hash_table *htab,
5478 enum elf32_arm_stub_type stub_type, asection *section,
5479 Elf_Internal_Rela *irela, asection *sym_sec,
5480 struct elf32_arm_link_hash_entry *hash, char *sym_name,
5481 bfd_vma sym_value, enum arm_st_branch_type branch_type,
5482 bfd_boolean *new_stub)
5483{
5484 const asection *id_sec;
5485 char *stub_name;
5486 struct elf32_arm_stub_hash_entry *stub_entry;
5487 unsigned int r_type;
4f4faa4d 5488 bfd_boolean sym_claimed = arm_stub_sym_claimed (stub_type);
b715f643
TP		 5489
5490 BFD_ASSERT (stub_type != arm_stub_none);
5491 *new_stub = FALSE;
5492
4f4faa4d
TP		 5493 if (sym_claimed)
5494 stub_name = sym_name;
5495 else
5496 {
5497 BFD_ASSERT (irela);
5498 BFD_ASSERT (section);
c2abbbeb 5499 BFD_ASSERT (section->id <= htab->top_id);
b715f643 5500
4f4faa4d
TP		 5501 /* Support for grouping stub sections. */
5502 id_sec = htab->stub_group[section->id].link_sec;
b715f643 5503
4f4faa4d
TP		 5504 /* Get the name of this stub. */
5505 stub_name = elf32_arm_stub_name (id_sec, sym_sec, hash, irela,
5506 stub_type);
5507 if (!stub_name)
0955507f 5508 return NULL;
4f4faa4d 5509 }
b715f643
TP		 5510
5511 stub_entry = arm_stub_hash_lookup (&htab->stub_hash_table, stub_name, FALSE,
5512 FALSE);
5513 /* The proper stub has already been created, just update its value. */
5514 if (stub_entry != NULL)
5515 {
4f4faa4d
TP		 5516 if (!sym_claimed)
5517 free (stub_name);
b715f643 5518 stub_entry->target_value = sym_value;
0955507f 5519 return stub_entry;
b715f643
TP		 5520 }
5521
daa4adae 5522 stub_entry = elf32_arm_add_stub (stub_name, section, htab, stub_type);
b715f643
TP		 5523 if (stub_entry == NULL)
5524 {
4f4faa4d
TP		 5525 if (!sym_claimed)
5526 free (stub_name);
0955507f 5527 return NULL;
b715f643
TP		 5528 }
5529
5530 stub_entry->target_value = sym_value;
5531 stub_entry->target_section = sym_sec;
5532 stub_entry->stub_type = stub_type;
5533 stub_entry->h = hash;
5534 stub_entry->branch_type = branch_type;
5535
4f4faa4d
TP		 5536 if (sym_claimed)
5537 stub_entry->output_name = sym_name;
5538 else
b715f643 5539 {
4f4faa4d
TP		 5540 if (sym_name == NULL)
5541 sym_name = "unnamed";
5542 stub_entry->output_name = (char *)
5543 bfd_alloc (htab->stub_bfd, sizeof (THUMB2ARM_GLUE_ENTRY_NAME)
5544 + strlen (sym_name));
5545 if (stub_entry->output_name == NULL)
5546 {
5547 free (stub_name);
0955507f 5548 return NULL;
4f4faa4d 5549 }
b715f643 5550
4f4faa4d
TP		 5551 /* For historical reasons, use the existing names for ARM-to-Thumb and
5552 Thumb-to-ARM stubs. */
5553 r_type = ELF32_R_TYPE (irela->r_info);
5554 if ((r_type == (unsigned int) R_ARM_THM_CALL
5555 || r_type == (unsigned int) R_ARM_THM_JUMP24
5556 || r_type == (unsigned int) R_ARM_THM_JUMP19)
5557 && branch_type == ST_BRANCH_TO_ARM)
5558 sprintf (stub_entry->output_name, THUMB2ARM_GLUE_ENTRY_NAME, sym_name);
5559 else if ((r_type == (unsigned int) R_ARM_CALL
5560 || r_type == (unsigned int) R_ARM_JUMP24)
5561 && branch_type == ST_BRANCH_TO_THUMB)
5562 sprintf (stub_entry->output_name, ARM2THUMB_GLUE_ENTRY_NAME, sym_name);
5563 else
5564 sprintf (stub_entry->output_name, STUB_ENTRY_NAME, sym_name);
5565 }
b715f643
TP		 5566
5567 *new_stub = TRUE;
0955507f 5568 return stub_entry;
b715f643
TP		 5569}
5570
4ba2ef8f
TP		 5571/* Scan symbols in INPUT_BFD to identify secure entry functions needing a
5572 gateway veneer to transition from non secure to secure state and create them
5573 accordingly.
5574
5575 "ARMv8-M Security Extensions: Requirements on Development Tools" document
5576 defines the conditions that govern Secure Gateway veneer creation for a
5577 given symbol <SYM> as follows:
5578 - it has function type
5579 - it has non local binding
5580 - a symbol named __acle_se_<SYM> (called special symbol) exists with the
5581 same type, binding and value as <SYM> (called normal symbol).
5582 An entry function can handle secure state transition itself in which case
5583 its special symbol would have a different value from the normal symbol.
5584
5585 OUT_ATTR gives the output attributes, SYM_HASHES the symbol index to hash
5586 entry mapping while HTAB gives the name to hash entry mapping.
0955507f
TP		 5587 *CMSE_STUB_CREATED is increased by the number of secure gateway veneer
5588 created.
4ba2ef8f 5589
0955507f 5590 The return value gives whether a stub failed to be allocated. */
4ba2ef8f
TP		 5591
5592static bfd_boolean
5593cmse_scan (bfd *input_bfd, struct elf32_arm_link_hash_table *htab,
5594 obj_attribute *out_attr, struct elf_link_hash_entry **sym_hashes,
0955507f 5595 int *cmse_stub_created)
4ba2ef8f
TP		 5596{
5597 const struct elf_backend_data *bed;
5598 Elf_Internal_Shdr *symtab_hdr;
5599 unsigned i, j, sym_count, ext_start;
5600 Elf_Internal_Sym *cmse_sym, *local_syms;
5601 struct elf32_arm_link_hash_entry *hash, *cmse_hash = NULL;
5602 enum arm_st_branch_type branch_type;
5603 char *sym_name, *lsym_name;
5604 bfd_vma sym_value;
5605 asection *section;
0955507f
TP		 5606 struct elf32_arm_stub_hash_entry *stub_entry;
5607 bfd_boolean is_v8m, new_stub, cmse_invalid, ret = TRUE;
4ba2ef8f
TP		 5608
5609 bed = get_elf_backend_data (input_bfd);
5610 symtab_hdr = &elf_tdata (input_bfd)->symtab_hdr;
5611 sym_count = symtab_hdr->sh_size / bed->s->sizeof_sym;
5612 ext_start = symtab_hdr->sh_info;
5613 is_v8m = (out_attr[Tag_CPU_arch].i >= TAG_CPU_ARCH_V8M_BASE
5614 && out_attr[Tag_CPU_arch_profile].i == 'M');
5615
5616 local_syms = (Elf_Internal_Sym *) symtab_hdr->contents;
5617 if (local_syms == NULL)
5618 local_syms = bfd_elf_get_elf_syms (input_bfd, symtab_hdr,
5619 symtab_hdr->sh_info, 0, NULL, NULL,
5620 NULL);
5621 if (symtab_hdr->sh_info && local_syms == NULL)
5622 return FALSE;
5623
5624 /* Scan symbols. */
5625 for (i = 0; i < sym_count; i++)
5626 {
5627 cmse_invalid = FALSE;
5628
5629 if (i < ext_start)
5630 {
5631 cmse_sym = &local_syms[i];
5632 /* Not a special symbol. */
5633 if (!ARM_GET_SYM_CMSE_SPCL (cmse_sym->st_target_internal))
5634 continue;
5635 sym_name = bfd_elf_string_from_elf_section (input_bfd,
5636 symtab_hdr->sh_link,
5637 cmse_sym->st_name);
5638 /* Special symbol with local binding. */
5639 cmse_invalid = TRUE;
5640 }
5641 else
5642 {
5643 cmse_hash = elf32_arm_hash_entry (sym_hashes[i - ext_start]);
5644 sym_name = (char *) cmse_hash->root.root.root.string;
5645
5646 /* Not a special symbol. */
5647 if (!ARM_GET_SYM_CMSE_SPCL (cmse_hash->root.target_internal))
5648 continue;
5649
5650 /* Special symbol has incorrect binding or type. */
5651 if ((cmse_hash->root.root.type != bfd_link_hash_defined
5652 && cmse_hash->root.root.type != bfd_link_hash_defweak)
5653 || cmse_hash->root.type != STT_FUNC)
5654 cmse_invalid = TRUE;
5655 }
5656
5657 if (!is_v8m)
5658 {
5659 (*_bfd_error_handler) (_("%B: Special symbol `%s' only allowed for "
5660 "ARMv8-M architecture or later."),
5661 input_bfd, sym_name);
5662 is_v8m = TRUE; /* Avoid multiple warning. */
5663 ret = FALSE;
5664 }
5665
5666 if (cmse_invalid)
5667 {
5668 (*_bfd_error_handler) (_("%B: invalid special symbol `%s'."),
5669 input_bfd, sym_name);
5670 (*_bfd_error_handler) (_("It must be a global or weak function "
5671 "symbol."));
5672 ret = FALSE;
5673 if (i < ext_start)
5674 continue;
5675 }
5676
5677 sym_name += strlen (CMSE_PREFIX);
5678 hash = (struct elf32_arm_link_hash_entry *)
5679 elf_link_hash_lookup (&(htab)->root, sym_name, FALSE, FALSE, TRUE);
5680
5681 /* No associated normal symbol or it is neither global nor weak. */
5682 if (!hash
5683 || (hash->root.root.type != bfd_link_hash_defined
5684 && hash->root.root.type != bfd_link_hash_defweak)
5685 || hash->root.type != STT_FUNC)
5686 {
5687 /* Initialize here to avoid warning about use of possibly
5688 uninitialized variable. */
5689 j = 0;
5690
5691 if (!hash)
5692 {
5693 /* Searching for a normal symbol with local binding. */
5694 for (; j < ext_start; j++)
5695 {
5696 lsym_name =
5697 bfd_elf_string_from_elf_section (input_bfd,
5698 symtab_hdr->sh_link,
5699 local_syms[j].st_name);
5700 if (!strcmp (sym_name, lsym_name))
5701 break;
5702 }
5703 }
5704
5705 if (hash || j < ext_start)
5706 {
5707 (*_bfd_error_handler)
5708 (_("%B: invalid standard symbol `%s'."), input_bfd, sym_name);
5709 (*_bfd_error_handler)
5710 (_("It must be a global or weak function symbol."));
5711 }
5712 else
5713 (*_bfd_error_handler)
5714 (_("%B: absent standard symbol `%s'."), input_bfd, sym_name);
5715 ret = FALSE;
5716 if (!hash)
5717 continue;
5718 }
5719
5720 sym_value = hash->root.root.u.def.value;
5721 section = hash->root.root.u.def.section;
5722
5723 if (cmse_hash->root.root.u.def.section != section)
5724 {
5725 (*_bfd_error_handler)
5726 (_("%B: `%s' and its special symbol are in different sections."),
5727 input_bfd, sym_name);
5728 ret = FALSE;
5729 }
5730 if (cmse_hash->root.root.u.def.value != sym_value)
5731 continue; /* Ignore: could be an entry function starting with SG. */
5732
5733 /* If this section is a link-once section that will be discarded, then
5734 don't create any stubs. */
5735 if (section->output_section == NULL)
5736 {
5737 (*_bfd_error_handler)
5738 (_("%B: entry function `%s' not output."), input_bfd, sym_name);
5739 continue;
5740 }
5741
5742 if (hash->root.size == 0)
5743 {
5744 (*_bfd_error_handler)
5745 (_("%B: entry function `%s' is empty."), input_bfd, sym_name);
5746 ret = FALSE;
5747 }
5748
5749 if (!ret)
5750 continue;
5751 branch_type = ARM_GET_SYM_BRANCH_TYPE (hash->root.target_internal);
0955507f 5752 stub_entry
4ba2ef8f
TP		 5753 = elf32_arm_create_stub (htab, arm_stub_cmse_branch_thumb_only,
5754 NULL, NULL, section, hash, sym_name,
5755 sym_value, branch_type, &new_stub);
5756
0955507f 5757 if (stub_entry == NULL)
4ba2ef8f
TP		 5758 ret = FALSE;
5759 else
5760 {
5761 BFD_ASSERT (new_stub);
0955507f 5762 (*cmse_stub_created)++;
4ba2ef8f
TP		 5763 }
5764 }
5765
5766 if (!symtab_hdr->contents)
5767 free (local_syms);
5768 return ret;
5769}
5770
0955507f
TP		 5771/* Return TRUE iff a symbol identified by its linker HASH entry is a secure
5772 code entry function, ie can be called from non secure code without using a
5773 veneer. */
5774
5775static bfd_boolean
5776cmse_entry_fct_p (struct elf32_arm_link_hash_entry *hash)
5777{
42484486 5778 bfd_byte contents[4];
0955507f
TP		 5779 uint32_t first_insn;
5780 asection *section;
5781 file_ptr offset;
5782 bfd *abfd;
5783
5784 /* Defined symbol of function type. */
5785 if (hash->root.root.type != bfd_link_hash_defined
5786 && hash->root.root.type != bfd_link_hash_defweak)
5787 return FALSE;
5788 if (hash->root.type != STT_FUNC)
5789 return FALSE;
5790
5791 /* Read first instruction. */
5792 section = hash->root.root.u.def.section;
5793 abfd = section->owner;
5794 offset = hash->root.root.u.def.value - section->vma;
42484486
TP		 5795 if (!bfd_get_section_contents (abfd, section, contents, offset,
5796 sizeof (contents)))
0955507f
TP		 5797 return FALSE;
5798
42484486
TP		 5799 first_insn = bfd_get_32 (abfd, contents);
5800
5801 /* Starts by SG instruction. */
0955507f
TP		 5802 return first_insn == 0xe97fe97f;
5803}
5804
5805/* Output the name (in symbol table) of the veneer GEN_ENTRY if it is a new
5806 secure gateway veneers (ie. the veneers was not in the input import library)
5807 and there is no output import library (GEN_INFO->out_implib_bfd is NULL. */
5808
5809static bfd_boolean
5810arm_list_new_cmse_stub (struct bfd_hash_entry *gen_entry, void *gen_info)
5811{
5812 struct elf32_arm_stub_hash_entry *stub_entry;
5813 struct bfd_link_info *info;
5814
5815 /* Massage our args to the form they really have. */
5816 stub_entry = (struct elf32_arm_stub_hash_entry *) gen_entry;
5817 info = (struct bfd_link_info *) gen_info;
5818
5819 if (info->out_implib_bfd)
5820 return TRUE;
5821
5822 if (stub_entry->stub_type != arm_stub_cmse_branch_thumb_only)
5823 return TRUE;
5824
5825 if (stub_entry->stub_offset == (bfd_vma) -1)
5826 (*_bfd_error_handler) (" %s", stub_entry->output_name);
5827
5828 return TRUE;
5829}
5830
5831/* Set offset of each secure gateway veneers so that its address remain
5832 identical to the one in the input import library referred by
5833 HTAB->in_implib_bfd. A warning is issued for veneers that disappeared
5834 (present in input import library but absent from the executable being
5835 linked) or if new veneers appeared and there is no output import library
5836 (INFO->out_implib_bfd is NULL and *CMSE_STUB_CREATED is bigger than the
5837 number of secure gateway veneers found in the input import library.
5838
5839 The function returns whether an error occurred. If no error occurred,
5840 *CMSE_STUB_CREATED gives the number of SG veneers created by both cmse_scan
5841 and this function and HTAB->new_cmse_stub_offset is set to the biggest
5842 veneer observed set for new veneers to be layed out after. */
5843
5844static bfd_boolean
5845set_cmse_veneer_addr_from_implib (struct bfd_link_info *info,
5846 struct elf32_arm_link_hash_table *htab,
5847 int *cmse_stub_created)
5848{
5849 long symsize;
5850 char *sym_name;
5851 flagword flags;
5852 long i, symcount;
5853 bfd *in_implib_bfd;
5854 asection *stub_out_sec;
5855 bfd_boolean ret = TRUE;
5856 Elf_Internal_Sym *intsym;
5857 const char *out_sec_name;
5858 bfd_size_type cmse_stub_size;
5859 asymbol **sympp = NULL, *sym;
5860 struct elf32_arm_link_hash_entry *hash;
5861 const insn_sequence *cmse_stub_template;
5862 struct elf32_arm_stub_hash_entry *stub_entry;
5863 int cmse_stub_template_size, new_cmse_stubs_created = *cmse_stub_created;
5864 bfd_vma veneer_value, stub_offset, next_cmse_stub_offset;
5865 bfd_vma cmse_stub_array_start = (bfd_vma) -1, cmse_stub_sec_vma = 0;
5866
5867 /* No input secure gateway import library. */
5868 if (!htab->in_implib_bfd)
5869 return TRUE;
5870
5871 in_implib_bfd = htab->in_implib_bfd;
5872 if (!htab->cmse_implib)
5873 {
5874 (*_bfd_error_handler) (_("%B: --in-implib only supported for Secure "
5875 "Gateway import libraries."), in_implib_bfd);
5876 return FALSE;
5877 }
5878
5879 /* Get symbol table size. */
5880 symsize = bfd_get_symtab_upper_bound (in_implib_bfd);
5881 if (symsize < 0)
5882 return FALSE;
5883
5884 /* Read in the input secure gateway import library's symbol table. */
5885 sympp = (asymbol **) xmalloc (symsize);
5886 symcount = bfd_canonicalize_symtab (in_implib_bfd, sympp);
5887 if (symcount < 0)
5888 {
5889 ret = FALSE;
5890 goto free_sym_buf;
5891 }
5892
5893 htab->new_cmse_stub_offset = 0;
5894 cmse_stub_size =
5895 find_stub_size_and_template (arm_stub_cmse_branch_thumb_only,
5896 &cmse_stub_template,
5897 &cmse_stub_template_size);
5898 out_sec_name =
5899 arm_dedicated_stub_output_section_name (arm_stub_cmse_branch_thumb_only);
5900 stub_out_sec =
5901 bfd_get_section_by_name (htab->obfd, out_sec_name);
5902 if (stub_out_sec != NULL)
5903 cmse_stub_sec_vma = stub_out_sec->vma;
5904
5905 /* Set addresses of veneers mentionned in input secure gateway import
5906 library's symbol table. */
5907 for (i = 0; i < symcount; i++)
5908 {
5909 sym = sympp[i];
5910 flags = sym->flags;
5911 sym_name = (char *) bfd_asymbol_name (sym);
5912 intsym = &((elf_symbol_type *) sym)->internal_elf_sym;
5913
5914 if (sym->section != bfd_abs_section_ptr
5915 || !(flags & (BSF_GLOBAL | BSF_WEAK))
5916 || (flags & BSF_FUNCTION) != BSF_FUNCTION
5917 || (ARM_GET_SYM_BRANCH_TYPE (intsym->st_target_internal)
5918 != ST_BRANCH_TO_THUMB))
5919 {
5920 (*_bfd_error_handler) (_("%B: invalid import library entry: `%s'."),
5921 in_implib_bfd, sym_name);
5922 (*_bfd_error_handler) (_("Symbol should be absolute, global and "
5923 "refer to Thumb functions."));
5924 ret = FALSE;
5925 continue;
5926 }
5927
5928 veneer_value = bfd_asymbol_value (sym);
5929 stub_offset = veneer_value - cmse_stub_sec_vma;
5930 stub_entry = arm_stub_hash_lookup (&htab->stub_hash_table, sym_name,
5931 FALSE, FALSE);
5932 hash = (struct elf32_arm_link_hash_entry *)
5933 elf_link_hash_lookup (&(htab)->root, sym_name, FALSE, FALSE, TRUE);
5934
5935 /* Stub entry should have been created by cmse_scan or the symbol be of
5936 a secure function callable from non secure code. */
5937 if (!stub_entry && !hash)
5938 {
5939 bfd_boolean new_stub;
5940
5941 (*_bfd_error_handler)
5942 (_("Entry function `%s' disappeared from secure code."), sym_name);
5943 hash = (struct elf32_arm_link_hash_entry *)
5944 elf_link_hash_lookup (&(htab)->root, sym_name, TRUE, TRUE, TRUE);
5945 stub_entry
5946 = elf32_arm_create_stub (htab, arm_stub_cmse_branch_thumb_only,
5947 NULL, NULL, bfd_abs_section_ptr, hash,
5948 sym_name, veneer_value,
5949 ST_BRANCH_TO_THUMB, &new_stub);
5950 if (stub_entry == NULL)
5951 ret = FALSE;
5952 else
5953 {
5954 BFD_ASSERT (new_stub);
5955 new_cmse_stubs_created++;
5956 (*cmse_stub_created)++;
5957 }
5958 stub_entry->stub_template_size = stub_entry->stub_size = 0;
5959 stub_entry->stub_offset = stub_offset;
5960 }
5961 /* Symbol found is not callable from non secure code. */
5962 else if (!stub_entry)
5963 {
5964 if (!cmse_entry_fct_p (hash))
5965 {
5966 (*_bfd_error_handler) (_("`%s' refers to a non entry function."),
5967 sym_name);
5968 ret = FALSE;
5969 }
5970 continue;
5971 }
5972 else
5973 {
5974 /* Only stubs for SG veneers should have been created. */
5975 BFD_ASSERT (stub_entry->stub_type == arm_stub_cmse_branch_thumb_only);
5976
5977 /* Check visibility hasn't changed. */
5978 if (!!(flags & BSF_GLOBAL)
5979 != (hash->root.root.type == bfd_link_hash_defined))
5980 (*_bfd_error_handler)
5981 (_("%B: visibility of symbol `%s' has changed."), in_implib_bfd,
5982 sym_name);
5983
5984 stub_entry->stub_offset = stub_offset;
5985 }
5986
5987 /* Size should match that of a SG veneer. */
5988 if (intsym->st_size != cmse_stub_size)
5989 {
5990 (*_bfd_error_handler) (_("%B: incorrect size for symbol `%s'."),
5991 in_implib_bfd, sym_name);
5992 ret = FALSE;
5993 }
5994
5995 /* Previous veneer address is before current SG veneer section. */
5996 if (veneer_value < cmse_stub_sec_vma)
5997 {
5998 /* Avoid offset underflow. */
5999 if (stub_entry)
6000 stub_entry->stub_offset = 0;
6001 stub_offset = 0;
6002 ret = FALSE;
6003 }
6004
6005 /* Complain if stub offset not a multiple of stub size. */
6006 if (stub_offset % cmse_stub_size)
6007 {
6008 (*_bfd_error_handler)
6009 (_("Offset of veneer for entry function `%s' not a multiple of "
6010 "its size."), sym_name);
6011 ret = FALSE;
6012 }
6013
6014 if (!ret)
6015 continue;
6016
6017 new_cmse_stubs_created--;
6018 if (veneer_value < cmse_stub_array_start)
6019 cmse_stub_array_start = veneer_value;
6020 next_cmse_stub_offset = stub_offset + ((cmse_stub_size + 7) & ~7);
6021 if (next_cmse_stub_offset > htab->new_cmse_stub_offset)
6022 htab->new_cmse_stub_offset = next_cmse_stub_offset;
6023 }
6024
6025 if (!info->out_implib_bfd && new_cmse_stubs_created != 0)
6026 {
6027 BFD_ASSERT (new_cmse_stubs_created > 0);
6028 (*_bfd_error_handler)
6029 (_("new entry function(s) introduced but no output import library "
6030 "specified:"));
6031 bfd_hash_traverse (&htab->stub_hash_table, arm_list_new_cmse_stub, info);
6032 }
6033
6034 if (cmse_stub_array_start != cmse_stub_sec_vma)
6035 {
6036 (*_bfd_error_handler)
6037 (_("Start address of `%s' is different from previous link."),
6038 out_sec_name);
6039 ret = FALSE;
6040 }
6041
6042free_sym_buf:
6043 free (sympp);
6044 return ret;
6045}
6046
906e58ca
NC		 6047/* Determine and set the size of the stub section for a final link.
6048
6049 The basic idea here is to examine all the relocations looking for
6050 PC-relative calls to a target that is unreachable with a "bl"
6051 instruction. */
6052
6053bfd_boolean
6054elf32_arm_size_stubs (bfd *output_bfd,
6055 bfd *stub_bfd,
6056 struct bfd_link_info *info,
6057 bfd_signed_vma group_size,
7a89b94e 6058 asection * (*add_stub_section) (const char *, asection *,
6bde4c52 6059 asection *,
7a89b94e 6060 unsigned int),
906e58ca
NC		 6061 void (*layout_sections_again) (void))
6062{
0955507f 6063 bfd_boolean ret = TRUE;
4ba2ef8f 6064 obj_attribute *out_attr;
0955507f 6065 int cmse_stub_created = 0;
906e58ca 6066 bfd_size_type stub_group_size;
4ba2ef8f 6067 bfd_boolean m_profile, stubs_always_after_branch, first_veneer_scan = TRUE;
906e58ca 6068 struct elf32_arm_link_hash_table *htab = elf32_arm_hash_table (info);
48229727 6069 struct a8_erratum_fix *a8_fixes = NULL;
eb7c4339 6070 unsigned int num_a8_fixes = 0, a8_fix_table_size = 10;
48229727
JB		 6071 struct a8_erratum_reloc *a8_relocs = NULL;
6072 unsigned int num_a8_relocs = 0, a8_reloc_table_size = 10, i;
6073
4dfe6ac6
NC		 6074 if (htab == NULL)
6075 return FALSE;
6076
48229727
JB		 6077 if (htab->fix_cortex_a8)
6078 {
21d799b5 6079 a8_fixes = (struct a8_erratum_fix *)
99059e56 6080 bfd_zmalloc (sizeof (struct a8_erratum_fix) * a8_fix_table_size);
21d799b5 6081 a8_relocs = (struct a8_erratum_reloc *)
99059e56 6082 bfd_zmalloc (sizeof (struct a8_erratum_reloc) * a8_reloc_table_size);
48229727 6083 }
906e58ca
NC		 6084
6085 /* Propagate mach to stub bfd, because it may not have been
6086 finalized when we created stub_bfd. */
6087 bfd_set_arch_mach (stub_bfd, bfd_get_arch (output_bfd),
6088 bfd_get_mach (output_bfd));
6089
6090 /* Stash our params away. */
6091 htab->stub_bfd = stub_bfd;
6092 htab->add_stub_section = add_stub_section;
6093 htab->layout_sections_again = layout_sections_again;
07d72278 6094 stubs_always_after_branch = group_size < 0;
48229727 6095
4ba2ef8f
TP		 6096 out_attr = elf_known_obj_attributes_proc (output_bfd);
6097 m_profile = out_attr[Tag_CPU_arch_profile].i == 'M';
0955507f 6098
48229727
JB		 6099 /* The Cortex-A8 erratum fix depends on stubs not being in the same 4K page
6100 as the first half of a 32-bit branch straddling two 4K pages. This is a
6101 crude way of enforcing that. */
6102 if (htab->fix_cortex_a8)
6103 stubs_always_after_branch = 1;
6104
906e58ca
NC		 6105 if (group_size < 0)
6106 stub_group_size = -group_size;
6107 else
6108 stub_group_size = group_size;
6109
6110 if (stub_group_size == 1)
6111 {
6112 /* Default values. */
6113 /* Thumb branch range is +-4MB has to be used as the default
6114 maximum size (a given section can contain both ARM and Thumb
6115 code, so the worst case has to be taken into account).
6116
6117 This value is 24K less than that, which allows for 2025
6118 12-byte stubs. If we exceed that, then we will fail to link.
6119 The user will have to relink with an explicit group size
6120 option. */
6121 stub_group_size = 4170000;
6122 }
6123
07d72278 6124 group_sections (htab, stub_group_size, stubs_always_after_branch);
906e58ca 6125
3ae046cc
NS		 6126 /* If we're applying the cortex A8 fix, we need to determine the
6127 program header size now, because we cannot change it later --
6128 that could alter section placements. Notice the A8 erratum fix
6129 ends up requiring the section addresses to remain unchanged
6130 modulo the page size. That's something we cannot represent
6131 inside BFD, and we don't want to force the section alignment to
6132 be the page size. */
6133 if (htab->fix_cortex_a8)
6134 (*htab->layout_sections_again) ();
6135
906e58ca
NC		 6136 while (1)
6137 {
6138 bfd *input_bfd;
6139 unsigned int bfd_indx;
6140 asection *stub_sec;
d7c5bd02 6141 enum elf32_arm_stub_type stub_type;
eb7c4339
NS		 6142 bfd_boolean stub_changed = FALSE;
6143 unsigned prev_num_a8_fixes = num_a8_fixes;
906e58ca 6144
48229727 6145 num_a8_fixes = 0;
906e58ca
NC		 6146 for (input_bfd = info->input_bfds, bfd_indx = 0;
6147 input_bfd != NULL;
c72f2fb2 6148 input_bfd = input_bfd->link.next, bfd_indx++)
906e58ca
NC		 6149 {
6150 Elf_Internal_Shdr *symtab_hdr;
6151 asection *section;
6152 Elf_Internal_Sym *local_syms = NULL;
6153
99059e56
RM		 6154 if (!is_arm_elf (input_bfd))
6155 continue;
adbcc655 6156
48229727
JB		 6157 num_a8_relocs = 0;
6158
906e58ca
NC		 6159 /* We'll need the symbol table in a second. */
6160 symtab_hdr = &elf_tdata (input_bfd)->symtab_hdr;
6161 if (symtab_hdr->sh_info == 0)
6162 continue;
6163
4ba2ef8f
TP		 6164 /* Limit scan of symbols to object file whose profile is
6165 Microcontroller to not hinder performance in the general case. */
6166 if (m_profile && first_veneer_scan)
6167 {
6168 struct elf_link_hash_entry **sym_hashes;
6169
6170 sym_hashes = elf_sym_hashes (input_bfd);
6171 if (!cmse_scan (input_bfd, htab, out_attr, sym_hashes,
0955507f 6172 &cmse_stub_created))
4ba2ef8f 6173 goto error_ret_free_local;
0955507f
TP		 6174
6175 if (cmse_stub_created != 0)
6176 stub_changed = TRUE;
4ba2ef8f
TP		 6177 }
6178
906e58ca
NC		 6179 /* Walk over each section attached to the input bfd. */
6180 for (section = input_bfd->sections;
6181 section != NULL;
6182 section = section->next)
6183 {
6184 Elf_Internal_Rela *internal_relocs, *irelaend, *irela;
6185
6186 /* If there aren't any relocs, then there's nothing more
6187 to do. */
6188 if ((section->flags & SEC_RELOC) == 0
6189 || section->reloc_count == 0
6190 || (section->flags & SEC_CODE) == 0)
6191 continue;
6192
6193 /* If this section is a link-once section that will be
6194 discarded, then don't create any stubs. */
6195 if (section->output_section == NULL
6196 || section->output_section->owner != output_bfd)
6197 continue;
6198
6199 /* Get the relocs. */
6200 internal_relocs
6201 = _bfd_elf_link_read_relocs (input_bfd, section, NULL,
6202 NULL, info->keep_memory);
6203 if (internal_relocs == NULL)
6204 goto error_ret_free_local;
6205
6206 /* Now examine each relocation. */
6207 irela = internal_relocs;
6208 irelaend = irela + section->reloc_count;
6209 for (; irela < irelaend; irela++)
6210 {
6211 unsigned int r_type, r_indx;
906e58ca
NC		 6212 asection *sym_sec;
6213 bfd_vma sym_value;
6214 bfd_vma destination;
6215 struct elf32_arm_link_hash_entry *hash;
7413f23f 6216 const char *sym_name;
34e77a92 6217 unsigned char st_type;
35fc36a8 6218 enum arm_st_branch_type branch_type;
48229727 6219 bfd_boolean created_stub = FALSE;
906e58ca
NC		 6220
6221 r_type = ELF32_R_TYPE (irela->r_info);
6222 r_indx = ELF32_R_SYM (irela->r_info);
6223
6224 if (r_type >= (unsigned int) R_ARM_max)
6225 {
6226 bfd_set_error (bfd_error_bad_value);
6227 error_ret_free_internal:
6228 if (elf_section_data (section)->relocs == NULL)
6229 free (internal_relocs);
15dd01b1
TP		 6230 /* Fall through. */
6231 error_ret_free_local:
6232 if (local_syms != NULL
6233 && (symtab_hdr->contents
6234 != (unsigned char *) local_syms))
6235 free (local_syms);
6236 return FALSE;
906e58ca 6237 }
b38cadfb 6238
0855e32b
NS		 6239 hash = NULL;
6240 if (r_indx >= symtab_hdr->sh_info)
6241 hash = elf32_arm_hash_entry
6242 (elf_sym_hashes (input_bfd)
6243 [r_indx - symtab_hdr->sh_info]);
b38cadfb 6244
0855e32b
NS		 6245 /* Only look for stubs on branch instructions, or
6246 non-relaxed TLSCALL */
906e58ca 6247 if ((r_type != (unsigned int) R_ARM_CALL)
155d87d7
CL		 6248 && (r_type != (unsigned int) R_ARM_THM_CALL)
6249 && (r_type != (unsigned int) R_ARM_JUMP24)
48229727
JB		 6250 && (r_type != (unsigned int) R_ARM_THM_JUMP19)
6251 && (r_type != (unsigned int) R_ARM_THM_XPC22)
155d87d7 6252 && (r_type != (unsigned int) R_ARM_THM_JUMP24)
0855e32b
NS		 6253 && (r_type != (unsigned int) R_ARM_PLT32)
6254 && !((r_type == (unsigned int) R_ARM_TLS_CALL
6255 || r_type == (unsigned int) R_ARM_THM_TLS_CALL)
6256 && r_type == elf32_arm_tls_transition
6257 (info, r_type, &hash->root)
6258 && ((hash ? hash->tls_type
6259 : (elf32_arm_local_got_tls_type
6260 (input_bfd)[r_indx]))
6261 & GOT_TLS_GDESC) != 0))
906e58ca
NC		 6262 continue;
6263
6264 /* Now determine the call target, its name, value,
6265 section. */
6266 sym_sec = NULL;
6267 sym_value = 0;
6268 destination = 0;
7413f23f 6269 sym_name = NULL;
b38cadfb 6270
0855e32b
NS		 6271 if (r_type == (unsigned int) R_ARM_TLS_CALL
6272 || r_type == (unsigned int) R_ARM_THM_TLS_CALL)
6273 {
6274 /* A non-relaxed TLS call. The target is the
6275 plt-resident trampoline and nothing to do
6276 with the symbol. */
6277 BFD_ASSERT (htab->tls_trampoline > 0);
6278 sym_sec = htab->root.splt;
6279 sym_value = htab->tls_trampoline;
6280 hash = 0;
34e77a92 6281 st_type = STT_FUNC;
35fc36a8 6282 branch_type = ST_BRANCH_TO_ARM;
0855e32b
NS		 6283 }
6284 else if (!hash)
906e58ca
NC		 6285 {
6286 /* It's a local symbol. */
6287 Elf_Internal_Sym *sym;
906e58ca
NC		 6288
6289 if (local_syms == NULL)
6290 {
6291 local_syms
6292 = (Elf_Internal_Sym *) symtab_hdr->contents;
6293 if (local_syms == NULL)
6294 local_syms
6295 = bfd_elf_get_elf_syms (input_bfd, symtab_hdr,
6296 symtab_hdr->sh_info, 0,
6297 NULL, NULL, NULL);
6298 if (local_syms == NULL)
6299 goto error_ret_free_internal;
6300 }
6301
6302 sym = local_syms + r_indx;
f6d250ce
TS		 6303 if (sym->st_shndx == SHN_UNDEF)
6304 sym_sec = bfd_und_section_ptr;
6305 else if (sym->st_shndx == SHN_ABS)
6306 sym_sec = bfd_abs_section_ptr;
6307 else if (sym->st_shndx == SHN_COMMON)
6308 sym_sec = bfd_com_section_ptr;
6309 else
6310 sym_sec =
6311 bfd_section_from_elf_index (input_bfd, sym->st_shndx);
6312
ffcb4889
NS		 6313 if (!sym_sec)
6314 /* This is an undefined symbol. It can never
6a631e86 6315 be resolved. */
ffcb4889 6316 continue;
fe33d2fa 6317
906e58ca
NC		 6318 if (ELF_ST_TYPE (sym->st_info) != STT_SECTION)
6319 sym_value = sym->st_value;
6320 destination = (sym_value + irela->r_addend
6321 + sym_sec->output_offset
6322 + sym_sec->output_section->vma);
34e77a92 6323 st_type = ELF_ST_TYPE (sym->st_info);
39d911fc
TP		 6324 branch_type =
6325 ARM_GET_SYM_BRANCH_TYPE (sym->st_target_internal);
7413f23f
DJ		 6326 sym_name
6327 = bfd_elf_string_from_elf_section (input_bfd,
6328 symtab_hdr->sh_link,
6329 sym->st_name);
906e58ca
NC		 6330 }
6331 else
6332 {
6333 /* It's an external symbol. */
906e58ca
NC		 6334 while (hash->root.root.type == bfd_link_hash_indirect
6335 || hash->root.root.type == bfd_link_hash_warning)
6336 hash = ((struct elf32_arm_link_hash_entry *)
6337 hash->root.root.u.i.link);
6338
6339 if (hash->root.root.type == bfd_link_hash_defined
6340 || hash->root.root.type == bfd_link_hash_defweak)
6341 {
6342 sym_sec = hash->root.root.u.def.section;
6343 sym_value = hash->root.root.u.def.value;
022f8312
CL		 6344
6345 struct elf32_arm_link_hash_table *globals =
6346 elf32_arm_hash_table (info);
6347
6348 /* For a destination in a shared library,
6349 use the PLT stub as target address to
6350 decide whether a branch stub is
6351 needed. */
4dfe6ac6 6352 if (globals != NULL
362d30a1 6353 && globals->root.splt != NULL
4dfe6ac6 6354 && hash != NULL
022f8312
CL		 6355 && hash->root.plt.offset != (bfd_vma) -1)
6356 {
362d30a1 6357 sym_sec = globals->root.splt;
022f8312
CL		 6358 sym_value = hash->root.plt.offset;
6359 if (sym_sec->output_section != NULL)
6360 destination = (sym_value
6361 + sym_sec->output_offset
6362 + sym_sec->output_section->vma);
6363 }
6364 else if (sym_sec->output_section != NULL)
906e58ca
NC		 6365 destination = (sym_value + irela->r_addend
6366 + sym_sec->output_offset
6367 + sym_sec->output_section->vma);
6368 }
69c5861e
CL		 6369 else if ((hash->root.root.type == bfd_link_hash_undefined)
6370 || (hash->root.root.type == bfd_link_hash_undefweak))
6371 {
6372 /* For a shared library, use the PLT stub as
6373 target address to decide whether a long
6374 branch stub is needed.
6375 For absolute code, they cannot be handled. */
6376 struct elf32_arm_link_hash_table *globals =
6377 elf32_arm_hash_table (info);
6378
4dfe6ac6 6379 if (globals != NULL
362d30a1 6380 && globals->root.splt != NULL
4dfe6ac6 6381 && hash != NULL
69c5861e
CL		 6382 && hash->root.plt.offset != (bfd_vma) -1)
6383 {
362d30a1 6384 sym_sec = globals->root.splt;
69c5861e
CL		 6385 sym_value = hash->root.plt.offset;
6386 if (sym_sec->output_section != NULL)
6387 destination = (sym_value
6388 + sym_sec->output_offset
6389 + sym_sec->output_section->vma);
6390 }
6391 else
6392 continue;
6393 }
906e58ca
NC		 6394 else
6395 {
6396 bfd_set_error (bfd_error_bad_value);
6397 goto error_ret_free_internal;
6398 }
34e77a92 6399 st_type = hash->root.type;
39d911fc
TP		 6400 branch_type =
6401 ARM_GET_SYM_BRANCH_TYPE (hash->root.target_internal);
7413f23f 6402 sym_name = hash->root.root.root.string;
906e58ca
NC		 6403 }
6404
48229727 6405 do
7413f23f 6406 {
b715f643 6407 bfd_boolean new_stub;
0955507f 6408 struct elf32_arm_stub_hash_entry *stub_entry;
b715f643 6409
48229727
JB		 6410 /* Determine what (if any) linker stub is needed. */
6411 stub_type = arm_type_of_stub (info, section, irela,
34e77a92
RS		 6412 st_type, &branch_type,
6413 hash, destination, sym_sec,
48229727
JB		 6414 input_bfd, sym_name);
6415 if (stub_type == arm_stub_none)
6416 break;
6417
48229727
JB		 6418 /* We've either created a stub for this reloc already,
6419 or we are about to. */
0955507f 6420 stub_entry =
b715f643
TP		 6421 elf32_arm_create_stub (htab, stub_type, section, irela,
6422 sym_sec, hash,
6423 (char *) sym_name, sym_value,
6424 branch_type, &new_stub);
7413f23f 6425
0955507f 6426 created_stub = stub_entry != NULL;
b715f643
TP		 6427 if (!created_stub)
6428 goto error_ret_free_internal;
6429 else if (!new_stub)
6430 break;
99059e56 6431 else
b715f643 6432 stub_changed = TRUE;
99059e56
RM		 6433 }
6434 while (0);
6435
6436 /* Look for relocations which might trigger Cortex-A8
6437 erratum. */
6438 if (htab->fix_cortex_a8
6439 && (r_type == (unsigned int) R_ARM_THM_JUMP24
6440 || r_type == (unsigned int) R_ARM_THM_JUMP19
6441 || r_type == (unsigned int) R_ARM_THM_CALL
6442 || r_type == (unsigned int) R_ARM_THM_XPC22))
6443 {
6444 bfd_vma from = section->output_section->vma
6445 + section->output_offset
6446 + irela->r_offset;
6447
6448 if ((from & 0xfff) == 0xffe)
6449 {
6450 /* Found a candidate. Note we haven't checked the
6451 destination is within 4K here: if we do so (and
6452 don't create an entry in a8_relocs) we can't tell
6453 that a branch should have been relocated when
6454 scanning later. */
6455 if (num_a8_relocs == a8_reloc_table_size)
6456 {
6457 a8_reloc_table_size *= 2;
6458 a8_relocs = (struct a8_erratum_reloc *)
6459 bfd_realloc (a8_relocs,
6460 sizeof (struct a8_erratum_reloc)
6461 * a8_reloc_table_size);
6462 }
6463
6464 a8_relocs[num_a8_relocs].from = from;
6465 a8_relocs[num_a8_relocs].destination = destination;
6466 a8_relocs[num_a8_relocs].r_type = r_type;
6467 a8_relocs[num_a8_relocs].branch_type = branch_type;
6468 a8_relocs[num_a8_relocs].sym_name = sym_name;
6469 a8_relocs[num_a8_relocs].non_a8_stub = created_stub;
6470 a8_relocs[num_a8_relocs].hash = hash;
6471
6472 num_a8_relocs++;
6473 }
6474 }
906e58ca
NC		 6475 }
6476
99059e56
RM		 6477 /* We're done with the internal relocs, free them. */
6478 if (elf_section_data (section)->relocs == NULL)
6479 free (internal_relocs);
6480 }
48229727 6481
99059e56 6482 if (htab->fix_cortex_a8)
48229727 6483 {
99059e56
RM		 6484 /* Sort relocs which might apply to Cortex-A8 erratum. */
6485 qsort (a8_relocs, num_a8_relocs,
eb7c4339 6486 sizeof (struct a8_erratum_reloc),
99059e56 6487 &a8_reloc_compare);
48229727 6488
99059e56
RM		 6489 /* Scan for branches which might trigger Cortex-A8 erratum. */
6490 if (cortex_a8_erratum_scan (input_bfd, info, &a8_fixes,
48229727 6491 &num_a8_fixes, &a8_fix_table_size,
eb7c4339
NS		 6492 a8_relocs, num_a8_relocs,
6493 prev_num_a8_fixes, &stub_changed)
6494 != 0)
48229727 6495 goto error_ret_free_local;
5e681ec4 6496 }
7f991970
AM		 6497
6498 if (local_syms != NULL
6499 && symtab_hdr->contents != (unsigned char *) local_syms)
6500 {
6501 if (!info->keep_memory)
6502 free (local_syms);
6503 else
6504 symtab_hdr->contents = (unsigned char *) local_syms;
6505 }
5e681ec4
PB		 6506 }
6507
0955507f
TP		 6508 if (first_veneer_scan
6509 && !set_cmse_veneer_addr_from_implib (info, htab,
6510 &cmse_stub_created))
6511 ret = FALSE;
6512
eb7c4339 6513 if (prev_num_a8_fixes != num_a8_fixes)
99059e56 6514 stub_changed = TRUE;
48229727 6515
906e58ca
NC		 6516 if (!stub_changed)
6517 break;
5e681ec4 6518
906e58ca
NC		 6519 /* OK, we've added some stubs. Find out the new size of the
6520 stub sections. */
6521 for (stub_sec = htab->stub_bfd->sections;
6522 stub_sec != NULL;
6523 stub_sec = stub_sec->next)
3e6b1042
DJ		 6524 {
6525 /* Ignore non-stub sections. */
6526 if (!strstr (stub_sec->name, STUB_SUFFIX))
6527 continue;
6528
6529 stub_sec->size = 0;
6530 }
b34b2d70 6531
0955507f
TP		 6532 /* Add new SG veneers after those already in the input import
6533 library. */
6534 for (stub_type = arm_stub_none + 1; stub_type < max_stub_type;
6535 stub_type++)
6536 {
6537 bfd_vma *start_offset_p;
6538 asection **stub_sec_p;
6539
6540 start_offset_p = arm_new_stubs_start_offset_ptr (htab, stub_type);
6541 stub_sec_p = arm_dedicated_stub_input_section_ptr (htab, stub_type);
6542 if (start_offset_p == NULL)
6543 continue;
6544
6545 BFD_ASSERT (stub_sec_p != NULL);
6546 if (*stub_sec_p != NULL)
6547 (*stub_sec_p)->size = *start_offset_p;
6548 }
6549
d7c5bd02 6550 /* Compute stub section size, considering padding. */
906e58ca 6551 bfd_hash_traverse (&htab->stub_hash_table, arm_size_one_stub, htab);
d7c5bd02
TP		 6552 for (stub_type = arm_stub_none + 1; stub_type < max_stub_type;
6553 stub_type++)
6554 {
6555 int size, padding;
6556 asection **stub_sec_p;
6557
6558 padding = arm_dedicated_stub_section_padding (stub_type);
6559 stub_sec_p = arm_dedicated_stub_input_section_ptr (htab, stub_type);
6560 /* Skip if no stub input section or no stub section padding
6561 required. */
6562 if ((stub_sec_p != NULL && *stub_sec_p == NULL) || padding == 0)
6563 continue;
6564 /* Stub section padding required but no dedicated section. */
6565 BFD_ASSERT (stub_sec_p);
6566
6567 size = (*stub_sec_p)->size;
6568 size = (size + padding - 1) & ~(padding - 1);
6569 (*stub_sec_p)->size = size;
6570 }
906e58ca 6571
48229727
JB		 6572 /* Add Cortex-A8 erratum veneers to stub section sizes too. */
6573 if (htab->fix_cortex_a8)
99059e56
RM		 6574 for (i = 0; i < num_a8_fixes; i++)
6575 {
48229727 6576 stub_sec = elf32_arm_create_or_find_stub_sec (NULL,
daa4adae 6577 a8_fixes[i].section, htab, a8_fixes[i].stub_type);
48229727
JB		 6578
6579 if (stub_sec == NULL)
7f991970 6580 return FALSE;
48229727 6581
99059e56
RM		 6582 stub_sec->size
6583 += find_stub_size_and_template (a8_fixes[i].stub_type, NULL,
6584 NULL);
6585 }
48229727
JB		 6586
6587
906e58ca
NC		 6588 /* Ask the linker to do its stuff. */
6589 (*htab->layout_sections_again) ();
4ba2ef8f 6590 first_veneer_scan = FALSE;
ba93b8ac
DJ		 6591 }
6592
48229727
JB		 6593 /* Add stubs for Cortex-A8 erratum fixes now. */
6594 if (htab->fix_cortex_a8)
6595 {
6596 for (i = 0; i < num_a8_fixes; i++)
99059e56
RM		 6597 {
6598 struct elf32_arm_stub_hash_entry *stub_entry;
6599 char *stub_name = a8_fixes[i].stub_name;
6600 asection *section = a8_fixes[i].section;
6601 unsigned int section_id = a8_fixes[i].section->id;
6602 asection *link_sec = htab->stub_group[section_id].link_sec;
6603 asection *stub_sec = htab->stub_group[section_id].stub_sec;
6604 const insn_sequence *template_sequence;
6605 int template_size, size = 0;
6606
6607 stub_entry = arm_stub_hash_lookup (&htab->stub_hash_table, stub_name,
6608 TRUE, FALSE);
6609 if (stub_entry == NULL)
6610 {
6611 (*_bfd_error_handler) (_("%s: cannot create stub entry %s"),
6612 section->owner,
6613 stub_name);
6614 return FALSE;
6615 }
6616
6617 stub_entry->stub_sec = stub_sec;
0955507f 6618 stub_entry->stub_offset = (bfd_vma) -1;
99059e56
RM		 6619 stub_entry->id_sec = link_sec;
6620 stub_entry->stub_type = a8_fixes[i].stub_type;
8d9d9490 6621 stub_entry->source_value = a8_fixes[i].offset;
99059e56 6622 stub_entry->target_section = a8_fixes[i].section;
8d9d9490 6623 stub_entry->target_value = a8_fixes[i].target_offset;
99059e56 6624 stub_entry->orig_insn = a8_fixes[i].orig_insn;
35fc36a8 6625 stub_entry->branch_type = a8_fixes[i].branch_type;
48229727 6626
99059e56
RM		 6627 size = find_stub_size_and_template (a8_fixes[i].stub_type,
6628 &template_sequence,
6629 &template_size);
48229727 6630
99059e56
RM		 6631 stub_entry->stub_size = size;
6632 stub_entry->stub_template = template_sequence;
6633 stub_entry->stub_template_size = template_size;
6634 }
48229727
JB		 6635
6636 /* Stash the Cortex-A8 erratum fix array for use later in
99059e56 6637 elf32_arm_write_section(). */
48229727
JB		 6638 htab->a8_erratum_fixes = a8_fixes;
6639 htab->num_a8_erratum_fixes = num_a8_fixes;
6640 }
6641 else
6642 {
6643 htab->a8_erratum_fixes = NULL;
6644 htab->num_a8_erratum_fixes = 0;
6645 }
0955507f 6646 return ret;
5e681ec4
PB		 6647}
6648
906e58ca
NC		 6649/* Build all the stubs associated with the current output file. The
6650 stubs are kept in a hash table attached to the main linker hash
6651 table. We also set up the .plt entries for statically linked PIC
6652 functions here. This function is called via arm_elf_finish in the
6653 linker. */
252b5132 6654
906e58ca
NC		 6655bfd_boolean
6656elf32_arm_build_stubs (struct bfd_link_info *info)
252b5132 6657{
906e58ca
NC		 6658 asection *stub_sec;
6659 struct bfd_hash_table *table;
0955507f 6660 enum elf32_arm_stub_type stub_type;
906e58ca 6661 struct elf32_arm_link_hash_table *htab;
252b5132 6662
906e58ca 6663 htab = elf32_arm_hash_table (info);
4dfe6ac6
NC		 6664 if (htab == NULL)
6665 return FALSE;
252b5132 6666
906e58ca
NC		 6667 for (stub_sec = htab->stub_bfd->sections;
6668 stub_sec != NULL;
6669 stub_sec = stub_sec->next)
252b5132 6670 {
906e58ca
NC		 6671 bfd_size_type size;
6672
8029a119 6673 /* Ignore non-stub sections. */
906e58ca
NC		 6674 if (!strstr (stub_sec->name, STUB_SUFFIX))
6675 continue;
6676
d7c5bd02 6677 /* Allocate memory to hold the linker stubs. Zeroing the stub sections
0955507f
TP		 6678 must at least be done for stub section requiring padding and for SG
6679 veneers to ensure that a non secure code branching to a removed SG
6680 veneer causes an error. */
906e58ca 6681 size = stub_sec->size;
21d799b5 6682 stub_sec->contents = (unsigned char *) bfd_zalloc (htab->stub_bfd, size);
906e58ca
NC		 6683 if (stub_sec->contents == NULL && size != 0)
6684 return FALSE;
0955507f 6685
906e58ca 6686 stub_sec->size = 0;
252b5132
RH		 6687 }
6688
0955507f
TP		 6689 /* Add new SG veneers after those already in the input import library. */
6690 for (stub_type = arm_stub_none + 1; stub_type < max_stub_type; stub_type++)
6691 {
6692 bfd_vma *start_offset_p;
6693 asection **stub_sec_p;
6694
6695 start_offset_p = arm_new_stubs_start_offset_ptr (htab, stub_type);
6696 stub_sec_p = arm_dedicated_stub_input_section_ptr (htab, stub_type);
6697 if (start_offset_p == NULL)
6698 continue;
6699
6700 BFD_ASSERT (stub_sec_p != NULL);
6701 if (*stub_sec_p != NULL)
6702 (*stub_sec_p)->size = *start_offset_p;
6703 }
6704
906e58ca
NC		 6705 /* Build the stubs as directed by the stub hash table. */
6706 table = &htab->stub_hash_table;
6707 bfd_hash_traverse (table, arm_build_one_stub, info);
eb7c4339
NS		 6708 if (htab->fix_cortex_a8)
6709 {
6710 /* Place the cortex a8 stubs last. */
6711 htab->fix_cortex_a8 = -1;
6712 bfd_hash_traverse (table, arm_build_one_stub, info);
6713 }
252b5132 6714
906e58ca 6715 return TRUE;
252b5132
RH		 6716}
6717
9b485d32
NC		 6718/* Locate the Thumb encoded calling stub for NAME. */
6719
252b5132 6720static struct elf_link_hash_entry *
57e8b36a
NC		 6721find_thumb_glue (struct bfd_link_info *link_info,
6722 const char *name,
f2a9dd69 6723 char **error_message)
252b5132
RH		 6724{
6725 char *tmp_name;
6726 struct elf_link_hash_entry *hash;
6727 struct elf32_arm_link_hash_table *hash_table;
6728
6729 /* We need a pointer to the armelf specific hash table. */
6730 hash_table = elf32_arm_hash_table (link_info);
4dfe6ac6
NC		 6731 if (hash_table == NULL)
6732 return NULL;
252b5132 6733
21d799b5 6734 tmp_name = (char *) bfd_malloc ((bfd_size_type) strlen (name)
99059e56 6735 + strlen (THUMB2ARM_GLUE_ENTRY_NAME) + 1);
252b5132
RH		 6736
6737 BFD_ASSERT (tmp_name);
6738
6739 sprintf (tmp_name, THUMB2ARM_GLUE_ENTRY_NAME, name);
6740
6741 hash = elf_link_hash_lookup
b34976b6 6742 (&(hash_table)->root, tmp_name, FALSE, FALSE, TRUE);
252b5132 6743
b1657152
AM		 6744 if (hash == NULL
6745 && asprintf (error_message, _("unable to find THUMB glue '%s' for '%s'"),
6746 tmp_name, name) == -1)
6747 *error_message = (char *) bfd_errmsg (bfd_error_system_call);
252b5132
RH		 6748
6749 free (tmp_name);
6750
6751 return hash;
6752}
6753
9b485d32
NC		 6754/* Locate the ARM encoded calling stub for NAME. */
6755
252b5132 6756static struct elf_link_hash_entry *
57e8b36a
NC		 6757find_arm_glue (struct bfd_link_info *link_info,
6758 const char *name,
f2a9dd69 6759 char **error_message)
252b5132
RH		 6760{
6761 char *tmp_name;
6762 struct elf_link_hash_entry *myh;
6763 struct elf32_arm_link_hash_table *hash_table;
6764
6765 /* We need a pointer to the elfarm specific hash table. */
6766 hash_table = elf32_arm_hash_table (link_info);
4dfe6ac6
NC		 6767 if (hash_table == NULL)
6768 return NULL;
252b5132 6769
21d799b5 6770 tmp_name = (char *) bfd_malloc ((bfd_size_type) strlen (name)
99059e56 6771 + strlen (ARM2THUMB_GLUE_ENTRY_NAME) + 1);
252b5132
RH		 6772
6773 BFD_ASSERT (tmp_name);
6774
6775 sprintf (tmp_name, ARM2THUMB_GLUE_ENTRY_NAME, name);
6776
6777 myh = elf_link_hash_lookup
b34976b6 6778 (&(hash_table)->root, tmp_name, FALSE, FALSE, TRUE);
252b5132 6779
b1657152
AM		 6780 if (myh == NULL
6781 && asprintf (error_message, _("unable to find ARM glue '%s' for '%s'"),
6782 tmp_name, name) == -1)
6783 *error_message = (char *) bfd_errmsg (bfd_error_system_call);
252b5132
RH		 6784
6785 free (tmp_name);
6786
6787 return myh;
6788}
6789
8f6277f5 6790/* ARM->Thumb glue (static images):
252b5132
RH		 6791
6792 .arm
6793 __func_from_arm:
6794 ldr r12, __func_addr
6795 bx r12
6796 __func_addr:
906e58ca 6797 .word func @ behave as if you saw a ARM_32 reloc.
252b5132 6798
26079076
PB		 6799 (v5t static images)
6800 .arm
6801 __func_from_arm:
6802 ldr pc, __func_addr
6803 __func_addr:
906e58ca 6804 .word func @ behave as if you saw a ARM_32 reloc.
26079076 6805
8f6277f5
PB		 6806 (relocatable images)
6807 .arm
6808 __func_from_arm:
6809 ldr r12, __func_offset
6810 add r12, r12, pc
6811 bx r12
6812 __func_offset:
8029a119 6813 .word func - . */
8f6277f5
PB		 6814
6815#define ARM2THUMB_STATIC_GLUE_SIZE 12
252b5132
RH		 6816static const insn32 a2t1_ldr_insn = 0xe59fc000;
6817static const insn32 a2t2_bx_r12_insn = 0xe12fff1c;
6818static const insn32 a2t3_func_addr_insn = 0x00000001;
6819
26079076
PB		 6820#define ARM2THUMB_V5_STATIC_GLUE_SIZE 8
6821static const insn32 a2t1v5_ldr_insn = 0xe51ff004;
6822static const insn32 a2t2v5_func_addr_insn = 0x00000001;
6823
8f6277f5
PB		 6824#define ARM2THUMB_PIC_GLUE_SIZE 16
6825static const insn32 a2t1p_ldr_insn = 0xe59fc004;
6826static const insn32 a2t2p_add_pc_insn = 0xe08cc00f;
6827static const insn32 a2t3p_bx_r12_insn = 0xe12fff1c;
6828
9b485d32 6829/* Thumb->ARM: Thumb->(non-interworking aware) ARM
252b5132 6830
8029a119
NC		 6831 .thumb .thumb
6832 .align 2 .align 2
6833 __func_from_thumb: __func_from_thumb:
6834 bx pc push {r6, lr}
6835 nop ldr r6, __func_addr
6836 .arm mov lr, pc
6837 b func bx r6
99059e56
RM		 6838 .arm
6839 ;; back_to_thumb
6840 ldmia r13! {r6, lr}
6841 bx lr
6842 __func_addr:
6843 .word func */
252b5132
RH		 6844
6845#define THUMB2ARM_GLUE_SIZE 8
6846static const insn16 t2a1_bx_pc_insn = 0x4778;
6847static const insn16 t2a2_noop_insn = 0x46c0;
6848static const insn32 t2a3_b_insn = 0xea000000;
6849
c7b8f16e 6850#define VFP11_ERRATUM_VENEER_SIZE 8
a504d23a
LA		 6851#define STM32L4XX_ERRATUM_LDM_VENEER_SIZE 16
6852#define STM32L4XX_ERRATUM_VLDM_VENEER_SIZE 24
c7b8f16e 6853
845b51d6
PB		 6854#define ARM_BX_VENEER_SIZE 12
6855static const insn32 armbx1_tst_insn = 0xe3100001;
6856static const insn32 armbx2_moveq_insn = 0x01a0f000;
6857static const insn32 armbx3_bx_insn = 0xe12fff10;
6858
7e392df6 6859#ifndef ELFARM_NABI_C_INCLUDED
8029a119
NC		 6860static void
6861arm_allocate_glue_section_space (bfd * abfd, bfd_size_type size, const char * name)
252b5132
RH		 6862{
6863 asection * s;
8029a119 6864 bfd_byte * contents;
252b5132 6865
8029a119 6866 if (size == 0)
3e6b1042
DJ		 6867 {
6868 /* Do not include empty glue sections in the output. */
6869 if (abfd != NULL)
6870 {
3d4d4302 6871 s = bfd_get_linker_section (abfd, name);
3e6b1042
DJ		 6872 if (s != NULL)
6873 s->flags |= SEC_EXCLUDE;
6874 }
6875 return;
6876 }
252b5132 6877
8029a119 6878 BFD_ASSERT (abfd != NULL);
252b5132 6879
3d4d4302 6880 s = bfd_get_linker_section (abfd, name);
8029a119 6881 BFD_ASSERT (s != NULL);
252b5132 6882
21d799b5 6883 contents = (bfd_byte *) bfd_alloc (abfd, size);
252b5132 6884
8029a119
NC		 6885 BFD_ASSERT (s->size == size);
6886 s->contents = contents;
6887}
906e58ca 6888
8029a119
NC		 6889bfd_boolean
6890bfd_elf32_arm_allocate_interworking_sections (struct bfd_link_info * info)
6891{
6892 struct elf32_arm_link_hash_table * globals;
906e58ca 6893
8029a119
NC		 6894 globals = elf32_arm_hash_table (info);
6895 BFD_ASSERT (globals != NULL);
906e58ca 6896
8029a119
NC		 6897 arm_allocate_glue_section_space (globals->bfd_of_glue_owner,
6898 globals->arm_glue_size,
6899 ARM2THUMB_GLUE_SECTION_NAME);
906e58ca 6900
8029a119
NC		 6901 arm_allocate_glue_section_space (globals->bfd_of_glue_owner,
6902 globals->thumb_glue_size,
6903 THUMB2ARM_GLUE_SECTION_NAME);
252b5132 6904
8029a119
NC		 6905 arm_allocate_glue_section_space (globals->bfd_of_glue_owner,
6906 globals->vfp11_erratum_glue_size,
6907 VFP11_ERRATUM_VENEER_SECTION_NAME);
845b51d6 6908
a504d23a
LA		 6909 arm_allocate_glue_section_space (globals->bfd_of_glue_owner,
6910 globals->stm32l4xx_erratum_glue_size,
6911 STM32L4XX_ERRATUM_VENEER_SECTION_NAME);
6912
8029a119
NC		 6913 arm_allocate_glue_section_space (globals->bfd_of_glue_owner,
6914 globals->bx_glue_size,
845b51d6
PB		 6915 ARM_BX_GLUE_SECTION_NAME);
6916
b34976b6 6917 return TRUE;
252b5132
RH		 6918}
6919
a4fd1a8e 6920/* Allocate space and symbols for calling a Thumb function from Arm mode.
906e58ca
NC		 6921 returns the symbol identifying the stub. */
6922
a4fd1a8e 6923static struct elf_link_hash_entry *
57e8b36a
NC		 6924record_arm_to_thumb_glue (struct bfd_link_info * link_info,
6925 struct elf_link_hash_entry * h)
252b5132
RH		 6926{
6927 const char * name = h->root.root.string;
63b0f745 6928 asection * s;
252b5132
RH		 6929 char * tmp_name;
6930 struct elf_link_hash_entry * myh;
14a793b2 6931 struct bfd_link_hash_entry * bh;
252b5132 6932 struct elf32_arm_link_hash_table * globals;
dc810e39 6933 bfd_vma val;
2f475487 6934 bfd_size_type size;
252b5132
RH		 6935
6936 globals = elf32_arm_hash_table (link_info);
252b5132
RH		 6937 BFD_ASSERT (globals != NULL);
6938 BFD_ASSERT (globals->bfd_of_glue_owner != NULL);
6939
3d4d4302 6940 s = bfd_get_linker_section
252b5132
RH		 6941 (globals->bfd_of_glue_owner, ARM2THUMB_GLUE_SECTION_NAME);
6942
252b5132
RH		 6943 BFD_ASSERT (s != NULL);
6944
21d799b5 6945 tmp_name = (char *) bfd_malloc ((bfd_size_type) strlen (name)
99059e56 6946 + strlen (ARM2THUMB_GLUE_ENTRY_NAME) + 1);
252b5132
RH		 6947
6948 BFD_ASSERT (tmp_name);
6949
6950 sprintf (tmp_name, ARM2THUMB_GLUE_ENTRY_NAME, name);
6951
6952 myh = elf_link_hash_lookup
b34976b6 6953 (&(globals)->root, tmp_name, FALSE, FALSE, TRUE);
252b5132
RH		 6954
6955 if (myh != NULL)
6956 {
9b485d32 6957 /* We've already seen this guy. */
252b5132 6958 free (tmp_name);
a4fd1a8e 6959 return myh;
252b5132
RH		 6960 }
6961
57e8b36a
NC		 6962 /* The only trick here is using hash_table->arm_glue_size as the value.
6963 Even though the section isn't allocated yet, this is where we will be
3dccd7b7
DJ		 6964 putting it. The +1 on the value marks that the stub has not been
6965 output yet - not that it is a Thumb function. */
14a793b2 6966 bh = NULL;
dc810e39
AM		 6967 val = globals->arm_glue_size + 1;
6968 _bfd_generic_link_add_one_symbol (link_info, globals->bfd_of_glue_owner,
6969 tmp_name, BSF_GLOBAL, s, val,
b34976b6 6970 NULL, TRUE, FALSE, &bh);
252b5132 6971
b7693d02
DJ		 6972 myh = (struct elf_link_hash_entry *) bh;
6973 myh->type = ELF_ST_INFO (STB_LOCAL, STT_FUNC);
6974 myh->forced_local = 1;
6975
252b5132
RH		 6976 free (tmp_name);
6977
0e1862bb
L		 6978 if (bfd_link_pic (link_info)
6979 || globals->root.is_relocatable_executable
27e55c4d 6980 || globals->pic_veneer)
2f475487 6981 size = ARM2THUMB_PIC_GLUE_SIZE;
26079076
PB		 6982 else if (globals->use_blx)
6983 size = ARM2THUMB_V5_STATIC_GLUE_SIZE;
8f6277f5 6984 else
2f475487
AM		 6985 size = ARM2THUMB_STATIC_GLUE_SIZE;
6986
6987 s->size += size;
6988 globals->arm_glue_size += size;
252b5132 6989
a4fd1a8e 6990 return myh;
252b5132
RH		 6991}
6992
845b51d6
PB		 6993/* Allocate space for ARMv4 BX veneers. */
6994
6995static void
6996record_arm_bx_glue (struct bfd_link_info * link_info, int reg)
6997{
6998 asection * s;
6999 struct elf32_arm_link_hash_table *globals;
7000 char *tmp_name;
7001 struct elf_link_hash_entry *myh;
7002 struct bfd_link_hash_entry *bh;
7003 bfd_vma val;
7004
7005 /* BX PC does not need a veneer. */
7006 if (reg == 15)
7007 return;
7008
7009 globals = elf32_arm_hash_table (link_info);
845b51d6
PB		 7010 BFD_ASSERT (globals != NULL);
7011 BFD_ASSERT (globals->bfd_of_glue_owner != NULL);
7012
7013 /* Check if this veneer has already been allocated. */
7014 if (globals->bx_glue_offset[reg])
7015 return;
7016
3d4d4302 7017 s = bfd_get_linker_section
845b51d6
PB		 7018 (globals->bfd_of_glue_owner, ARM_BX_GLUE_SECTION_NAME);
7019
7020 BFD_ASSERT (s != NULL);
7021
7022 /* Add symbol for veneer. */
21d799b5
NC		 7023 tmp_name = (char *)
7024 bfd_malloc ((bfd_size_type) strlen (ARM_BX_GLUE_ENTRY_NAME) + 1);
906e58ca 7025
845b51d6 7026 BFD_ASSERT (tmp_name);
906e58ca 7027
845b51d6 7028 sprintf (tmp_name, ARM_BX_GLUE_ENTRY_NAME, reg);
906e58ca 7029
845b51d6
PB		 7030 myh = elf_link_hash_lookup
7031 (&(globals)->root, tmp_name, FALSE, FALSE, FALSE);
906e58ca 7032
845b51d6 7033 BFD_ASSERT (myh == NULL);
906e58ca 7034
845b51d6
PB		 7035 bh = NULL;
7036 val = globals->bx_glue_size;
7037 _bfd_generic_link_add_one_symbol (link_info, globals->bfd_of_glue_owner,
99059e56
RM		 7038 tmp_name, BSF_FUNCTION | BSF_LOCAL, s, val,
7039 NULL, TRUE, FALSE, &bh);
845b51d6
PB		 7040
7041 myh = (struct elf_link_hash_entry *) bh;
7042 myh->type = ELF_ST_INFO (STB_LOCAL, STT_FUNC);
7043 myh->forced_local = 1;
7044
7045 s->size += ARM_BX_VENEER_SIZE;
7046 globals->bx_glue_offset[reg] = globals->bx_glue_size | 2;
7047 globals->bx_glue_size += ARM_BX_VENEER_SIZE;
7048}
7049
7050
c7b8f16e
JB		 7051/* Add an entry to the code/data map for section SEC. */
7052
7053static void
7054elf32_arm_section_map_add (asection *sec, char type, bfd_vma vma)
7055{
7056 struct _arm_elf_section_data *sec_data = elf32_arm_section_data (sec);
7057 unsigned int newidx;
906e58ca 7058
c7b8f16e
JB		 7059 if (sec_data->map == NULL)
7060 {
21d799b5 7061 sec_data->map = (elf32_arm_section_map *)
99059e56 7062 bfd_malloc (sizeof (elf32_arm_section_map));
c7b8f16e
JB		 7063 sec_data->mapcount = 0;
7064 sec_data->mapsize = 1;
7065 }
906e58ca 7066
c7b8f16e 7067 newidx = sec_data->mapcount++;
906e58ca 7068
c7b8f16e
JB		 7069 if (sec_data->mapcount > sec_data->mapsize)
7070 {
7071 sec_data->mapsize *= 2;
21d799b5 7072 sec_data->map = (elf32_arm_section_map *)
99059e56
RM		 7073 bfd_realloc_or_free (sec_data->map, sec_data->mapsize
7074 * sizeof (elf32_arm_section_map));
515ef31d
NC		 7075 }
7076
7077 if (sec_data->map)
7078 {
7079 sec_data->map[newidx].vma = vma;
7080 sec_data->map[newidx].type = type;
c7b8f16e 7081 }
c7b8f16e
JB		 7082}
7083
7084
7085/* Record information about a VFP11 denorm-erratum veneer. Only ARM-mode
7086 veneers are handled for now. */
7087
7088static bfd_vma
7089record_vfp11_erratum_veneer (struct bfd_link_info *link_info,
99059e56
RM		 7090 elf32_vfp11_erratum_list *branch,
7091 bfd *branch_bfd,
7092 asection *branch_sec,
7093 unsigned int offset)
c7b8f16e
JB		 7094{
7095 asection *s;
7096 struct elf32_arm_link_hash_table *hash_table;
7097 char *tmp_name;
7098 struct elf_link_hash_entry *myh;
7099 struct bfd_link_hash_entry *bh;
7100 bfd_vma val;
7101 struct _arm_elf_section_data *sec_data;
c7b8f16e 7102 elf32_vfp11_erratum_list *newerr;
906e58ca 7103
c7b8f16e 7104 hash_table = elf32_arm_hash_table (link_info);
c7b8f16e
JB		 7105 BFD_ASSERT (hash_table != NULL);
7106 BFD_ASSERT (hash_table->bfd_of_glue_owner != NULL);
906e58ca 7107
3d4d4302 7108 s = bfd_get_linker_section
c7b8f16e 7109 (hash_table->bfd_of_glue_owner, VFP11_ERRATUM_VENEER_SECTION_NAME);
906e58ca 7110
c7b8f16e 7111 sec_data = elf32_arm_section_data (s);
906e58ca 7112
c7b8f16e 7113 BFD_ASSERT (s != NULL);
906e58ca 7114
21d799b5 7115 tmp_name = (char *) bfd_malloc ((bfd_size_type) strlen
99059e56 7116 (VFP11_ERRATUM_VENEER_ENTRY_NAME) + 10);
906e58ca 7117
c7b8f16e 7118 BFD_ASSERT (tmp_name);
906e58ca 7119
c7b8f16e
JB		 7120 sprintf (tmp_name, VFP11_ERRATUM_VENEER_ENTRY_NAME,
7121 hash_table->num_vfp11_fixes);
906e58ca 7122
c7b8f16e
JB		 7123 myh = elf_link_hash_lookup
7124 (&(hash_table)->root, tmp_name, FALSE, FALSE, FALSE);
906e58ca 7125
c7b8f16e 7126 BFD_ASSERT (myh == NULL);
906e58ca 7127
c7b8f16e
JB		 7128 bh = NULL;
7129 val = hash_table->vfp11_erratum_glue_size;
7130 _bfd_generic_link_add_one_symbol (link_info, hash_table->bfd_of_glue_owner,
99059e56
RM		 7131 tmp_name, BSF_FUNCTION | BSF_LOCAL, s, val,
7132 NULL, TRUE, FALSE, &bh);
c7b8f16e
JB		 7133
7134 myh = (struct elf_link_hash_entry *) bh;
7135 myh->type = ELF_ST_INFO (STB_LOCAL, STT_FUNC);
7136 myh->forced_local = 1;
7137
7138 /* Link veneer back to calling location. */
c7e2358a 7139 sec_data->erratumcount += 1;
21d799b5
NC		 7140 newerr = (elf32_vfp11_erratum_list *)
7141 bfd_zmalloc (sizeof (elf32_vfp11_erratum_list));
906e58ca 7142
c7b8f16e
JB		 7143 newerr->type = VFP11_ERRATUM_ARM_VENEER;
7144 newerr->vma = -1;
7145 newerr->u.v.branch = branch;
7146 newerr->u.v.id = hash_table->num_vfp11_fixes;
7147 branch->u.b.veneer = newerr;
7148
7149 newerr->next = sec_data->erratumlist;
7150 sec_data->erratumlist = newerr;
7151
7152 /* A symbol for the return from the veneer. */
7153 sprintf (tmp_name, VFP11_ERRATUM_VENEER_ENTRY_NAME "_r",
7154 hash_table->num_vfp11_fixes);
7155
7156 myh = elf_link_hash_lookup
7157 (&(hash_table)->root, tmp_name, FALSE, FALSE, FALSE);
906e58ca 7158
c7b8f16e
JB		 7159 if (myh != NULL)
7160 abort ();
7161
7162 bh = NULL;
7163 val = offset + 4;
7164 _bfd_generic_link_add_one_symbol (link_info, branch_bfd, tmp_name, BSF_LOCAL,
7165 branch_sec, val, NULL, TRUE, FALSE, &bh);
906e58ca 7166
c7b8f16e
JB		 7167 myh = (struct elf_link_hash_entry *) bh;
7168 myh->type = ELF_ST_INFO (STB_LOCAL, STT_FUNC);
7169 myh->forced_local = 1;
7170
7171 free (tmp_name);
906e58ca 7172
c7b8f16e
JB		 7173 /* Generate a mapping symbol for the veneer section, and explicitly add an
7174 entry for that symbol to the code/data map for the section. */
7175 if (hash_table->vfp11_erratum_glue_size == 0)
7176 {
7177 bh = NULL;
7178 /* FIXME: Creates an ARM symbol. Thumb mode will need attention if it
99059e56 7179 ever requires this erratum fix. */
c7b8f16e
JB		 7180 _bfd_generic_link_add_one_symbol (link_info,
7181 hash_table->bfd_of_glue_owner, "$a",
7182 BSF_LOCAL, s, 0, NULL,
99059e56 7183 TRUE, FALSE, &bh);
c7b8f16e
JB		 7184
7185 myh = (struct elf_link_hash_entry *) bh;
7186 myh->type = ELF_ST_INFO (STB_LOCAL, STT_NOTYPE);
7187 myh->forced_local = 1;
906e58ca 7188
c7b8f16e 7189 /* The elf32_arm_init_maps function only cares about symbols from input
99059e56
RM		 7190 BFDs. We must make a note of this generated mapping symbol
7191 ourselves so that code byteswapping works properly in
7192 elf32_arm_write_section. */
c7b8f16e
JB		 7193 elf32_arm_section_map_add (s, 'a', 0);
7194 }
906e58ca 7195
c7b8f16e
JB		 7196 s->size += VFP11_ERRATUM_VENEER_SIZE;
7197 hash_table->vfp11_erratum_glue_size += VFP11_ERRATUM_VENEER_SIZE;
7198 hash_table->num_vfp11_fixes++;
906e58ca 7199
c7b8f16e
JB		 7200 /* The offset of the veneer. */
7201 return val;
7202}
7203
a504d23a
LA		 7204/* Record information about a STM32L4XX STM erratum veneer. Only THUMB-mode
7205 veneers need to be handled because used only in Cortex-M. */
7206
7207static bfd_vma
7208record_stm32l4xx_erratum_veneer (struct bfd_link_info *link_info,
7209 elf32_stm32l4xx_erratum_list *branch,
7210 bfd *branch_bfd,
7211 asection *branch_sec,
7212 unsigned int offset,
7213 bfd_size_type veneer_size)
7214{
7215 asection *s;
7216 struct elf32_arm_link_hash_table *hash_table;
7217 char *tmp_name;
7218 struct elf_link_hash_entry *myh;
7219 struct bfd_link_hash_entry *bh;
7220 bfd_vma val;
7221 struct _arm_elf_section_data *sec_data;
7222 elf32_stm32l4xx_erratum_list *newerr;
7223
7224 hash_table = elf32_arm_hash_table (link_info);
7225 BFD_ASSERT (hash_table != NULL);
7226 BFD_ASSERT (hash_table->bfd_of_glue_owner != NULL);
7227
7228 s = bfd_get_linker_section
7229 (hash_table->bfd_of_glue_owner, STM32L4XX_ERRATUM_VENEER_SECTION_NAME);
7230
7231 BFD_ASSERT (s != NULL);
7232
7233 sec_data = elf32_arm_section_data (s);
7234
7235 tmp_name = (char *) bfd_malloc ((bfd_size_type) strlen
7236 (STM32L4XX_ERRATUM_VENEER_ENTRY_NAME) + 10);
7237
7238 BFD_ASSERT (tmp_name);
7239
7240 sprintf (tmp_name, STM32L4XX_ERRATUM_VENEER_ENTRY_NAME,
7241 hash_table->num_stm32l4xx_fixes);
7242
7243 myh = elf_link_hash_lookup
7244 (&(hash_table)->root, tmp_name, FALSE, FALSE, FALSE);
7245
7246 BFD_ASSERT (myh == NULL);
7247
7248 bh = NULL;
7249 val = hash_table->stm32l4xx_erratum_glue_size;
7250 _bfd_generic_link_add_one_symbol (link_info, hash_table->bfd_of_glue_owner,
7251 tmp_name, BSF_FUNCTION | BSF_LOCAL, s, val,
7252 NULL, TRUE, FALSE, &bh);
7253
7254 myh = (struct elf_link_hash_entry *) bh;
7255 myh->type = ELF_ST_INFO (STB_LOCAL, STT_FUNC);
7256 myh->forced_local = 1;
7257
7258 /* Link veneer back to calling location. */
7259 sec_data->stm32l4xx_erratumcount += 1;
7260 newerr = (elf32_stm32l4xx_erratum_list *)
7261 bfd_zmalloc (sizeof (elf32_stm32l4xx_erratum_list));
7262
7263 newerr->type = STM32L4XX_ERRATUM_VENEER;
7264 newerr->vma = -1;
7265 newerr->u.v.branch = branch;
7266 newerr->u.v.id = hash_table->num_stm32l4xx_fixes;
7267 branch->u.b.veneer = newerr;
7268
7269 newerr->next = sec_data->stm32l4xx_erratumlist;
7270 sec_data->stm32l4xx_erratumlist = newerr;
7271
7272 /* A symbol for the return from the veneer. */
7273 sprintf (tmp_name, STM32L4XX_ERRATUM_VENEER_ENTRY_NAME "_r",
7274 hash_table->num_stm32l4xx_fixes);
7275
7276 myh = elf_link_hash_lookup
7277 (&(hash_table)->root, tmp_name, FALSE, FALSE, FALSE);
7278
7279 if (myh != NULL)
7280 abort ();
7281
7282 bh = NULL;
7283 val = offset + 4;
7284 _bfd_generic_link_add_one_symbol (link_info, branch_bfd, tmp_name, BSF_LOCAL,
7285 branch_sec, val, NULL, TRUE, FALSE, &bh);
7286
7287 myh = (struct elf_link_hash_entry *) bh;
7288 myh->type = ELF_ST_INFO (STB_LOCAL, STT_FUNC);
7289 myh->forced_local = 1;
7290
7291 free (tmp_name);
7292
7293 /* Generate a mapping symbol for the veneer section, and explicitly add an
7294 entry for that symbol to the code/data map for the section. */
7295 if (hash_table->stm32l4xx_erratum_glue_size == 0)
7296 {
7297 bh = NULL;
7298 /* Creates a THUMB symbol since there is no other choice. */
7299 _bfd_generic_link_add_one_symbol (link_info,
7300 hash_table->bfd_of_glue_owner, "$t",
7301 BSF_LOCAL, s, 0, NULL,
7302 TRUE, FALSE, &bh);
7303
7304 myh = (struct elf_link_hash_entry *) bh;
7305 myh->type = ELF_ST_INFO (STB_LOCAL, STT_NOTYPE);
7306 myh->forced_local = 1;
7307
7308 /* The elf32_arm_init_maps function only cares about symbols from input
7309 BFDs. We must make a note of this generated mapping symbol
7310 ourselves so that code byteswapping works properly in
7311 elf32_arm_write_section. */
7312 elf32_arm_section_map_add (s, 't', 0);
7313 }
7314
7315 s->size += veneer_size;
7316 hash_table->stm32l4xx_erratum_glue_size += veneer_size;
7317 hash_table->num_stm32l4xx_fixes++;
7318
7319 /* The offset of the veneer. */
7320 return val;
7321}
7322
8029a119 7323#define ARM_GLUE_SECTION_FLAGS \
3e6b1042
DJ		 7324 (SEC_ALLOC | SEC_LOAD | SEC_HAS_CONTENTS | SEC_IN_MEMORY | SEC_CODE \
7325 | SEC_READONLY | SEC_LINKER_CREATED)
8029a119
NC		 7326
7327/* Create a fake section for use by the ARM backend of the linker. */
7328
7329static bfd_boolean
7330arm_make_glue_section (bfd * abfd, const char * name)
7331{
7332 asection * sec;
7333
3d4d4302 7334 sec = bfd_get_linker_section (abfd, name);
8029a119
NC		 7335 if (sec != NULL)
7336 /* Already made. */
7337 return TRUE;
7338
3d4d4302 7339 sec = bfd_make_section_anyway_with_flags (abfd, name, ARM_GLUE_SECTION_FLAGS);
8029a119
NC		 7340
7341 if (sec == NULL
7342 || !bfd_set_section_alignment (abfd, sec, 2))
7343 return FALSE;
7344
7345 /* Set the gc mark to prevent the section from being removed by garbage
7346 collection, despite the fact that no relocs refer to this section. */
7347 sec->gc_mark = 1;
7348
7349 return TRUE;
7350}
7351
1db37fe6
YG		 7352/* Set size of .plt entries. This function is called from the
7353 linker scripts in ld/emultempl/{armelf}.em. */
7354
7355void
7356bfd_elf32_arm_use_long_plt (void)
7357{
7358 elf32_arm_use_long_plt_entry = TRUE;
7359}
7360
8afb0e02
NC		 7361/* Add the glue sections to ABFD. This function is called from the
7362 linker scripts in ld/emultempl/{armelf}.em. */
9b485d32 7363
b34976b6 7364bfd_boolean
57e8b36a
NC		 7365bfd_elf32_arm_add_glue_sections_to_bfd (bfd *abfd,
7366 struct bfd_link_info *info)
252b5132 7367{
a504d23a
LA		 7368 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (info);
7369 bfd_boolean dostm32l4xx = globals
7370 && globals->stm32l4xx_fix != BFD_ARM_STM32L4XX_FIX_NONE;
7371 bfd_boolean addglue;
7372
8afb0e02
NC		 7373 /* If we are only performing a partial
7374 link do not bother adding the glue. */
0e1862bb 7375 if (bfd_link_relocatable (info))
b34976b6 7376 return TRUE;
252b5132 7377
a504d23a 7378 addglue = arm_make_glue_section (abfd, ARM2THUMB_GLUE_SECTION_NAME)
8029a119
NC		 7379 && arm_make_glue_section (abfd, THUMB2ARM_GLUE_SECTION_NAME)
7380 && arm_make_glue_section (abfd, VFP11_ERRATUM_VENEER_SECTION_NAME)
7381 && arm_make_glue_section (abfd, ARM_BX_GLUE_SECTION_NAME);
a504d23a
LA		 7382
7383 if (!dostm32l4xx)
7384 return addglue;
7385
7386 return addglue
7387 && arm_make_glue_section (abfd, STM32L4XX_ERRATUM_VENEER_SECTION_NAME);
8afb0e02
NC		 7388}
7389
daa4adae
TP		 7390/* Mark output sections of veneers needing a dedicated one with SEC_KEEP. This
7391 ensures they are not marked for deletion by
7392 strip_excluded_output_sections () when veneers are going to be created
7393 later. Not doing so would trigger assert on empty section size in
7394 lang_size_sections_1 (). */
7395
7396void
7397bfd_elf32_arm_keep_private_stub_output_sections (struct bfd_link_info *info)
7398{
7399 enum elf32_arm_stub_type stub_type;
7400
7401 /* If we are only performing a partial
7402 link do not bother adding the glue. */
7403 if (bfd_link_relocatable (info))
7404 return;
7405
7406 for (stub_type = arm_stub_none + 1; stub_type < max_stub_type; stub_type++)
7407 {
7408 asection *out_sec;
7409 const char *out_sec_name;
7410
7411 if (!arm_dedicated_stub_output_section_required (stub_type))
7412 continue;
7413
7414 out_sec_name = arm_dedicated_stub_output_section_name (stub_type);
7415 out_sec = bfd_get_section_by_name (info->output_bfd, out_sec_name);
7416 if (out_sec != NULL)
7417 out_sec->flags |= SEC_KEEP;
7418 }
7419}
7420
8afb0e02
NC		 7421/* Select a BFD to be used to hold the sections used by the glue code.
7422 This function is called from the linker scripts in ld/emultempl/
8029a119 7423 {armelf/pe}.em. */
8afb0e02 7424
b34976b6 7425bfd_boolean
57e8b36a 7426bfd_elf32_arm_get_bfd_for_interworking (bfd *abfd, struct bfd_link_info *info)
8afb0e02
NC		 7427{
7428 struct elf32_arm_link_hash_table *globals;
7429
7430 /* If we are only performing a partial link
7431 do not bother getting a bfd to hold the glue. */
0e1862bb 7432 if (bfd_link_relocatable (info))
b34976b6 7433 return TRUE;
8afb0e02 7434
b7693d02
DJ		 7435 /* Make sure we don't attach the glue sections to a dynamic object. */
7436 BFD_ASSERT (!(abfd->flags & DYNAMIC));
7437
8afb0e02 7438 globals = elf32_arm_hash_table (info);
8afb0e02
NC		 7439 BFD_ASSERT (globals != NULL);
7440
7441 if (globals->bfd_of_glue_owner != NULL)
b34976b6 7442 return TRUE;
8afb0e02 7443
252b5132
RH		 7444 /* Save the bfd for later use. */
7445 globals->bfd_of_glue_owner = abfd;
cedb70c5 7446
b34976b6 7447 return TRUE;
252b5132
RH		 7448}
7449
906e58ca
NC		 7450static void
7451check_use_blx (struct elf32_arm_link_hash_table *globals)
39b41c9c 7452{
2de70689
MGD		 7453 int cpu_arch;
7454
b38cadfb 7455 cpu_arch = bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC,
2de70689
MGD		 7456 Tag_CPU_arch);
7457
7458 if (globals->fix_arm1176)
7459 {
7460 if (cpu_arch == TAG_CPU_ARCH_V6T2 || cpu_arch > TAG_CPU_ARCH_V6K)
7461 globals->use_blx = 1;
7462 }
7463 else
7464 {
7465 if (cpu_arch > TAG_CPU_ARCH_V4T)
7466 globals->use_blx = 1;
7467 }
39b41c9c
PB		 7468}
7469
b34976b6 7470bfd_boolean
57e8b36a 7471bfd_elf32_arm_process_before_allocation (bfd *abfd,
d504ffc8 7472 struct bfd_link_info *link_info)
252b5132
RH		 7473{
7474 Elf_Internal_Shdr *symtab_hdr;
6cdc0ccc 7475 Elf_Internal_Rela *internal_relocs = NULL;
252b5132
RH		 7476 Elf_Internal_Rela *irel, *irelend;
7477 bfd_byte *contents = NULL;
252b5132
RH		 7478
7479 asection *sec;
7480 struct elf32_arm_link_hash_table *globals;
7481
7482 /* If we are only performing a partial link do not bother
7483 to construct any glue. */
0e1862bb 7484 if (bfd_link_relocatable (link_info))
b34976b6 7485 return TRUE;
252b5132 7486
39ce1a6a
NC		 7487 /* Here we have a bfd that is to be included on the link. We have a
7488 hook to do reloc rummaging, before section sizes are nailed down. */
252b5132 7489 globals = elf32_arm_hash_table (link_info);
252b5132 7490 BFD_ASSERT (globals != NULL);
39ce1a6a
NC		 7491
7492 check_use_blx (globals);
252b5132 7493
d504ffc8 7494 if (globals->byteswap_code && !bfd_big_endian (abfd))
e489d0ae 7495 {
d003868e
AM		 7496 _bfd_error_handler (_("%B: BE8 images only valid in big-endian mode."),
7497 abfd);
e489d0ae
PB		 7498 return FALSE;
7499 }
f21f3fe0 7500
39ce1a6a
NC		 7501 /* PR 5398: If we have not decided to include any loadable sections in
7502 the output then we will not have a glue owner bfd. This is OK, it
7503 just means that there is nothing else for us to do here. */
7504 if (globals->bfd_of_glue_owner == NULL)
7505 return TRUE;
7506
252b5132
RH		 7507 /* Rummage around all the relocs and map the glue vectors. */
7508 sec = abfd->sections;
7509
7510 if (sec == NULL)
b34976b6 7511 return TRUE;
252b5132
RH		 7512
7513 for (; sec != NULL; sec = sec->next)
7514 {
7515 if (sec->reloc_count == 0)
7516 continue;
7517
2f475487
AM		 7518 if ((sec->flags & SEC_EXCLUDE) != 0)
7519 continue;
7520
0ffa91dd 7521 symtab_hdr = & elf_symtab_hdr (abfd);
252b5132 7522
9b485d32 7523 /* Load the relocs. */
6cdc0ccc 7524 internal_relocs
906e58ca 7525 = _bfd_elf_link_read_relocs (abfd, sec, NULL, NULL, FALSE);
252b5132 7526
6cdc0ccc
AM		 7527 if (internal_relocs == NULL)
7528 goto error_return;
252b5132 7529
6cdc0ccc
AM		 7530 irelend = internal_relocs + sec->reloc_count;
7531 for (irel = internal_relocs; irel < irelend; irel++)
252b5132
RH		 7532 {
7533 long r_type;
7534 unsigned long r_index;
252b5132
RH		 7535
7536 struct elf_link_hash_entry *h;
7537
7538 r_type = ELF32_R_TYPE (irel->r_info);
7539 r_index = ELF32_R_SYM (irel->r_info);
7540
9b485d32 7541 /* These are the only relocation types we care about. */
ba96a88f 7542 if ( r_type != R_ARM_PC24
845b51d6 7543 && (r_type != R_ARM_V4BX || globals->fix_v4bx < 2))
252b5132
RH		 7544 continue;
7545
7546 /* Get the section contents if we haven't done so already. */
7547 if (contents == NULL)
7548 {
7549 /* Get cached copy if it exists. */
7550 if (elf_section_data (sec)->this_hdr.contents != NULL)
7551 contents = elf_section_data (sec)->this_hdr.contents;
7552 else
7553 {
7554 /* Go get them off disk. */
57e8b36a 7555 if (! bfd_malloc_and_get_section (abfd, sec, &contents))
252b5132
RH		 7556 goto error_return;
7557 }
7558 }
7559
845b51d6
PB		 7560 if (r_type == R_ARM_V4BX)
7561 {
7562 int reg;
7563
7564 reg = bfd_get_32 (abfd, contents + irel->r_offset) & 0xf;
7565 record_arm_bx_glue (link_info, reg);
7566 continue;
7567 }
7568
a7c10850 7569 /* If the relocation is not against a symbol it cannot concern us. */
252b5132
RH		 7570 h = NULL;
7571
9b485d32 7572 /* We don't care about local symbols. */
252b5132
RH		 7573 if (r_index < symtab_hdr->sh_info)
7574 continue;
7575
9b485d32 7576 /* This is an external symbol. */
252b5132
RH		 7577 r_index -= symtab_hdr->sh_info;
7578 h = (struct elf_link_hash_entry *)
7579 elf_sym_hashes (abfd)[r_index];
7580
7581 /* If the relocation is against a static symbol it must be within
7582 the current section and so cannot be a cross ARM/Thumb relocation. */
7583 if (h == NULL)
7584 continue;
7585
d504ffc8
DJ		 7586 /* If the call will go through a PLT entry then we do not need
7587 glue. */
362d30a1 7588 if (globals->root.splt != NULL && h->plt.offset != (bfd_vma) -1)
b7693d02
DJ		 7589 continue;
7590
252b5132
RH		 7591 switch (r_type)
7592 {
7593 case R_ARM_PC24:
7594 /* This one is a call from arm code. We need to look up
99059e56
RM		 7595 the target of the call. If it is a thumb target, we
7596 insert glue. */
39d911fc
TP		 7597 if (ARM_GET_SYM_BRANCH_TYPE (h->target_internal)
7598 == ST_BRANCH_TO_THUMB)
252b5132
RH		 7599 record_arm_to_thumb_glue (link_info, h);
7600 break;
7601
252b5132 7602 default:
c6596c5e 7603 abort ();
252b5132
RH		 7604 }
7605 }
6cdc0ccc
AM		 7606
7607 if (contents != NULL
7608 && elf_section_data (sec)->this_hdr.contents != contents)
7609 free (contents);
7610 contents = NULL;
7611
7612 if (internal_relocs != NULL
7613 && elf_section_data (sec)->relocs != internal_relocs)
7614 free (internal_relocs);
7615 internal_relocs = NULL;
252b5132
RH		 7616 }
7617
b34976b6 7618 return TRUE;
9a5aca8c 7619
252b5132 7620error_return:
6cdc0ccc
AM		 7621 if (contents != NULL
7622 && elf_section_data (sec)->this_hdr.contents != contents)
7623 free (contents);
7624 if (internal_relocs != NULL
7625 && elf_section_data (sec)->relocs != internal_relocs)
7626 free (internal_relocs);
9a5aca8c 7627
b34976b6 7628 return FALSE;
252b5132 7629}
7e392df6 7630#endif
252b5132 7631
eb043451 7632
c7b8f16e
JB		 7633/* Initialise maps of ARM/Thumb/data for input BFDs. */
7634
7635void
7636bfd_elf32_arm_init_maps (bfd *abfd)
7637{
7638 Elf_Internal_Sym *isymbuf;
7639 Elf_Internal_Shdr *hdr;
7640 unsigned int i, localsyms;
7641
af1f4419
NC		 7642 /* PR 7093: Make sure that we are dealing with an arm elf binary. */
7643 if (! is_arm_elf (abfd))
7644 return;
7645
c7b8f16e
JB		 7646 if ((abfd->flags & DYNAMIC) != 0)
7647 return;
7648
0ffa91dd 7649 hdr = & elf_symtab_hdr (abfd);
c7b8f16e
JB		 7650 localsyms = hdr->sh_info;
7651
7652 /* Obtain a buffer full of symbols for this BFD. The hdr->sh_info field
7653 should contain the number of local symbols, which should come before any
7654 global symbols. Mapping symbols are always local. */
7655 isymbuf = bfd_elf_get_elf_syms (abfd, hdr, localsyms, 0, NULL, NULL,
7656 NULL);
7657
7658 /* No internal symbols read? Skip this BFD. */
7659 if (isymbuf == NULL)
7660 return;
7661
7662 for (i = 0; i < localsyms; i++)
7663 {
7664 Elf_Internal_Sym *isym = &isymbuf[i];
7665 asection *sec = bfd_section_from_elf_index (abfd, isym->st_shndx);
7666 const char *name;
906e58ca 7667
c7b8f16e 7668 if (sec != NULL
99059e56
RM		 7669 && ELF_ST_BIND (isym->st_info) == STB_LOCAL)
7670 {
7671 name = bfd_elf_string_from_elf_section (abfd,
7672 hdr->sh_link, isym->st_name);
906e58ca 7673
99059e56 7674 if (bfd_is_arm_special_symbol_name (name,
c7b8f16e 7675 BFD_ARM_SPECIAL_SYM_TYPE_MAP))
99059e56
RM		 7676 elf32_arm_section_map_add (sec, name[1], isym->st_value);
7677 }
c7b8f16e
JB		 7678 }
7679}
7680
7681
48229727
JB		 7682/* Auto-select enabling of Cortex-A8 erratum fix if the user didn't explicitly
7683 say what they wanted. */
7684
7685void
7686bfd_elf32_arm_set_cortex_a8_fix (bfd *obfd, struct bfd_link_info *link_info)
7687{
7688 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (link_info);
7689 obj_attribute *out_attr = elf_known_obj_attributes_proc (obfd);
7690
4dfe6ac6
NC		 7691 if (globals == NULL)
7692 return;
7693
48229727
JB		 7694 if (globals->fix_cortex_a8 == -1)
7695 {
7696 /* Turn on Cortex-A8 erratum workaround for ARMv7-A. */
7697 if (out_attr[Tag_CPU_arch].i == TAG_CPU_ARCH_V7
7698 && (out_attr[Tag_CPU_arch_profile].i == 'A'
7699 || out_attr[Tag_CPU_arch_profile].i == 0))
7700 globals->fix_cortex_a8 = 1;
7701 else
7702 globals->fix_cortex_a8 = 0;
7703 }
7704}
7705
7706
c7b8f16e
JB		 7707void
7708bfd_elf32_arm_set_vfp11_fix (bfd *obfd, struct bfd_link_info *link_info)
7709{
7710 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (link_info);
104d59d1 7711 obj_attribute *out_attr = elf_known_obj_attributes_proc (obfd);
906e58ca 7712
4dfe6ac6
NC		 7713 if (globals == NULL)
7714 return;
c7b8f16e
JB		 7715 /* We assume that ARMv7+ does not need the VFP11 denorm erratum fix. */
7716 if (out_attr[Tag_CPU_arch].i >= TAG_CPU_ARCH_V7)
7717 {
7718 switch (globals->vfp11_fix)
99059e56
RM		 7719 {
7720 case BFD_ARM_VFP11_FIX_DEFAULT:
7721 case BFD_ARM_VFP11_FIX_NONE:
7722 globals->vfp11_fix = BFD_ARM_VFP11_FIX_NONE;
7723 break;
7724
7725 default:
7726 /* Give a warning, but do as the user requests anyway. */
7727 (*_bfd_error_handler) (_("%B: warning: selected VFP11 erratum "
7728 "workaround is not necessary for target architecture"), obfd);
7729 }
c7b8f16e
JB		 7730 }
7731 else if (globals->vfp11_fix == BFD_ARM_VFP11_FIX_DEFAULT)
7732 /* For earlier architectures, we might need the workaround, but do not
7733 enable it by default. If users is running with broken hardware, they
7734 must enable the erratum fix explicitly. */
7735 globals->vfp11_fix = BFD_ARM_VFP11_FIX_NONE;
7736}
7737
a504d23a
LA		 7738void
7739bfd_elf32_arm_set_stm32l4xx_fix (bfd *obfd, struct bfd_link_info *link_info)
7740{
7741 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (link_info);
7742 obj_attribute *out_attr = elf_known_obj_attributes_proc (obfd);
7743
7744 if (globals == NULL)
7745 return;
7746
7747 /* We assume only Cortex-M4 may require the fix. */
7748 if (out_attr[Tag_CPU_arch].i != TAG_CPU_ARCH_V7E_M
7749 || out_attr[Tag_CPU_arch_profile].i != 'M')
7750 {
7751 if (globals->stm32l4xx_fix != BFD_ARM_STM32L4XX_FIX_NONE)
7752 /* Give a warning, but do as the user requests anyway. */
7753 (*_bfd_error_handler)
7754 (_("%B: warning: selected STM32L4XX erratum "
7755 "workaround is not necessary for target architecture"), obfd);
7756 }
7757}
c7b8f16e 7758
906e58ca
NC		 7759enum bfd_arm_vfp11_pipe
7760{
c7b8f16e
JB		 7761 VFP11_FMAC,
7762 VFP11_LS,
7763 VFP11_DS,
7764 VFP11_BAD
7765};
7766
7767/* Return a VFP register number. This is encoded as RX:X for single-precision
7768 registers, or X:RX for double-precision registers, where RX is the group of
7769 four bits in the instruction encoding and X is the single extension bit.
7770 RX and X fields are specified using their lowest (starting) bit. The return
7771 value is:
7772
7773 0...31: single-precision registers s0...s31
7774 32...63: double-precision registers d0...d31.
906e58ca 7775
c7b8f16e
JB		 7776 Although X should be zero for VFP11 (encoding d0...d15 only), we might
7777 encounter VFP3 instructions, so we allow the full range for DP registers. */
906e58ca 7778
c7b8f16e
JB		 7779static unsigned int
7780bfd_arm_vfp11_regno (unsigned int insn, bfd_boolean is_double, unsigned int rx,
99059e56 7781 unsigned int x)
c7b8f16e
JB		 7782{
7783 if (is_double)
7784 return (((insn >> rx) & 0xf) | (((insn >> x) & 1) << 4)) + 32;
7785 else
7786 return (((insn >> rx) & 0xf) << 1) | ((insn >> x) & 1);
7787}
7788
7789/* Set bits in *WMASK according to a register number REG as encoded by
7790 bfd_arm_vfp11_regno(). Ignore d16-d31. */
7791
7792static void
7793bfd_arm_vfp11_write_mask (unsigned int *wmask, unsigned int reg)
7794{
7795 if (reg < 32)
7796 *wmask |= 1 << reg;
7797 else if (reg < 48)
7798 *wmask |= 3 << ((reg - 32) * 2);
7799}
7800
7801/* Return TRUE if WMASK overwrites anything in REGS. */
7802
7803static bfd_boolean
7804bfd_arm_vfp11_antidependency (unsigned int wmask, int *regs, int numregs)
7805{
7806 int i;
906e58ca 7807
c7b8f16e
JB		 7808 for (i = 0; i < numregs; i++)
7809 {
7810 unsigned int reg = regs[i];
7811
7812 if (reg < 32 && (wmask & (1 << reg)) != 0)
99059e56 7813 return TRUE;
906e58ca 7814
c7b8f16e
JB		 7815 reg -= 32;
7816
7817 if (reg >= 16)
99059e56 7818 continue;
906e58ca 7819
c7b8f16e 7820 if ((wmask & (3 << (reg * 2))) != 0)
99059e56 7821 return TRUE;
c7b8f16e 7822 }
906e58ca 7823
c7b8f16e
JB		 7824 return FALSE;
7825}
7826
7827/* In this function, we're interested in two things: finding input registers
7828 for VFP data-processing instructions, and finding the set of registers which
7829 arbitrary VFP instructions may write to. We use a 32-bit unsigned int to
7830 hold the written set, so FLDM etc. are easy to deal with (we're only
7831 interested in 32 SP registers or 16 dp registers, due to the VFP version
7832 implemented by the chip in question). DP registers are marked by setting
7833 both SP registers in the write mask). */
7834
7835static enum bfd_arm_vfp11_pipe
7836bfd_arm_vfp11_insn_decode (unsigned int insn, unsigned int *destmask, int *regs,
99059e56 7837 int *numregs)
c7b8f16e 7838{
91d6fa6a 7839 enum bfd_arm_vfp11_pipe vpipe = VFP11_BAD;
c7b8f16e
JB		 7840 bfd_boolean is_double = ((insn & 0xf00) == 0xb00) ? 1 : 0;
7841
7842 if ((insn & 0x0f000e10) == 0x0e000a00) /* A data-processing insn. */
7843 {
7844 unsigned int pqrs;
7845 unsigned int fd = bfd_arm_vfp11_regno (insn, is_double, 12, 22);
7846 unsigned int fm = bfd_arm_vfp11_regno (insn, is_double, 0, 5);
7847
7848 pqrs = ((insn & 0x00800000) >> 20)
99059e56
RM		 7849 | ((insn & 0x00300000) >> 19)
7850 | ((insn & 0x00000040) >> 6);
c7b8f16e
JB		 7851
7852 switch (pqrs)
99059e56
RM		 7853 {
7854 case 0: /* fmac[sd]. */
7855 case 1: /* fnmac[sd]. */
7856 case 2: /* fmsc[sd]. */
7857 case 3: /* fnmsc[sd]. */
7858 vpipe = VFP11_FMAC;
7859 bfd_arm_vfp11_write_mask (destmask, fd);
7860 regs[0] = fd;
7861 regs[1] = bfd_arm_vfp11_regno (insn, is_double, 16, 7); /* Fn. */
7862 regs[2] = fm;
7863 *numregs = 3;
7864 break;
7865
7866 case 4: /* fmul[sd]. */
7867 case 5: /* fnmul[sd]. */
7868 case 6: /* fadd[sd]. */
7869 case 7: /* fsub[sd]. */
7870 vpipe = VFP11_FMAC;
7871 goto vfp_binop;
7872
7873 case 8: /* fdiv[sd]. */
7874 vpipe = VFP11_DS;
7875 vfp_binop:
7876 bfd_arm_vfp11_write_mask (destmask, fd);
7877 regs[0] = bfd_arm_vfp11_regno (insn, is_double, 16, 7); /* Fn. */
7878 regs[1] = fm;
7879 *numregs = 2;
7880 break;
7881
7882 case 15: /* extended opcode. */
7883 {
7884 unsigned int extn = ((insn >> 15) & 0x1e)
7885 | ((insn >> 7) & 1);
7886
7887 switch (extn)
7888 {
7889 case 0: /* fcpy[sd]. */
7890 case 1: /* fabs[sd]. */
7891 case 2: /* fneg[sd]. */
7892 case 8: /* fcmp[sd]. */
7893 case 9: /* fcmpe[sd]. */
7894 case 10: /* fcmpz[sd]. */
7895 case 11: /* fcmpez[sd]. */
7896 case 16: /* fuito[sd]. */
7897 case 17: /* fsito[sd]. */
7898 case 24: /* ftoui[sd]. */
7899 case 25: /* ftouiz[sd]. */
7900 case 26: /* ftosi[sd]. */
7901 case 27: /* ftosiz[sd]. */
7902 /* These instructions will not bounce due to underflow. */
7903 *numregs = 0;
7904 vpipe = VFP11_FMAC;
7905 break;
7906
7907 case 3: /* fsqrt[sd]. */
7908 /* fsqrt cannot underflow, but it can (perhaps) overwrite
7909 registers to cause the erratum in previous instructions. */
7910 bfd_arm_vfp11_write_mask (destmask, fd);
7911 vpipe = VFP11_DS;
7912 break;
7913
7914 case 15: /* fcvt{ds,sd}. */
7915 {
7916 int rnum = 0;
7917
7918 bfd_arm_vfp11_write_mask (destmask, fd);
c7b8f16e
JB		 7919
7920 /* Only FCVTSD can underflow. */
99059e56
RM		 7921 if ((insn & 0x100) != 0)
7922 regs[rnum++] = fm;
c7b8f16e 7923
99059e56 7924 *numregs = rnum;
c7b8f16e 7925
99059e56
RM		 7926 vpipe = VFP11_FMAC;
7927 }
7928 break;
c7b8f16e 7929
99059e56
RM		 7930 default:
7931 return VFP11_BAD;
7932 }
7933 }
7934 break;
c7b8f16e 7935
99059e56
RM		 7936 default:
7937 return VFP11_BAD;
7938 }
c7b8f16e
JB		 7939 }
7940 /* Two-register transfer. */
7941 else if ((insn & 0x0fe00ed0) == 0x0c400a10)
7942 {
7943 unsigned int fm = bfd_arm_vfp11_regno (insn, is_double, 0, 5);
906e58ca 7944
c7b8f16e
JB		 7945 if ((insn & 0x100000) == 0)
7946 {
99059e56
RM		 7947 if (is_double)
7948 bfd_arm_vfp11_write_mask (destmask, fm);
7949 else
7950 {
7951 bfd_arm_vfp11_write_mask (destmask, fm);
7952 bfd_arm_vfp11_write_mask (destmask, fm + 1);
7953 }
c7b8f16e
JB		 7954 }
7955
91d6fa6a 7956 vpipe = VFP11_LS;
c7b8f16e
JB		 7957 }
7958 else if ((insn & 0x0e100e00) == 0x0c100a00) /* A load insn. */
7959 {
7960 int fd = bfd_arm_vfp11_regno (insn, is_double, 12, 22);
7961 unsigned int puw = ((insn >> 21) & 0x1) | (((insn >> 23) & 3) << 1);
906e58ca 7962
c7b8f16e 7963 switch (puw)
99059e56
RM		 7964 {
7965 case 0: /* Two-reg transfer. We should catch these above. */
7966 abort ();
906e58ca 7967
99059e56
RM		 7968 case 2: /* fldm[sdx]. */
7969 case 3:
7970 case 5:
7971 {
7972 unsigned int i, offset = insn & 0xff;
c7b8f16e 7973
99059e56
RM		 7974 if (is_double)
7975 offset >>= 1;
c7b8f16e 7976
99059e56
RM		 7977 for (i = fd; i < fd + offset; i++)
7978 bfd_arm_vfp11_write_mask (destmask, i);
7979 }
7980 break;
906e58ca 7981
99059e56
RM		 7982 case 4: /* fld[sd]. */
7983 case 6:
7984 bfd_arm_vfp11_write_mask (destmask, fd);
7985 break;
906e58ca 7986
99059e56
RM		 7987 default:
7988 return VFP11_BAD;
7989 }
c7b8f16e 7990
91d6fa6a 7991 vpipe = VFP11_LS;
c7b8f16e
JB		 7992 }
7993 /* Single-register transfer. Note L==0. */
7994 else if ((insn & 0x0f100e10) == 0x0e000a10)
7995 {
7996 unsigned int opcode = (insn >> 21) & 7;
7997 unsigned int fn = bfd_arm_vfp11_regno (insn, is_double, 16, 7);
7998
7999 switch (opcode)
99059e56
RM		 8000 {
8001 case 0: /* fmsr/fmdlr. */
8002 case 1: /* fmdhr. */
8003 /* Mark fmdhr and fmdlr as writing to the whole of the DP
8004 destination register. I don't know if this is exactly right,
8005 but it is the conservative choice. */
8006 bfd_arm_vfp11_write_mask (destmask, fn);
8007 break;
8008
8009 case 7: /* fmxr. */
8010 break;
8011 }
c7b8f16e 8012
91d6fa6a 8013 vpipe = VFP11_LS;
c7b8f16e
JB		 8014 }
8015
91d6fa6a 8016 return vpipe;
c7b8f16e
JB		 8017}
8018
8019
8020static int elf32_arm_compare_mapping (const void * a, const void * b);
8021
8022
8023/* Look for potentially-troublesome code sequences which might trigger the
8024 VFP11 denormal/antidependency erratum. See, e.g., the ARM1136 errata sheet
8025 (available from ARM) for details of the erratum. A short version is
8026 described in ld.texinfo. */
8027
8028bfd_boolean
8029bfd_elf32_arm_vfp11_erratum_scan (bfd *abfd, struct bfd_link_info *link_info)
8030{
8031 asection *sec;
8032 bfd_byte *contents = NULL;
8033 int state = 0;
8034 int regs[3], numregs = 0;
8035 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (link_info);
8036 int use_vector = (globals->vfp11_fix == BFD_ARM_VFP11_FIX_VECTOR);
906e58ca 8037
4dfe6ac6
NC		 8038 if (globals == NULL)
8039 return FALSE;
8040
c7b8f16e
JB		 8041 /* We use a simple FSM to match troublesome VFP11 instruction sequences.
8042 The states transition as follows:
906e58ca 8043
c7b8f16e 8044 0 -> 1 (vector) or 0 -> 2 (scalar)
99059e56
RM		 8045 A VFP FMAC-pipeline instruction has been seen. Fill
8046 regs[0]..regs[numregs-1] with its input operands. Remember this
8047 instruction in 'first_fmac'.
c7b8f16e
JB		 8048
8049 1 -> 2
99059e56
RM		 8050 Any instruction, except for a VFP instruction which overwrites
8051 regs[*].
906e58ca 8052
c7b8f16e
JB		 8053 1 -> 3 [ -> 0 ] or
8054 2 -> 3 [ -> 0 ]
99059e56
RM		 8055 A VFP instruction has been seen which overwrites any of regs[*].
8056 We must make a veneer! Reset state to 0 before examining next
8057 instruction.
906e58ca 8058
c7b8f16e 8059 2 -> 0
99059e56
RM		 8060 If we fail to match anything in state 2, reset to state 0 and reset
8061 the instruction pointer to the instruction after 'first_fmac'.
c7b8f16e
JB		 8062
8063 If the VFP11 vector mode is in use, there must be at least two unrelated
8064 instructions between anti-dependent VFP11 instructions to properly avoid
906e58ca 8065 triggering the erratum, hence the use of the extra state 1. */
c7b8f16e
JB		 8066
8067 /* If we are only performing a partial link do not bother
8068 to construct any glue. */
0e1862bb 8069 if (bfd_link_relocatable (link_info))
c7b8f16e
JB		 8070 return TRUE;
8071
0ffa91dd
NC		 8072 /* Skip if this bfd does not correspond to an ELF image. */
8073 if (! is_arm_elf (abfd))
8074 return TRUE;
906e58ca 8075
c7b8f16e
JB		 8076 /* We should have chosen a fix type by the time we get here. */
8077 BFD_ASSERT (globals->vfp11_fix != BFD_ARM_VFP11_FIX_DEFAULT);
8078
8079 if (globals->vfp11_fix == BFD_ARM_VFP11_FIX_NONE)
8080 return TRUE;
2e6030b9 8081
33a7ffc2
JM		 8082 /* Skip this BFD if it corresponds to an executable or dynamic object. */
8083 if ((abfd->flags & (EXEC_P | DYNAMIC)) != 0)
8084 return TRUE;
8085
c7b8f16e
JB		 8086 for (sec = abfd->sections; sec != NULL; sec = sec->next)
8087 {
8088 unsigned int i, span, first_fmac = 0, veneer_of_insn = 0;
8089 struct _arm_elf_section_data *sec_data;
8090
8091 /* If we don't have executable progbits, we're not interested in this
99059e56 8092 section. Also skip if section is to be excluded. */
c7b8f16e 8093 if (elf_section_type (sec) != SHT_PROGBITS
99059e56
RM		 8094 || (elf_section_flags (sec) & SHF_EXECINSTR) == 0
8095 || (sec->flags & SEC_EXCLUDE) != 0
dbaa2011 8096 || sec->sec_info_type == SEC_INFO_TYPE_JUST_SYMS
33a7ffc2 8097 || sec->output_section == bfd_abs_section_ptr
99059e56
RM		 8098 || strcmp (sec->name, VFP11_ERRATUM_VENEER_SECTION_NAME) == 0)
8099 continue;
c7b8f16e
JB		 8100
8101 sec_data = elf32_arm_section_data (sec);
906e58ca 8102
c7b8f16e 8103 if (sec_data->mapcount == 0)
99059e56 8104 continue;
906e58ca 8105
c7b8f16e
JB		 8106 if (elf_section_data (sec)->this_hdr.contents != NULL)
8107 contents = elf_section_data (sec)->this_hdr.contents;
8108 else if (! bfd_malloc_and_get_section (abfd, sec, &contents))
8109 goto error_return;
8110
8111 qsort (sec_data->map, sec_data->mapcount, sizeof (elf32_arm_section_map),
8112 elf32_arm_compare_mapping);
8113
8114 for (span = 0; span < sec_data->mapcount; span++)
99059e56
RM		 8115 {
8116 unsigned int span_start = sec_data->map[span].vma;
8117 unsigned int span_end = (span == sec_data->mapcount - 1)
c7b8f16e 8118 ? sec->size : sec_data->map[span + 1].vma;
99059e56
RM		 8119 char span_type = sec_data->map[span].type;
8120
8121 /* FIXME: Only ARM mode is supported at present. We may need to
8122 support Thumb-2 mode also at some point. */
8123 if (span_type != 'a')
8124 continue;
8125
8126 for (i = span_start; i < span_end;)
8127 {
8128 unsigned int next_i = i + 4;
8129 unsigned int insn = bfd_big_endian (abfd)
8130 ? (contents[i] << 24)
8131 | (contents[i + 1] << 16)
8132 | (contents[i + 2] << 8)
8133 | contents[i + 3]
8134 : (contents[i + 3] << 24)
8135 | (contents[i + 2] << 16)
8136 | (contents[i + 1] << 8)
8137 | contents[i];
8138 unsigned int writemask = 0;
8139 enum bfd_arm_vfp11_pipe vpipe;
8140
8141 switch (state)
8142 {
8143 case 0:
8144 vpipe = bfd_arm_vfp11_insn_decode (insn, &writemask, regs,
8145 &numregs);
8146 /* I'm assuming the VFP11 erratum can trigger with denorm
8147 operands on either the FMAC or the DS pipeline. This might
8148 lead to slightly overenthusiastic veneer insertion. */
8149 if (vpipe == VFP11_FMAC || vpipe == VFP11_DS)
8150 {
8151 state = use_vector ? 1 : 2;
8152 first_fmac = i;
8153 veneer_of_insn = insn;
8154 }
8155 break;
8156
8157 case 1:
8158 {
8159 int other_regs[3], other_numregs;
8160 vpipe = bfd_arm_vfp11_insn_decode (insn, &writemask,
c7b8f16e 8161 other_regs,
99059e56
RM		 8162 &other_numregs);
8163 if (vpipe != VFP11_BAD
8164 && bfd_arm_vfp11_antidependency (writemask, regs,
c7b8f16e 8165 numregs))
99059e56
RM		 8166 state = 3;
8167 else
8168 state = 2;
8169 }
8170 break;
8171
8172 case 2:
8173 {
8174 int other_regs[3], other_numregs;
8175 vpipe = bfd_arm_vfp11_insn_decode (insn, &writemask,
c7b8f16e 8176 other_regs,
99059e56
RM		 8177 &other_numregs);
8178 if (vpipe != VFP11_BAD
8179 && bfd_arm_vfp11_antidependency (writemask, regs,
c7b8f16e 8180 numregs))
99059e56
RM		 8181 state = 3;
8182 else
8183 {
8184 state = 0;
8185 next_i = first_fmac + 4;
8186 }
8187 }
8188 break;
8189
8190 case 3:
8191 abort (); /* Should be unreachable. */
8192 }
8193
8194 if (state == 3)
8195 {
8196 elf32_vfp11_erratum_list *newerr =(elf32_vfp11_erratum_list *)
8197 bfd_zmalloc (sizeof (elf32_vfp11_erratum_list));
8198
8199 elf32_arm_section_data (sec)->erratumcount += 1;
8200
8201 newerr->u.b.vfp_insn = veneer_of_insn;
8202
8203 switch (span_type)
8204 {
8205 case 'a':
8206 newerr->type = VFP11_ERRATUM_BRANCH_TO_ARM_VENEER;
8207 break;
8208
8209 default:
8210 abort ();
8211 }
8212
8213 record_vfp11_erratum_veneer (link_info, newerr, abfd, sec,
c7b8f16e
JB		 8214 first_fmac);
8215
99059e56 8216 newerr->vma = -1;
c7b8f16e 8217
99059e56
RM		 8218 newerr->next = sec_data->erratumlist;
8219 sec_data->erratumlist = newerr;
c7b8f16e 8220
99059e56
RM		 8221 state = 0;
8222 }
c7b8f16e 8223
99059e56
RM		 8224 i = next_i;
8225 }
8226 }
906e58ca 8227
c7b8f16e 8228 if (contents != NULL
99059e56
RM		 8229 && elf_section_data (sec)->this_hdr.contents != contents)
8230 free (contents);
c7b8f16e
JB		 8231 contents = NULL;
8232 }
8233
8234 return TRUE;
8235
8236error_return:
8237 if (contents != NULL
8238 && elf_section_data (sec)->this_hdr.contents != contents)
8239 free (contents);
906e58ca 8240
c7b8f16e
JB		 8241 return FALSE;
8242}
8243
8244/* Find virtual-memory addresses for VFP11 erratum veneers and return locations
8245 after sections have been laid out, using specially-named symbols. */
8246
8247void
8248bfd_elf32_arm_vfp11_fix_veneer_locations (bfd *abfd,
8249 struct bfd_link_info *link_info)
8250{
8251 asection *sec;
8252 struct elf32_arm_link_hash_table *globals;
8253 char *tmp_name;
906e58ca 8254
0e1862bb 8255 if (bfd_link_relocatable (link_info))
c7b8f16e 8256 return;
2e6030b9
MS		 8257
8258 /* Skip if this bfd does not correspond to an ELF image. */
0ffa91dd 8259 if (! is_arm_elf (abfd))
2e6030b9
MS		 8260 return;
8261
c7b8f16e 8262 globals = elf32_arm_hash_table (link_info);
4dfe6ac6
NC		 8263 if (globals == NULL)
8264 return;
906e58ca 8265
21d799b5 8266 tmp_name = (char *) bfd_malloc ((bfd_size_type) strlen
99059e56 8267 (VFP11_ERRATUM_VENEER_ENTRY_NAME) + 10);
c7b8f16e
JB		 8268
8269 for (sec = abfd->sections; sec != NULL; sec = sec->next)
8270 {
8271 struct _arm_elf_section_data *sec_data = elf32_arm_section_data (sec);
8272 elf32_vfp11_erratum_list *errnode = sec_data->erratumlist;
906e58ca 8273
c7b8f16e 8274 for (; errnode != NULL; errnode = errnode->next)
99059e56
RM		 8275 {
8276 struct elf_link_hash_entry *myh;
8277 bfd_vma vma;
8278
8279 switch (errnode->type)
8280 {
8281 case VFP11_ERRATUM_BRANCH_TO_ARM_VENEER:
8282 case VFP11_ERRATUM_BRANCH_TO_THUMB_VENEER:
8283 /* Find veneer symbol. */
8284 sprintf (tmp_name, VFP11_ERRATUM_VENEER_ENTRY_NAME,
c7b8f16e
JB		 8285 errnode->u.b.veneer->u.v.id);
8286
99059e56
RM		 8287 myh = elf_link_hash_lookup
8288 (&(globals)->root, tmp_name, FALSE, FALSE, TRUE);
c7b8f16e 8289
a504d23a
LA		 8290 if (myh == NULL)
8291 (*_bfd_error_handler) (_("%B: unable to find VFP11 veneer "
8292 "`%s'"), abfd, tmp_name);
8293
8294 vma = myh->root.u.def.section->output_section->vma
8295 + myh->root.u.def.section->output_offset
8296 + myh->root.u.def.value;
8297
8298 errnode->u.b.veneer->vma = vma;
8299 break;
8300
8301 case VFP11_ERRATUM_ARM_VENEER:
8302 case VFP11_ERRATUM_THUMB_VENEER:
8303 /* Find return location. */
8304 sprintf (tmp_name, VFP11_ERRATUM_VENEER_ENTRY_NAME "_r",
8305 errnode->u.v.id);
8306
8307 myh = elf_link_hash_lookup
8308 (&(globals)->root, tmp_name, FALSE, FALSE, TRUE);
8309
8310 if (myh == NULL)
8311 (*_bfd_error_handler) (_("%B: unable to find VFP11 veneer "
8312 "`%s'"), abfd, tmp_name);
8313
8314 vma = myh->root.u.def.section->output_section->vma
8315 + myh->root.u.def.section->output_offset
8316 + myh->root.u.def.value;
8317
8318 errnode->u.v.branch->vma = vma;
8319 break;
8320
8321 default:
8322 abort ();
8323 }
8324 }
8325 }
8326
8327 free (tmp_name);
8328}
8329
8330/* Find virtual-memory addresses for STM32L4XX erratum veneers and
8331 return locations after sections have been laid out, using
8332 specially-named symbols. */
8333
8334void
8335bfd_elf32_arm_stm32l4xx_fix_veneer_locations (bfd *abfd,
8336 struct bfd_link_info *link_info)
8337{
8338 asection *sec;
8339 struct elf32_arm_link_hash_table *globals;
8340 char *tmp_name;
8341
8342 if (bfd_link_relocatable (link_info))
8343 return;
8344
8345 /* Skip if this bfd does not correspond to an ELF image. */
8346 if (! is_arm_elf (abfd))
8347 return;
8348
8349 globals = elf32_arm_hash_table (link_info);
8350 if (globals == NULL)
8351 return;
8352
8353 tmp_name = (char *) bfd_malloc ((bfd_size_type) strlen
8354 (STM32L4XX_ERRATUM_VENEER_ENTRY_NAME) + 10);
8355
8356 for (sec = abfd->sections; sec != NULL; sec = sec->next)
8357 {
8358 struct _arm_elf_section_data *sec_data = elf32_arm_section_data (sec);
8359 elf32_stm32l4xx_erratum_list *errnode = sec_data->stm32l4xx_erratumlist;
8360
8361 for (; errnode != NULL; errnode = errnode->next)
8362 {
8363 struct elf_link_hash_entry *myh;
8364 bfd_vma vma;
8365
8366 switch (errnode->type)
8367 {
8368 case STM32L4XX_ERRATUM_BRANCH_TO_VENEER:
8369 /* Find veneer symbol. */
8370 sprintf (tmp_name, STM32L4XX_ERRATUM_VENEER_ENTRY_NAME,
8371 errnode->u.b.veneer->u.v.id);
8372
8373 myh = elf_link_hash_lookup
8374 (&(globals)->root, tmp_name, FALSE, FALSE, TRUE);
8375
8376 if (myh == NULL)
8377 (*_bfd_error_handler) (_("%B: unable to find STM32L4XX veneer "
8378 "`%s'"), abfd, tmp_name);
8379
8380 vma = myh->root.u.def.section->output_section->vma
8381 + myh->root.u.def.section->output_offset
8382 + myh->root.u.def.value;
8383
8384 errnode->u.b.veneer->vma = vma;
8385 break;
8386
8387 case STM32L4XX_ERRATUM_VENEER:
8388 /* Find return location. */
8389 sprintf (tmp_name, STM32L4XX_ERRATUM_VENEER_ENTRY_NAME "_r",
8390 errnode->u.v.id);
8391
8392 myh = elf_link_hash_lookup
8393 (&(globals)->root, tmp_name, FALSE, FALSE, TRUE);
8394
8395 if (myh == NULL)
8396 (*_bfd_error_handler) (_("%B: unable to find STM32L4XX veneer "
8397 "`%s'"), abfd, tmp_name);
8398
8399 vma = myh->root.u.def.section->output_section->vma
8400 + myh->root.u.def.section->output_offset
8401 + myh->root.u.def.value;
8402
8403 errnode->u.v.branch->vma = vma;
8404 break;
8405
8406 default:
8407 abort ();
8408 }
8409 }
8410 }
8411
8412 free (tmp_name);
8413}
8414
8415static inline bfd_boolean
8416is_thumb2_ldmia (const insn32 insn)
8417{
8418 /* Encoding T2: LDM<c>.W <Rn>{!},<registers>
8419 1110 - 1000 - 10W1 - rrrr - PM (0) l - llll - llll - llll. */
8420 return (insn & 0xffd02000) == 0xe8900000;
8421}
8422
8423static inline bfd_boolean
8424is_thumb2_ldmdb (const insn32 insn)
8425{
8426 /* Encoding T1: LDMDB<c> <Rn>{!},<registers>
8427 1110 - 1001 - 00W1 - rrrr - PM (0) l - llll - llll - llll. */
8428 return (insn & 0xffd02000) == 0xe9100000;
8429}
8430
8431static inline bfd_boolean
8432is_thumb2_vldm (const insn32 insn)
8433{
8434 /* A6.5 Extension register load or store instruction
8435 A7.7.229
9239bbd3
CM		 8436 We look for SP 32-bit and DP 64-bit registers.
8437 Encoding T1 VLDM{mode}<c> <Rn>{!}, <list>
8438 <list> is consecutive 64-bit registers
8439 1110 - 110P - UDW1 - rrrr - vvvv - 1011 - iiii - iiii
a504d23a
LA		 8440 Encoding T2 VLDM{mode}<c> <Rn>{!}, <list>
8441 <list> is consecutive 32-bit registers
8442 1110 - 110P - UDW1 - rrrr - vvvv - 1010 - iiii - iiii
8443 if P==0 && U==1 && W==1 && Rn=1101 VPOP
8444 if PUW=010 || PUW=011 || PUW=101 VLDM. */
8445 return
9239bbd3
CM		 8446 (((insn & 0xfe100f00) == 0xec100b00) ||
8447 ((insn & 0xfe100f00) == 0xec100a00))
a504d23a
LA		 8448 && /* (IA without !). */
8449 (((((insn << 7) >> 28) & 0xd) == 0x4)
9239bbd3 8450 /* (IA with !), includes VPOP (when reg number is SP). */
a504d23a
LA		 8451 || ((((insn << 7) >> 28) & 0xd) == 0x5)
8452 /* (DB with !). */
8453 || ((((insn << 7) >> 28) & 0xd) == 0x9));
8454}
8455
8456/* STM STM32L4XX erratum : This function assumes that it receives an LDM or
8457 VLDM opcode and:
8458 - computes the number and the mode of memory accesses
8459 - decides if the replacement should be done:
8460 . replaces only if > 8-word accesses
8461 . or (testing purposes only) replaces all accesses. */
8462
8463static bfd_boolean
8464stm32l4xx_need_create_replacing_stub (const insn32 insn,
8465 bfd_arm_stm32l4xx_fix stm32l4xx_fix)
8466{
9239bbd3 8467 int nb_words = 0;
a504d23a
LA		 8468
8469 /* The field encoding the register list is the same for both LDMIA
8470 and LDMDB encodings. */
8471 if (is_thumb2_ldmia (insn) || is_thumb2_ldmdb (insn))
9239bbd3 8472 nb_words = popcount (insn & 0x0000ffff);
a504d23a 8473 else if (is_thumb2_vldm (insn))
9239bbd3 8474 nb_words = (insn & 0xff);
a504d23a
LA		 8475
8476 /* DEFAULT mode accounts for the real bug condition situation,
8477 ALL mode inserts stubs for each LDM/VLDM instruction (testing). */
8478 return
9239bbd3 8479 (stm32l4xx_fix == BFD_ARM_STM32L4XX_FIX_DEFAULT) ? nb_words > 8 :
a504d23a
LA		 8480 (stm32l4xx_fix == BFD_ARM_STM32L4XX_FIX_ALL) ? TRUE : FALSE;
8481}
8482
8483/* Look for potentially-troublesome code sequences which might trigger
8484 the STM STM32L4XX erratum. */
8485
8486bfd_boolean
8487bfd_elf32_arm_stm32l4xx_erratum_scan (bfd *abfd,
8488 struct bfd_link_info *link_info)
8489{
8490 asection *sec;
8491 bfd_byte *contents = NULL;
8492 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (link_info);
8493
8494 if (globals == NULL)
8495 return FALSE;
8496
8497 /* If we are only performing a partial link do not bother
8498 to construct any glue. */
8499 if (bfd_link_relocatable (link_info))
8500 return TRUE;
8501
8502 /* Skip if this bfd does not correspond to an ELF image. */
8503 if (! is_arm_elf (abfd))
8504 return TRUE;
8505
8506 if (globals->stm32l4xx_fix == BFD_ARM_STM32L4XX_FIX_NONE)
8507 return TRUE;
8508
8509 /* Skip this BFD if it corresponds to an executable or dynamic object. */
8510 if ((abfd->flags & (EXEC_P | DYNAMIC)) != 0)
8511 return TRUE;
8512
8513 for (sec = abfd->sections; sec != NULL; sec = sec->next)
8514 {
8515 unsigned int i, span;
8516 struct _arm_elf_section_data *sec_data;
8517
8518 /* If we don't have executable progbits, we're not interested in this
8519 section. Also skip if section is to be excluded. */
8520 if (elf_section_type (sec) != SHT_PROGBITS
8521 || (elf_section_flags (sec) & SHF_EXECINSTR) == 0
8522 || (sec->flags & SEC_EXCLUDE) != 0
8523 || sec->sec_info_type == SEC_INFO_TYPE_JUST_SYMS
8524 || sec->output_section == bfd_abs_section_ptr
8525 || strcmp (sec->name, STM32L4XX_ERRATUM_VENEER_SECTION_NAME) == 0)
8526 continue;
8527
8528 sec_data = elf32_arm_section_data (sec);
c7b8f16e 8529
a504d23a
LA		 8530 if (sec_data->mapcount == 0)
8531 continue;
c7b8f16e 8532
a504d23a
LA		 8533 if (elf_section_data (sec)->this_hdr.contents != NULL)
8534 contents = elf_section_data (sec)->this_hdr.contents;
8535 else if (! bfd_malloc_and_get_section (abfd, sec, &contents))
8536 goto error_return;
c7b8f16e 8537
a504d23a
LA		 8538 qsort (sec_data->map, sec_data->mapcount, sizeof (elf32_arm_section_map),
8539 elf32_arm_compare_mapping);
c7b8f16e 8540
a504d23a
LA		 8541 for (span = 0; span < sec_data->mapcount; span++)
8542 {
8543 unsigned int span_start = sec_data->map[span].vma;
8544 unsigned int span_end = (span == sec_data->mapcount - 1)
8545 ? sec->size : sec_data->map[span + 1].vma;
8546 char span_type = sec_data->map[span].type;
8547 int itblock_current_pos = 0;
c7b8f16e 8548
a504d23a
LA		 8549 /* Only Thumb2 mode need be supported with this CM4 specific
8550 code, we should not encounter any arm mode eg span_type
8551 != 'a'. */
8552 if (span_type != 't')
8553 continue;
c7b8f16e 8554
a504d23a
LA		 8555 for (i = span_start; i < span_end;)
8556 {
8557 unsigned int insn = bfd_get_16 (abfd, &contents[i]);
8558 bfd_boolean insn_32bit = FALSE;
8559 bfd_boolean is_ldm = FALSE;
8560 bfd_boolean is_vldm = FALSE;
8561 bfd_boolean is_not_last_in_it_block = FALSE;
8562
8563 /* The first 16-bits of all 32-bit thumb2 instructions start
8564 with opcode[15..13]=0b111 and the encoded op1 can be anything
8565 except opcode[12..11]!=0b00.
8566 See 32-bit Thumb instruction encoding. */
8567 if ((insn & 0xe000) == 0xe000 && (insn & 0x1800) != 0x0000)
8568 insn_32bit = TRUE;
c7b8f16e 8569
a504d23a
LA		 8570 /* Compute the predicate that tells if the instruction
8571 is concerned by the IT block
8572 - Creates an error if there is a ldm that is not
8573 last in the IT block thus cannot be replaced
8574 - Otherwise we can create a branch at the end of the
8575 IT block, it will be controlled naturally by IT
8576 with the proper pseudo-predicate
8577 - So the only interesting predicate is the one that
8578 tells that we are not on the last item of an IT
8579 block. */
8580 if (itblock_current_pos != 0)
8581 is_not_last_in_it_block = !!--itblock_current_pos;
906e58ca 8582
a504d23a
LA		 8583 if (insn_32bit)
8584 {
8585 /* Load the rest of the insn (in manual-friendly order). */
8586 insn = (insn << 16) | bfd_get_16 (abfd, &contents[i + 2]);
8587 is_ldm = is_thumb2_ldmia (insn) || is_thumb2_ldmdb (insn);
8588 is_vldm = is_thumb2_vldm (insn);
8589
8590 /* Veneers are created for (v)ldm depending on
8591 option flags and memory accesses conditions; but
8592 if the instruction is not the last instruction of
8593 an IT block, we cannot create a jump there, so we
8594 bail out. */
8595 if ((is_ldm || is_vldm) &&
8596 stm32l4xx_need_create_replacing_stub
8597 (insn, globals->stm32l4xx_fix))
8598 {
8599 if (is_not_last_in_it_block)
8600 {
8601 (*_bfd_error_handler)
8602 /* Note - overlong line used here to allow for translation. */
8603 (_("\
8604%B(%A+0x%lx): error: multiple load detected in non-last IT block instruction : STM32L4XX veneer cannot be generated.\n"
8605 "Use gcc option -mrestrict-it to generate only one instruction per IT block.\n"),
8606 abfd, sec, (long)i);
8607 }
8608 else
8609 {
8610 elf32_stm32l4xx_erratum_list *newerr =
8611 (elf32_stm32l4xx_erratum_list *)
8612 bfd_zmalloc
8613 (sizeof (elf32_stm32l4xx_erratum_list));
8614
8615 elf32_arm_section_data (sec)
8616 ->stm32l4xx_erratumcount += 1;
8617 newerr->u.b.insn = insn;
8618 /* We create only thumb branches. */
8619 newerr->type =
8620 STM32L4XX_ERRATUM_BRANCH_TO_VENEER;
8621 record_stm32l4xx_erratum_veneer
8622 (link_info, newerr, abfd, sec,
8623 i,
8624 is_ldm ?
8625 STM32L4XX_ERRATUM_LDM_VENEER_SIZE:
8626 STM32L4XX_ERRATUM_VLDM_VENEER_SIZE);
8627 newerr->vma = -1;
8628 newerr->next = sec_data->stm32l4xx_erratumlist;
8629 sec_data->stm32l4xx_erratumlist = newerr;
8630 }
8631 }
8632 }
8633 else
8634 {
8635 /* A7.7.37 IT p208
8636 IT blocks are only encoded in T1
8637 Encoding T1: IT{x{y{z}}} <firstcond>
8638 1 0 1 1 - 1 1 1 1 - firstcond - mask
8639 if mask = '0000' then see 'related encodings'
8640 We don't deal with UNPREDICTABLE, just ignore these.
8641 There can be no nested IT blocks so an IT block
8642 is naturally a new one for which it is worth
8643 computing its size. */
8644 bfd_boolean is_newitblock = ((insn & 0xff00) == 0xbf00) &&
8645 ((insn & 0x000f) != 0x0000);
8646 /* If we have a new IT block we compute its size. */
8647 if (is_newitblock)
8648 {
8649 /* Compute the number of instructions controlled
8650 by the IT block, it will be used to decide
8651 whether we are inside an IT block or not. */
8652 unsigned int mask = insn & 0x000f;
8653 itblock_current_pos = 4 - ctz (mask);
8654 }
8655 }
8656
8657 i += insn_32bit ? 4 : 2;
99059e56
RM		 8658 }
8659 }
a504d23a
LA		 8660
8661 if (contents != NULL
8662 && elf_section_data (sec)->this_hdr.contents != contents)
8663 free (contents);
8664 contents = NULL;
c7b8f16e 8665 }
906e58ca 8666
a504d23a
LA		 8667 return TRUE;
8668
8669error_return:
8670 if (contents != NULL
8671 && elf_section_data (sec)->this_hdr.contents != contents)
8672 free (contents);
c7b8f16e 8673
a504d23a
LA		 8674 return FALSE;
8675}
c7b8f16e 8676
eb043451
PB		 8677/* Set target relocation values needed during linking. */
8678
8679void
68c39892 8680bfd_elf32_arm_set_target_params (struct bfd *output_bfd,
bf21ed78 8681 struct bfd_link_info *link_info,
68c39892 8682 struct elf32_arm_params *params)
eb043451
PB		 8683{
8684 struct elf32_arm_link_hash_table *globals;
8685
8686 globals = elf32_arm_hash_table (link_info);
4dfe6ac6
NC		 8687 if (globals == NULL)
8688 return;
eb043451 8689
68c39892
TP		 8690 globals->target1_is_rel = params->target1_is_rel;
8691 if (strcmp (params->target2_type, "rel") == 0)
eb043451 8692 globals->target2_reloc = R_ARM_REL32;
68c39892 8693 else if (strcmp (params->target2_type, "abs") == 0)
eeac373a 8694 globals->target2_reloc = R_ARM_ABS32;
68c39892 8695 else if (strcmp (params->target2_type, "got-rel") == 0)
eb043451
PB		 8696 globals->target2_reloc = R_ARM_GOT_PREL;
8697 else
8698 {
8699 _bfd_error_handler (_("Invalid TARGET2 relocation type '%s'."),
68c39892 8700 params->target2_type);
eb043451 8701 }
68c39892
TP		 8702 globals->fix_v4bx = params->fix_v4bx;
8703 globals->use_blx |= params->use_blx;
8704 globals->vfp11_fix = params->vfp11_denorm_fix;
8705 globals->stm32l4xx_fix = params->stm32l4xx_fix;
8706 globals->pic_veneer = params->pic_veneer;
8707 globals->fix_cortex_a8 = params->fix_cortex_a8;
8708 globals->fix_arm1176 = params->fix_arm1176;
8709 globals->cmse_implib = params->cmse_implib;
8710 globals->in_implib_bfd = params->in_implib_bfd;
bf21ed78 8711
0ffa91dd 8712 BFD_ASSERT (is_arm_elf (output_bfd));
68c39892
TP		 8713 elf_arm_tdata (output_bfd)->no_enum_size_warning
8714 = params->no_enum_size_warning;
8715 elf_arm_tdata (output_bfd)->no_wchar_size_warning
8716 = params->no_wchar_size_warning;
eb043451 8717}
eb043451 8718
12a0a0fd 8719/* Replace the target offset of a Thumb bl or b.w instruction. */
252b5132 8720
12a0a0fd
PB		 8721static void
8722insert_thumb_branch (bfd *abfd, long int offset, bfd_byte *insn)
8723{
8724 bfd_vma upper;
8725 bfd_vma lower;
8726 int reloc_sign;
8727
8728 BFD_ASSERT ((offset & 1) == 0);
8729
8730 upper = bfd_get_16 (abfd, insn);
8731 lower = bfd_get_16 (abfd, insn + 2);
8732 reloc_sign = (offset < 0) ? 1 : 0;
8733 upper = (upper & ~(bfd_vma) 0x7ff)
8734 | ((offset >> 12) & 0x3ff)
8735 | (reloc_sign << 10);
906e58ca 8736 lower = (lower & ~(bfd_vma) 0x2fff)
12a0a0fd
PB		 8737 | (((!((offset >> 23) & 1)) ^ reloc_sign) << 13)
8738 | (((!((offset >> 22) & 1)) ^ reloc_sign) << 11)
8739 | ((offset >> 1) & 0x7ff);
8740 bfd_put_16 (abfd, upper, insn);
8741 bfd_put_16 (abfd, lower, insn + 2);
252b5132
RH		 8742}
8743
9b485d32
NC		 8744/* Thumb code calling an ARM function. */
8745
252b5132 8746static int
57e8b36a
NC		 8747elf32_thumb_to_arm_stub (struct bfd_link_info * info,
8748 const char * name,
8749 bfd * input_bfd,
8750 bfd * output_bfd,
8751 asection * input_section,
8752 bfd_byte * hit_data,
8753 asection * sym_sec,
8754 bfd_vma offset,
8755 bfd_signed_vma addend,
f2a9dd69
DJ		 8756 bfd_vma val,
8757 char **error_message)
252b5132 8758{
bcbdc74c 8759 asection * s = 0;
dc810e39 8760 bfd_vma my_offset;
252b5132 8761 long int ret_offset;
bcbdc74c
NC		 8762 struct elf_link_hash_entry * myh;
8763 struct elf32_arm_link_hash_table * globals;
252b5132 8764
f2a9dd69 8765 myh = find_thumb_glue (info, name, error_message);
252b5132 8766 if (myh == NULL)
b34976b6 8767 return FALSE;
252b5132
RH		 8768
8769 globals = elf32_arm_hash_table (info);
252b5132
RH		 8770 BFD_ASSERT (globals != NULL);
8771 BFD_ASSERT (globals->bfd_of_glue_owner != NULL);
8772
8773 my_offset = myh->root.u.def.value;
8774
3d4d4302
AM		 8775 s = bfd_get_linker_section (globals->bfd_of_glue_owner,
8776 THUMB2ARM_GLUE_SECTION_NAME);
252b5132
RH		 8777
8778 BFD_ASSERT (s != NULL);
8779 BFD_ASSERT (s->contents != NULL);
8780 BFD_ASSERT (s->output_section != NULL);
8781
8782 if ((my_offset & 0x01) == 0x01)
8783 {
8784 if (sym_sec != NULL
8785 && sym_sec->owner != NULL
8786 && !INTERWORK_FLAG (sym_sec->owner))
8787 {
8f615d07 8788 (*_bfd_error_handler)
d003868e 8789 (_("%B(%s): warning: interworking not enabled.\n"
3aaeb7d3 8790 " first occurrence: %B: Thumb call to ARM"),
d003868e 8791 sym_sec->owner, input_bfd, name);
252b5132 8792
b34976b6 8793 return FALSE;
252b5132
RH		 8794 }
8795
8796 --my_offset;
8797 myh->root.u.def.value = my_offset;
8798
52ab56c2
PB		 8799 put_thumb_insn (globals, output_bfd, (bfd_vma) t2a1_bx_pc_insn,
8800 s->contents + my_offset);
252b5132 8801
52ab56c2
PB		 8802 put_thumb_insn (globals, output_bfd, (bfd_vma) t2a2_noop_insn,
8803 s->contents + my_offset + 2);
252b5132
RH		 8804
8805 ret_offset =
9b485d32
NC		 8806 /* Address of destination of the stub. */
8807 ((bfd_signed_vma) val)
252b5132 8808 - ((bfd_signed_vma)
57e8b36a
NC		 8809 /* Offset from the start of the current section
8810 to the start of the stubs. */
9b485d32
NC		 8811 (s->output_offset
8812 /* Offset of the start of this stub from the start of the stubs. */
8813 + my_offset
8814 /* Address of the start of the current section. */
8815 + s->output_section->vma)
8816 /* The branch instruction is 4 bytes into the stub. */
8817 + 4
8818 /* ARM branches work from the pc of the instruction + 8. */
8819 + 8);
252b5132 8820
52ab56c2
PB		 8821 put_arm_insn (globals, output_bfd,
8822 (bfd_vma) t2a3_b_insn | ((ret_offset >> 2) & 0x00FFFFFF),
8823 s->contents + my_offset + 4);
252b5132
RH		 8824 }
8825
8826 BFD_ASSERT (my_offset <= globals->thumb_glue_size);
8827
427bfd90
NC		 8828 /* Now go back and fix up the original BL insn to point to here. */
8829 ret_offset =
8830 /* Address of where the stub is located. */
8831 (s->output_section->vma + s->output_offset + my_offset)
8832 /* Address of where the BL is located. */
57e8b36a
NC		 8833 - (input_section->output_section->vma + input_section->output_offset
8834 + offset)
427bfd90
NC		 8835 /* Addend in the relocation. */
8836 - addend
8837 /* Biassing for PC-relative addressing. */
8838 - 8;
252b5132 8839
12a0a0fd 8840 insert_thumb_branch (input_bfd, ret_offset, hit_data - input_section->vma);
252b5132 8841
b34976b6 8842 return TRUE;
252b5132
RH		 8843}
8844
a4fd1a8e 8845/* Populate an Arm to Thumb stub. Returns the stub symbol. */
9b485d32 8846
a4fd1a8e
PB		 8847static struct elf_link_hash_entry *
8848elf32_arm_create_thumb_stub (struct bfd_link_info * info,
8849 const char * name,
8850 bfd * input_bfd,
8851 bfd * output_bfd,
8852 asection * sym_sec,
8853 bfd_vma val,
8029a119
NC		 8854 asection * s,
8855 char ** error_message)
252b5132 8856{
dc810e39 8857 bfd_vma my_offset;
252b5132 8858 long int ret_offset;
bcbdc74c
NC		 8859 struct elf_link_hash_entry * myh;
8860 struct elf32_arm_link_hash_table * globals;
252b5132 8861
f2a9dd69 8862 myh = find_arm_glue (info, name, error_message);
252b5132 8863 if (myh == NULL)
a4fd1a8e 8864 return NULL;
252b5132
RH		 8865
8866 globals = elf32_arm_hash_table (info);
252b5132
RH		 8867 BFD_ASSERT (globals != NULL);
8868 BFD_ASSERT (globals->bfd_of_glue_owner != NULL);
8869
8870 my_offset = myh->root.u.def.value;
252b5132
RH		 8871
8872 if ((my_offset & 0x01) == 0x01)
8873 {
8874 if (sym_sec != NULL
8875 && sym_sec->owner != NULL
8876 && !INTERWORK_FLAG (sym_sec->owner))
8877 {
8f615d07 8878 (*_bfd_error_handler)
d003868e
AM		 8879 (_("%B(%s): warning: interworking not enabled.\n"
8880 " first occurrence: %B: arm call to thumb"),
8881 sym_sec->owner, input_bfd, name);
252b5132 8882 }
9b485d32 8883
252b5132
RH		 8884 --my_offset;
8885 myh->root.u.def.value = my_offset;
8886
0e1862bb
L		 8887 if (bfd_link_pic (info)
8888 || globals->root.is_relocatable_executable
27e55c4d 8889 || globals->pic_veneer)
8f6277f5
PB		 8890 {
8891 /* For relocatable objects we can't use absolute addresses,
8892 so construct the address from a relative offset. */
8893 /* TODO: If the offset is small it's probably worth
8894 constructing the address with adds. */
52ab56c2
PB		 8895 put_arm_insn (globals, output_bfd, (bfd_vma) a2t1p_ldr_insn,
8896 s->contents + my_offset);
8897 put_arm_insn (globals, output_bfd, (bfd_vma) a2t2p_add_pc_insn,
8898 s->contents + my_offset + 4);
8899 put_arm_insn (globals, output_bfd, (bfd_vma) a2t3p_bx_r12_insn,
8900 s->contents + my_offset + 8);
8f6277f5
PB		 8901 /* Adjust the offset by 4 for the position of the add,
8902 and 8 for the pipeline offset. */
8903 ret_offset = (val - (s->output_offset
8904 + s->output_section->vma
8905 + my_offset + 12))
8906 | 1;
8907 bfd_put_32 (output_bfd, ret_offset,
8908 s->contents + my_offset + 12);
8909 }
26079076
PB		 8910 else if (globals->use_blx)
8911 {
8912 put_arm_insn (globals, output_bfd, (bfd_vma) a2t1v5_ldr_insn,
8913 s->contents + my_offset);
8914
8915 /* It's a thumb address. Add the low order bit. */
8916 bfd_put_32 (output_bfd, val | a2t2v5_func_addr_insn,
8917 s->contents + my_offset + 4);
8918 }
8f6277f5
PB		 8919 else
8920 {
52ab56c2
PB		 8921 put_arm_insn (globals, output_bfd, (bfd_vma) a2t1_ldr_insn,
8922 s->contents + my_offset);
252b5132 8923
52ab56c2
PB		 8924 put_arm_insn (globals, output_bfd, (bfd_vma) a2t2_bx_r12_insn,
8925 s->contents + my_offset + 4);
252b5132 8926
8f6277f5
PB		 8927 /* It's a thumb address. Add the low order bit. */
8928 bfd_put_32 (output_bfd, val | a2t3_func_addr_insn,
8929 s->contents + my_offset + 8);
8029a119
NC		 8930
8931 my_offset += 12;
8f6277f5 8932 }
252b5132
RH		 8933 }
8934
8935 BFD_ASSERT (my_offset <= globals->arm_glue_size);
8936
a4fd1a8e
PB		 8937 return myh;
8938}
8939
8940/* Arm code calling a Thumb function. */
8941
8942static int
8943elf32_arm_to_thumb_stub (struct bfd_link_info * info,
8944 const char * name,
8945 bfd * input_bfd,
8946 bfd * output_bfd,
8947 asection * input_section,
8948 bfd_byte * hit_data,
8949 asection * sym_sec,
8950 bfd_vma offset,
8951 bfd_signed_vma addend,
f2a9dd69
DJ		 8952 bfd_vma val,
8953 char **error_message)
a4fd1a8e
PB		 8954{
8955 unsigned long int tmp;
8956 bfd_vma my_offset;
8957 asection * s;
8958 long int ret_offset;
8959 struct elf_link_hash_entry * myh;
8960 struct elf32_arm_link_hash_table * globals;
8961
8962 globals = elf32_arm_hash_table (info);
a4fd1a8e
PB		 8963 BFD_ASSERT (globals != NULL);
8964 BFD_ASSERT (globals->bfd_of_glue_owner != NULL);
8965
3d4d4302
AM		 8966 s = bfd_get_linker_section (globals->bfd_of_glue_owner,
8967 ARM2THUMB_GLUE_SECTION_NAME);
a4fd1a8e
PB		 8968 BFD_ASSERT (s != NULL);
8969 BFD_ASSERT (s->contents != NULL);
8970 BFD_ASSERT (s->output_section != NULL);
8971
8972 myh = elf32_arm_create_thumb_stub (info, name, input_bfd, output_bfd,
f2a9dd69 8973 sym_sec, val, s, error_message);
a4fd1a8e
PB		 8974 if (!myh)
8975 return FALSE;
8976
8977 my_offset = myh->root.u.def.value;
252b5132
RH		 8978 tmp = bfd_get_32 (input_bfd, hit_data);
8979 tmp = tmp & 0xFF000000;
8980
9b485d32 8981 /* Somehow these are both 4 too far, so subtract 8. */
dc810e39
AM		 8982 ret_offset = (s->output_offset
8983 + my_offset
8984 + s->output_section->vma
8985 - (input_section->output_offset
8986 + input_section->output_section->vma
8987 + offset + addend)
8988 - 8);
9a5aca8c 8989
252b5132
RH		 8990 tmp = tmp | ((ret_offset >> 2) & 0x00FFFFFF);
8991
dc810e39 8992 bfd_put_32 (output_bfd, (bfd_vma) tmp, hit_data - input_section->vma);
252b5132 8993
b34976b6 8994 return TRUE;
252b5132
RH		 8995}
8996
a4fd1a8e
PB		 8997/* Populate Arm stub for an exported Thumb function. */
8998
8999static bfd_boolean
9000elf32_arm_to_thumb_export_stub (struct elf_link_hash_entry *h, void * inf)
9001{
9002 struct bfd_link_info * info = (struct bfd_link_info *) inf;
9003 asection * s;
9004 struct elf_link_hash_entry * myh;
9005 struct elf32_arm_link_hash_entry *eh;
9006 struct elf32_arm_link_hash_table * globals;
9007 asection *sec;
9008 bfd_vma val;
f2a9dd69 9009 char *error_message;
a4fd1a8e 9010
906e58ca 9011 eh = elf32_arm_hash_entry (h);
a4fd1a8e
PB		 9012 /* Allocate stubs for exported Thumb functions on v4t. */
9013 if (eh->export_glue == NULL)
9014 return TRUE;
9015
9016 globals = elf32_arm_hash_table (info);
a4fd1a8e
PB		 9017 BFD_ASSERT (globals != NULL);
9018 BFD_ASSERT (globals->bfd_of_glue_owner != NULL);
9019
3d4d4302
AM		 9020 s = bfd_get_linker_section (globals->bfd_of_glue_owner,
9021 ARM2THUMB_GLUE_SECTION_NAME);
a4fd1a8e
PB		 9022 BFD_ASSERT (s != NULL);
9023 BFD_ASSERT (s->contents != NULL);
9024 BFD_ASSERT (s->output_section != NULL);
9025
9026 sec = eh->export_glue->root.u.def.section;
0eaedd0e
PB		 9027
9028 BFD_ASSERT (sec->output_section != NULL);
9029
a4fd1a8e
PB		 9030 val = eh->export_glue->root.u.def.value + sec->output_offset
9031 + sec->output_section->vma;
8029a119 9032
a4fd1a8e
PB		 9033 myh = elf32_arm_create_thumb_stub (info, h->root.root.string,
9034 h->root.u.def.section->owner,
f2a9dd69
DJ		 9035 globals->obfd, sec, val, s,
9036 &error_message);
a4fd1a8e
PB		 9037 BFD_ASSERT (myh);
9038 return TRUE;
9039}
9040
845b51d6
PB		 9041/* Populate ARMv4 BX veneers. Returns the absolute adress of the veneer. */
9042
9043static bfd_vma
9044elf32_arm_bx_glue (struct bfd_link_info * info, int reg)
9045{
9046 bfd_byte *p;
9047 bfd_vma glue_addr;
9048 asection *s;
9049 struct elf32_arm_link_hash_table *globals;
9050
9051 globals = elf32_arm_hash_table (info);
845b51d6
PB		 9052 BFD_ASSERT (globals != NULL);
9053 BFD_ASSERT (globals->bfd_of_glue_owner != NULL);
9054
3d4d4302
AM		 9055 s = bfd_get_linker_section (globals->bfd_of_glue_owner,
9056 ARM_BX_GLUE_SECTION_NAME);
845b51d6
PB		 9057 BFD_ASSERT (s != NULL);
9058 BFD_ASSERT (s->contents != NULL);
9059 BFD_ASSERT (s->output_section != NULL);
9060
9061 BFD_ASSERT (globals->bx_glue_offset[reg] & 2);
9062
9063 glue_addr = globals->bx_glue_offset[reg] & ~(bfd_vma)3;
9064
9065 if ((globals->bx_glue_offset[reg] & 1) == 0)
9066 {
9067 p = s->contents + glue_addr;
9068 bfd_put_32 (globals->obfd, armbx1_tst_insn + (reg << 16), p);
9069 bfd_put_32 (globals->obfd, armbx2_moveq_insn + reg, p + 4);
9070 bfd_put_32 (globals->obfd, armbx3_bx_insn + reg, p + 8);
9071 globals->bx_glue_offset[reg] |= 1;
9072 }
9073
9074 return glue_addr + s->output_section->vma + s->output_offset;
9075}
9076
a4fd1a8e
PB		 9077/* Generate Arm stubs for exported Thumb symbols. */
9078static void
906e58ca 9079elf32_arm_begin_write_processing (bfd *abfd ATTRIBUTE_UNUSED,
a4fd1a8e
PB		 9080 struct bfd_link_info *link_info)
9081{
9082 struct elf32_arm_link_hash_table * globals;
9083
8029a119
NC		 9084 if (link_info == NULL)
9085 /* Ignore this if we are not called by the ELF backend linker. */
a4fd1a8e
PB		 9086 return;
9087
9088 globals = elf32_arm_hash_table (link_info);
4dfe6ac6
NC		 9089 if (globals == NULL)
9090 return;
9091
84c08195
PB		 9092 /* If blx is available then exported Thumb symbols are OK and there is
9093 nothing to do. */
a4fd1a8e
PB		 9094 if (globals->use_blx)
9095 return;
9096
9097 elf_link_hash_traverse (&globals->root, elf32_arm_to_thumb_export_stub,
9098 link_info);
9099}
9100
47beaa6a
RS		 9101/* Reserve space for COUNT dynamic relocations in relocation selection
9102 SRELOC. */
9103
9104static void
9105elf32_arm_allocate_dynrelocs (struct bfd_link_info *info, asection *sreloc,
9106 bfd_size_type count)
9107{
9108 struct elf32_arm_link_hash_table *htab;
9109
9110 htab = elf32_arm_hash_table (info);
9111 BFD_ASSERT (htab->root.dynamic_sections_created);
9112 if (sreloc == NULL)
9113 abort ();
9114 sreloc->size += RELOC_SIZE (htab) * count;
9115}
9116
34e77a92
RS		 9117/* Reserve space for COUNT R_ARM_IRELATIVE relocations. If the link is
9118 dynamic, the relocations should go in SRELOC, otherwise they should
9119 go in the special .rel.iplt section. */
9120
9121static void
9122elf32_arm_allocate_irelocs (struct bfd_link_info *info, asection *sreloc,
9123 bfd_size_type count)
9124{
9125 struct elf32_arm_link_hash_table *htab;
9126
9127 htab = elf32_arm_hash_table (info);
9128 if (!htab->root.dynamic_sections_created)
9129 htab->root.irelplt->size += RELOC_SIZE (htab) * count;
9130 else
9131 {
9132 BFD_ASSERT (sreloc != NULL);
9133 sreloc->size += RELOC_SIZE (htab) * count;
9134 }
9135}
9136
47beaa6a
RS		 9137/* Add relocation REL to the end of relocation section SRELOC. */
9138
9139static void
9140elf32_arm_add_dynreloc (bfd *output_bfd, struct bfd_link_info *info,
9141 asection *sreloc, Elf_Internal_Rela *rel)
9142{
9143 bfd_byte *loc;
9144 struct elf32_arm_link_hash_table *htab;
9145
9146 htab = elf32_arm_hash_table (info);
34e77a92
RS		 9147 if (!htab->root.dynamic_sections_created
9148 && ELF32_R_TYPE (rel->r_info) == R_ARM_IRELATIVE)
9149 sreloc = htab->root.irelplt;
47beaa6a
RS		 9150 if (sreloc == NULL)
9151 abort ();
9152 loc = sreloc->contents;
9153 loc += sreloc->reloc_count++ * RELOC_SIZE (htab);
9154 if (sreloc->reloc_count * RELOC_SIZE (htab) > sreloc->size)
9155 abort ();
9156 SWAP_RELOC_OUT (htab) (output_bfd, rel, loc);
9157}
9158
34e77a92
RS		 9159/* Allocate room for a PLT entry described by ROOT_PLT and ARM_PLT.
9160 IS_IPLT_ENTRY says whether the entry belongs to .iplt rather than
9161 to .plt. */
9162
9163static void
9164elf32_arm_allocate_plt_entry (struct bfd_link_info *info,
9165 bfd_boolean is_iplt_entry,
9166 union gotplt_union *root_plt,
9167 struct arm_plt_info *arm_plt)
9168{
9169 struct elf32_arm_link_hash_table *htab;
9170 asection *splt;
9171 asection *sgotplt;
9172
9173 htab = elf32_arm_hash_table (info);
9174
9175 if (is_iplt_entry)
9176 {
9177 splt = htab->root.iplt;
9178 sgotplt = htab->root.igotplt;
9179
99059e56
RM		 9180 /* NaCl uses a special first entry in .iplt too. */
9181 if (htab->nacl_p && splt->size == 0)
9182 splt->size += htab->plt_header_size;
9183
34e77a92
RS		 9184 /* Allocate room for an R_ARM_IRELATIVE relocation in .rel.iplt. */
9185 elf32_arm_allocate_irelocs (info, htab->root.irelplt, 1);
9186 }
9187 else
9188 {
9189 splt = htab->root.splt;
9190 sgotplt = htab->root.sgotplt;
9191
9192 /* Allocate room for an R_JUMP_SLOT relocation in .rel.plt. */
9193 elf32_arm_allocate_dynrelocs (info, htab->root.srelplt, 1);
9194
9195 /* If this is the first .plt entry, make room for the special
9196 first entry. */
9197 if (splt->size == 0)
9198 splt->size += htab->plt_header_size;
9f19ab6d
WN		 9199
9200 htab->next_tls_desc_index++;
34e77a92
RS		 9201 }
9202
9203 /* Allocate the PLT entry itself, including any leading Thumb stub. */
9204 if (elf32_arm_plt_needs_thumb_stub_p (info, arm_plt))
9205 splt->size += PLT_THUMB_STUB_SIZE;
9206 root_plt->offset = splt->size;
9207 splt->size += htab->plt_entry_size;
9208
9209 if (!htab->symbian_p)
9210 {
9211 /* We also need to make an entry in the .got.plt section, which
9212 will be placed in the .got section by the linker script. */
9f19ab6d
WN		 9213 if (is_iplt_entry)
9214 arm_plt->got_offset = sgotplt->size;
9215 else
9216 arm_plt->got_offset = sgotplt->size - 8 * htab->num_tls_desc;
34e77a92
RS		 9217 sgotplt->size += 4;
9218 }
9219}
9220
b38cadfb
NC		 9221static bfd_vma
9222arm_movw_immediate (bfd_vma value)
9223{
9224 return (value & 0x00000fff) | ((value & 0x0000f000) << 4);
9225}
9226
9227static bfd_vma
9228arm_movt_immediate (bfd_vma value)
9229{
9230 return ((value & 0x0fff0000) >> 16) | ((value & 0xf0000000) >> 12);
9231}
9232
34e77a92
RS		 9233/* Fill in a PLT entry and its associated GOT slot. If DYNINDX == -1,
9234 the entry lives in .iplt and resolves to (*SYM_VALUE)().
9235 Otherwise, DYNINDX is the index of the symbol in the dynamic
9236 symbol table and SYM_VALUE is undefined.
9237
9238 ROOT_PLT points to the offset of the PLT entry from the start of its
9239 section (.iplt or .plt). ARM_PLT points to the symbol's ARM-specific
57460bcf 9240 bookkeeping information.
34e77a92 9241
57460bcf
NC		 9242 Returns FALSE if there was a problem. */
9243
9244static bfd_boolean
34e77a92
RS		 9245elf32_arm_populate_plt_entry (bfd *output_bfd, struct bfd_link_info *info,
9246 union gotplt_union *root_plt,
9247 struct arm_plt_info *arm_plt,
9248 int dynindx, bfd_vma sym_value)
9249{
9250 struct elf32_arm_link_hash_table *htab;
9251 asection *sgot;
9252 asection *splt;
9253 asection *srel;
9254 bfd_byte *loc;
9255 bfd_vma plt_index;
9256 Elf_Internal_Rela rel;
9257 bfd_vma plt_header_size;
9258 bfd_vma got_header_size;
9259
9260 htab = elf32_arm_hash_table (info);
9261
9262 /* Pick the appropriate sections and sizes. */
9263 if (dynindx == -1)
9264 {
9265 splt = htab->root.iplt;
9266 sgot = htab->root.igotplt;
9267 srel = htab->root.irelplt;
9268
9269 /* There are no reserved entries in .igot.plt, and no special
9270 first entry in .iplt. */
9271 got_header_size = 0;
9272 plt_header_size = 0;
9273 }
9274 else
9275 {
9276 splt = htab->root.splt;
9277 sgot = htab->root.sgotplt;
9278 srel = htab->root.srelplt;
9279
9280 got_header_size = get_elf_backend_data (output_bfd)->got_header_size;
9281 plt_header_size = htab->plt_header_size;
9282 }
9283 BFD_ASSERT (splt != NULL && srel != NULL);
9284
9285 /* Fill in the entry in the procedure linkage table. */
9286 if (htab->symbian_p)
9287 {
9288 BFD_ASSERT (dynindx >= 0);
9289 put_arm_insn (htab, output_bfd,
9290 elf32_arm_symbian_plt_entry[0],
9291 splt->contents + root_plt->offset);
9292 bfd_put_32 (output_bfd,
9293 elf32_arm_symbian_plt_entry[1],
9294 splt->contents + root_plt->offset + 4);
9295
9296 /* Fill in the entry in the .rel.plt section. */
9297 rel.r_offset = (splt->output_section->vma
9298 + splt->output_offset
9299 + root_plt->offset + 4);
9300 rel.r_info = ELF32_R_INFO (dynindx, R_ARM_GLOB_DAT);
9301
9302 /* Get the index in the procedure linkage table which
9303 corresponds to this symbol. This is the index of this symbol
9304 in all the symbols for which we are making plt entries. The
9305 first entry in the procedure linkage table is reserved. */
9306 plt_index = ((root_plt->offset - plt_header_size)
9307 / htab->plt_entry_size);
9308 }
9309 else
9310 {
9311 bfd_vma got_offset, got_address, plt_address;
9312 bfd_vma got_displacement, initial_got_entry;
9313 bfd_byte * ptr;
9314
9315 BFD_ASSERT (sgot != NULL);
9316
9317 /* Get the offset into the .(i)got.plt table of the entry that
9318 corresponds to this function. */
9319 got_offset = (arm_plt->got_offset & -2);
9320
9321 /* Get the index in the procedure linkage table which
9322 corresponds to this symbol. This is the index of this symbol
9323 in all the symbols for which we are making plt entries.
9324 After the reserved .got.plt entries, all symbols appear in
9325 the same order as in .plt. */
9326 plt_index = (got_offset - got_header_size) / 4;
9327
9328 /* Calculate the address of the GOT entry. */
9329 got_address = (sgot->output_section->vma
9330 + sgot->output_offset
9331 + got_offset);
9332
9333 /* ...and the address of the PLT entry. */
9334 plt_address = (splt->output_section->vma
9335 + splt->output_offset
9336 + root_plt->offset);
9337
9338 ptr = splt->contents + root_plt->offset;
0e1862bb 9339 if (htab->vxworks_p && bfd_link_pic (info))
34e77a92
RS		 9340 {
9341 unsigned int i;
9342 bfd_vma val;
9343
9344 for (i = 0; i != htab->plt_entry_size / 4; i++, ptr += 4)
9345 {
9346 val = elf32_arm_vxworks_shared_plt_entry[i];
9347 if (i == 2)
9348 val |= got_address - sgot->output_section->vma;
9349 if (i == 5)
9350 val |= plt_index * RELOC_SIZE (htab);
9351 if (i == 2 || i == 5)
9352 bfd_put_32 (output_bfd, val, ptr);
9353 else
9354 put_arm_insn (htab, output_bfd, val, ptr);
9355 }
9356 }
9357 else if (htab->vxworks_p)
9358 {
9359 unsigned int i;
9360 bfd_vma val;
9361
9362 for (i = 0; i != htab->plt_entry_size / 4; i++, ptr += 4)
9363 {
9364 val = elf32_arm_vxworks_exec_plt_entry[i];
9365 if (i == 2)
9366 val |= got_address;
9367 if (i == 4)
9368 val |= 0xffffff & -((root_plt->offset + i * 4 + 8) >> 2);
9369 if (i == 5)
9370 val |= plt_index * RELOC_SIZE (htab);
9371 if (i == 2 || i == 5)
9372 bfd_put_32 (output_bfd, val, ptr);
9373 else
9374 put_arm_insn (htab, output_bfd, val, ptr);
9375 }
9376
9377 loc = (htab->srelplt2->contents
9378 + (plt_index * 2 + 1) * RELOC_SIZE (htab));
9379
9380 /* Create the .rela.plt.unloaded R_ARM_ABS32 relocation
9381 referencing the GOT for this PLT entry. */
9382 rel.r_offset = plt_address + 8;
9383 rel.r_info = ELF32_R_INFO (htab->root.hgot->indx, R_ARM_ABS32);
9384 rel.r_addend = got_offset;
9385 SWAP_RELOC_OUT (htab) (output_bfd, &rel, loc);
9386 loc += RELOC_SIZE (htab);
9387
9388 /* Create the R_ARM_ABS32 relocation referencing the
9389 beginning of the PLT for this GOT entry. */
9390 rel.r_offset = got_address;
9391 rel.r_info = ELF32_R_INFO (htab->root.hplt->indx, R_ARM_ABS32);
9392 rel.r_addend = 0;
9393 SWAP_RELOC_OUT (htab) (output_bfd, &rel, loc);
9394 }
b38cadfb
NC		 9395 else if (htab->nacl_p)
9396 {
9397 /* Calculate the displacement between the PLT slot and the
9398 common tail that's part of the special initial PLT slot. */
6034aab8 9399 int32_t tail_displacement
b38cadfb
NC		 9400 = ((splt->output_section->vma + splt->output_offset
9401 + ARM_NACL_PLT_TAIL_OFFSET)
9402 - (plt_address + htab->plt_entry_size + 4));
9403 BFD_ASSERT ((tail_displacement & 3) == 0);
9404 tail_displacement >>= 2;
9405
9406 BFD_ASSERT ((tail_displacement & 0xff000000) == 0
9407 || (-tail_displacement & 0xff000000) == 0);
9408
9409 /* Calculate the displacement between the PLT slot and the entry
9410 in the GOT. The offset accounts for the value produced by
9411 adding to pc in the penultimate instruction of the PLT stub. */
6034aab8 9412 got_displacement = (got_address
99059e56 9413 - (plt_address + htab->plt_entry_size));
b38cadfb
NC		 9414
9415 /* NaCl does not support interworking at all. */
9416 BFD_ASSERT (!elf32_arm_plt_needs_thumb_stub_p (info, arm_plt));
9417
9418 put_arm_insn (htab, output_bfd,
9419 elf32_arm_nacl_plt_entry[0]
9420 | arm_movw_immediate (got_displacement),
9421 ptr + 0);
9422 put_arm_insn (htab, output_bfd,
9423 elf32_arm_nacl_plt_entry[1]
9424 | arm_movt_immediate (got_displacement),
9425 ptr + 4);
9426 put_arm_insn (htab, output_bfd,
9427 elf32_arm_nacl_plt_entry[2],
9428 ptr + 8);
9429 put_arm_insn (htab, output_bfd,
9430 elf32_arm_nacl_plt_entry[3]
9431 | (tail_displacement & 0x00ffffff),
9432 ptr + 12);
9433 }
57460bcf
NC		 9434 else if (using_thumb_only (htab))
9435 {
eed94f8f 9436 /* PR ld/16017: Generate thumb only PLT entries. */
469a3493 9437 if (!using_thumb2 (htab))
eed94f8f
NC		 9438 {
9439 /* FIXME: We ought to be able to generate thumb-1 PLT
9440 instructions... */
9441 _bfd_error_handler (_("%B: Warning: thumb-1 mode PLT generation not currently supported"),
9442 output_bfd);
9443 return FALSE;
9444 }
57460bcf 9445
eed94f8f
NC		 9446 /* Calculate the displacement between the PLT slot and the entry in
9447 the GOT. The 12-byte offset accounts for the value produced by
9448 adding to pc in the 3rd instruction of the PLT stub. */
9449 got_displacement = got_address - (plt_address + 12);
9450
9451 /* As we are using 32 bit instructions we have to use 'put_arm_insn'
9452 instead of 'put_thumb_insn'. */
9453 put_arm_insn (htab, output_bfd,
9454 elf32_thumb2_plt_entry[0]
9455 | ((got_displacement & 0x000000ff) << 16)
9456 | ((got_displacement & 0x00000700) << 20)
9457 | ((got_displacement & 0x00000800) >> 1)
9458 | ((got_displacement & 0x0000f000) >> 12),
9459 ptr + 0);
9460 put_arm_insn (htab, output_bfd,
9461 elf32_thumb2_plt_entry[1]
9462 | ((got_displacement & 0x00ff0000) )
9463 | ((got_displacement & 0x07000000) << 4)
9464 | ((got_displacement & 0x08000000) >> 17)
9465 | ((got_displacement & 0xf0000000) >> 28),
9466 ptr + 4);
9467 put_arm_insn (htab, output_bfd,
9468 elf32_thumb2_plt_entry[2],
9469 ptr + 8);
9470 put_arm_insn (htab, output_bfd,
9471 elf32_thumb2_plt_entry[3],
9472 ptr + 12);
57460bcf 9473 }
34e77a92
RS		 9474 else
9475 {
9476 /* Calculate the displacement between the PLT slot and the
9477 entry in the GOT. The eight-byte offset accounts for the
9478 value produced by adding to pc in the first instruction
9479 of the PLT stub. */
9480 got_displacement = got_address - (plt_address + 8);
9481
34e77a92
RS		 9482 if (elf32_arm_plt_needs_thumb_stub_p (info, arm_plt))
9483 {
9484 put_thumb_insn (htab, output_bfd,
9485 elf32_arm_plt_thumb_stub[0], ptr - 4);
9486 put_thumb_insn (htab, output_bfd,
9487 elf32_arm_plt_thumb_stub[1], ptr - 2);
9488 }
9489
1db37fe6
YG		 9490 if (!elf32_arm_use_long_plt_entry)
9491 {
9492 BFD_ASSERT ((got_displacement & 0xf0000000) == 0);
9493
9494 put_arm_insn (htab, output_bfd,
9495 elf32_arm_plt_entry_short[0]
9496 | ((got_displacement & 0x0ff00000) >> 20),
9497 ptr + 0);
9498 put_arm_insn (htab, output_bfd,
9499 elf32_arm_plt_entry_short[1]
9500 | ((got_displacement & 0x000ff000) >> 12),
9501 ptr+ 4);
9502 put_arm_insn (htab, output_bfd,
9503 elf32_arm_plt_entry_short[2]
9504 | (got_displacement & 0x00000fff),
9505 ptr + 8);
34e77a92 9506#ifdef FOUR_WORD_PLT
1db37fe6 9507 bfd_put_32 (output_bfd, elf32_arm_plt_entry_short[3], ptr + 12);
34e77a92 9508#endif
1db37fe6
YG		 9509 }
9510 else
9511 {
9512 put_arm_insn (htab, output_bfd,
9513 elf32_arm_plt_entry_long[0]
9514 | ((got_displacement & 0xf0000000) >> 28),
9515 ptr + 0);
9516 put_arm_insn (htab, output_bfd,
9517 elf32_arm_plt_entry_long[1]
9518 | ((got_displacement & 0x0ff00000) >> 20),
9519 ptr + 4);
9520 put_arm_insn (htab, output_bfd,
9521 elf32_arm_plt_entry_long[2]
9522 | ((got_displacement & 0x000ff000) >> 12),
9523 ptr+ 8);
9524 put_arm_insn (htab, output_bfd,
9525 elf32_arm_plt_entry_long[3]
9526 | (got_displacement & 0x00000fff),
9527 ptr + 12);
9528 }
34e77a92
RS		 9529 }
9530
9531 /* Fill in the entry in the .rel(a).(i)plt section. */
9532 rel.r_offset = got_address;
9533 rel.r_addend = 0;
9534 if (dynindx == -1)
9535 {
9536 /* .igot.plt entries use IRELATIVE relocations against SYM_VALUE.
9537 The dynamic linker or static executable then calls SYM_VALUE
9538 to determine the correct run-time value of the .igot.plt entry. */
9539 rel.r_info = ELF32_R_INFO (0, R_ARM_IRELATIVE);
9540 initial_got_entry = sym_value;
9541 }
9542 else
9543 {
9544 rel.r_info = ELF32_R_INFO (dynindx, R_ARM_JUMP_SLOT);
9545 initial_got_entry = (splt->output_section->vma
9546 + splt->output_offset);
9547 }
9548
9549 /* Fill in the entry in the global offset table. */
9550 bfd_put_32 (output_bfd, initial_got_entry,
9551 sgot->contents + got_offset);
9552 }
9553
aba8c3de
WN		 9554 if (dynindx == -1)
9555 elf32_arm_add_dynreloc (output_bfd, info, srel, &rel);
9556 else
9557 {
9558 loc = srel->contents + plt_index * RELOC_SIZE (htab);
9559 SWAP_RELOC_OUT (htab) (output_bfd, &rel, loc);
9560 }
57460bcf
NC		 9561
9562 return TRUE;
34e77a92
RS		 9563}
9564
eb043451
PB		 9565/* Some relocations map to different relocations depending on the
9566 target. Return the real relocation. */
8029a119 9567
eb043451
PB		 9568static int
9569arm_real_reloc_type (struct elf32_arm_link_hash_table * globals,
9570 int r_type)
9571{
9572 switch (r_type)
9573 {
9574 case R_ARM_TARGET1:
9575 if (globals->target1_is_rel)
9576 return R_ARM_REL32;
9577 else
9578 return R_ARM_ABS32;
9579
9580 case R_ARM_TARGET2:
9581 return globals->target2_reloc;
9582
9583 default:
9584 return r_type;
9585 }
9586}
eb043451 9587
ba93b8ac
DJ		 9588/* Return the base VMA address which should be subtracted from real addresses
9589 when resolving @dtpoff relocation.
9590 This is PT_TLS segment p_vaddr. */
9591
9592static bfd_vma
9593dtpoff_base (struct bfd_link_info *info)
9594{
9595 /* If tls_sec is NULL, we should have signalled an error already. */
9596 if (elf_hash_table (info)->tls_sec == NULL)
9597 return 0;
9598 return elf_hash_table (info)->tls_sec->vma;
9599}
9600
9601/* Return the relocation value for @tpoff relocation
9602 if STT_TLS virtual address is ADDRESS. */
9603
9604static bfd_vma
9605tpoff (struct bfd_link_info *info, bfd_vma address)
9606{
9607 struct elf_link_hash_table *htab = elf_hash_table (info);
9608 bfd_vma base;
9609
9610 /* If tls_sec is NULL, we should have signalled an error already. */
9611 if (htab->tls_sec == NULL)
9612 return 0;
9613 base = align_power ((bfd_vma) TCB_SIZE, htab->tls_sec->alignment_power);
9614 return address - htab->tls_sec->vma + base;
9615}
9616
00a97672
RS		 9617/* Perform an R_ARM_ABS12 relocation on the field pointed to by DATA.
9618 VALUE is the relocation value. */
9619
9620static bfd_reloc_status_type
9621elf32_arm_abs12_reloc (bfd *abfd, void *data, bfd_vma value)
9622{
9623 if (value > 0xfff)
9624 return bfd_reloc_overflow;
9625
9626 value |= bfd_get_32 (abfd, data) & 0xfffff000;
9627 bfd_put_32 (abfd, value, data);
9628 return bfd_reloc_ok;
9629}
9630
0855e32b
NS		 9631/* Handle TLS relaxations. Relaxing is possible for symbols that use
9632 R_ARM_GOTDESC, R_ARM_{,THM_}TLS_CALL or
9633 R_ARM_{,THM_}TLS_DESCSEQ relocations, during a static link.
9634
9635 Return bfd_reloc_ok if we're done, bfd_reloc_continue if the caller
9636 is to then call final_link_relocate. Return other values in the
62672b10
NS		 9637 case of error.
9638
9639 FIXME:When --emit-relocs is in effect, we'll emit relocs describing
9640 the pre-relaxed code. It would be nice if the relocs were updated
9641 to match the optimization. */
0855e32b 9642
b38cadfb 9643static bfd_reloc_status_type
0855e32b 9644elf32_arm_tls_relax (struct elf32_arm_link_hash_table *globals,
b38cadfb 9645 bfd *input_bfd, asection *input_sec, bfd_byte *contents,
0855e32b
NS		 9646 Elf_Internal_Rela *rel, unsigned long is_local)
9647{
9648 unsigned long insn;
b38cadfb 9649
0855e32b
NS		 9650 switch (ELF32_R_TYPE (rel->r_info))
9651 {
9652 default:
9653 return bfd_reloc_notsupported;
b38cadfb 9654
0855e32b
NS		 9655 case R_ARM_TLS_GOTDESC:
9656 if (is_local)
9657 insn = 0;
9658 else
9659 {
9660 insn = bfd_get_32 (input_bfd, contents + rel->r_offset);
9661 if (insn & 1)
9662 insn -= 5; /* THUMB */
9663 else
9664 insn -= 8; /* ARM */
9665 }
9666 bfd_put_32 (input_bfd, insn, contents + rel->r_offset);
9667 return bfd_reloc_continue;
9668
9669 case R_ARM_THM_TLS_DESCSEQ:
9670 /* Thumb insn. */
9671 insn = bfd_get_16 (input_bfd, contents + rel->r_offset);
9672 if ((insn & 0xff78) == 0x4478) /* add rx, pc */
9673 {
9674 if (is_local)
9675 /* nop */
9676 bfd_put_16 (input_bfd, 0x46c0, contents + rel->r_offset);
9677 }
9678 else if ((insn & 0xffc0) == 0x6840) /* ldr rx,[ry,#4] */
9679 {
9680 if (is_local)
9681 /* nop */
9682 bfd_put_16 (input_bfd, 0x46c0, contents + rel->r_offset);
9683 else
9684 /* ldr rx,[ry] */
9685 bfd_put_16 (input_bfd, insn & 0xf83f, contents + rel->r_offset);
9686 }
9687 else if ((insn & 0xff87) == 0x4780) /* blx rx */
9688 {
9689 if (is_local)
9690 /* nop */
9691 bfd_put_16 (input_bfd, 0x46c0, contents + rel->r_offset);
9692 else
9693 /* mov r0, rx */
9694 bfd_put_16 (input_bfd, 0x4600 | (insn & 0x78),
9695 contents + rel->r_offset);
9696 }
9697 else
9698 {
9699 if ((insn & 0xf000) == 0xf000 || (insn & 0xf800) == 0xe800)
9700 /* It's a 32 bit instruction, fetch the rest of it for
9701 error generation. */
9702 insn = (insn << 16)
9703 | bfd_get_16 (input_bfd, contents + rel->r_offset + 2);
9704 (*_bfd_error_handler)
9705 (_("%B(%A+0x%lx):unexpected Thumb instruction '0x%x' in TLS trampoline"),
9706 input_bfd, input_sec, (unsigned long)rel->r_offset, insn);
9707 return bfd_reloc_notsupported;
9708 }
9709 break;
b38cadfb 9710
0855e32b
NS		 9711 case R_ARM_TLS_DESCSEQ:
9712 /* arm insn. */
9713 insn = bfd_get_32 (input_bfd, contents + rel->r_offset);
9714 if ((insn & 0xffff0ff0) == 0xe08f0000) /* add rx,pc,ry */
9715 {
9716 if (is_local)
9717 /* mov rx, ry */
9718 bfd_put_32 (input_bfd, 0xe1a00000 | (insn & 0xffff),
9719 contents + rel->r_offset);
9720 }
9721 else if ((insn & 0xfff00fff) == 0xe5900004) /* ldr rx,[ry,#4]*/
9722 {
9723 if (is_local)
9724 /* nop */
9725 bfd_put_32 (input_bfd, 0xe1a00000, contents + rel->r_offset);
9726 else
9727 /* ldr rx,[ry] */
9728 bfd_put_32 (input_bfd, insn & 0xfffff000,
9729 contents + rel->r_offset);
9730 }
9731 else if ((insn & 0xfffffff0) == 0xe12fff30) /* blx rx */
9732 {
9733 if (is_local)
9734 /* nop */
9735 bfd_put_32 (input_bfd, 0xe1a00000, contents + rel->r_offset);
9736 else
9737 /* mov r0, rx */
9738 bfd_put_32 (input_bfd, 0xe1a00000 | (insn & 0xf),
9739 contents + rel->r_offset);
9740 }
9741 else
9742 {
9743 (*_bfd_error_handler)
9744 (_("%B(%A+0x%lx):unexpected ARM instruction '0x%x' in TLS trampoline"),
9745 input_bfd, input_sec, (unsigned long)rel->r_offset, insn);
9746 return bfd_reloc_notsupported;
9747 }
9748 break;
9749
9750 case R_ARM_TLS_CALL:
9751 /* GD->IE relaxation, turn the instruction into 'nop' or
9752 'ldr r0, [pc,r0]' */
9753 insn = is_local ? 0xe1a00000 : 0xe79f0000;
9754 bfd_put_32 (input_bfd, insn, contents + rel->r_offset);
9755 break;
b38cadfb 9756
0855e32b 9757 case R_ARM_THM_TLS_CALL:
6a631e86 9758 /* GD->IE relaxation. */
0855e32b
NS		 9759 if (!is_local)
9760 /* add r0,pc; ldr r0, [r0] */
9761 insn = 0x44786800;
60a019a0 9762 else if (using_thumb2 (globals))
0855e32b
NS		 9763 /* nop.w */
9764 insn = 0xf3af8000;
9765 else
9766 /* nop; nop */
9767 insn = 0xbf00bf00;
b38cadfb 9768
0855e32b
NS		 9769 bfd_put_16 (input_bfd, insn >> 16, contents + rel->r_offset);
9770 bfd_put_16 (input_bfd, insn & 0xffff, contents + rel->r_offset + 2);
9771 break;
9772 }
9773 return bfd_reloc_ok;
9774}
9775
4962c51a
MS		 9776/* For a given value of n, calculate the value of G_n as required to
9777 deal with group relocations. We return it in the form of an
9778 encoded constant-and-rotation, together with the final residual. If n is
9779 specified as less than zero, then final_residual is filled with the
9780 input value and no further action is performed. */
9781
9782static bfd_vma
9783calculate_group_reloc_mask (bfd_vma value, int n, bfd_vma *final_residual)
9784{
9785 int current_n;
9786 bfd_vma g_n;
9787 bfd_vma encoded_g_n = 0;
9788 bfd_vma residual = value; /* Also known as Y_n. */
9789
9790 for (current_n = 0; current_n <= n; current_n++)
9791 {
9792 int shift;
9793
9794 /* Calculate which part of the value to mask. */
9795 if (residual == 0)
99059e56 9796 shift = 0;
4962c51a 9797 else
99059e56
RM		 9798 {
9799 int msb;
9800
9801 /* Determine the most significant bit in the residual and
9802 align the resulting value to a 2-bit boundary. */
9803 for (msb = 30; msb >= 0; msb -= 2)
9804 if (residual & (3 << msb))
9805 break;
9806
9807 /* The desired shift is now (msb - 6), or zero, whichever
9808 is the greater. */
9809 shift = msb - 6;
9810 if (shift < 0)
9811 shift = 0;
9812 }
4962c51a
MS		 9813
9814 /* Calculate g_n in 32-bit as well as encoded constant+rotation form. */
9815 g_n = residual & (0xff << shift);
9816 encoded_g_n = (g_n >> shift)
99059e56 9817 | ((g_n <= 0xff ? 0 : (32 - shift) / 2) << 8);
4962c51a
MS		 9818
9819 /* Calculate the residual for the next time around. */
9820 residual &= ~g_n;
9821 }
9822
9823 *final_residual = residual;
9824
9825 return encoded_g_n;
9826}
9827
9828/* Given an ARM instruction, determine whether it is an ADD or a SUB.
9829 Returns 1 if it is an ADD, -1 if it is a SUB, and 0 otherwise. */
906e58ca 9830
4962c51a 9831static int
906e58ca 9832identify_add_or_sub (bfd_vma insn)
4962c51a
MS		 9833{
9834 int opcode = insn & 0x1e00000;
9835
9836 if (opcode == 1 << 23) /* ADD */
9837 return 1;
9838
9839 if (opcode == 1 << 22) /* SUB */
9840 return -1;
9841
9842 return 0;
9843}
9844
252b5132 9845/* Perform a relocation as part of a final link. */
9b485d32 9846
252b5132 9847static bfd_reloc_status_type
57e8b36a
NC		 9848elf32_arm_final_link_relocate (reloc_howto_type * howto,
9849 bfd * input_bfd,
9850 bfd * output_bfd,
9851 asection * input_section,
9852 bfd_byte * contents,
9853 Elf_Internal_Rela * rel,
9854 bfd_vma value,
9855 struct bfd_link_info * info,
9856 asection * sym_sec,
9857 const char * sym_name,
34e77a92
RS		 9858 unsigned char st_type,
9859 enum arm_st_branch_type branch_type,
0945cdfd 9860 struct elf_link_hash_entry * h,
f2a9dd69 9861 bfd_boolean * unresolved_reloc_p,
8029a119 9862 char ** error_message)
252b5132
RH		 9863{
9864 unsigned long r_type = howto->type;
9865 unsigned long r_symndx;
9866 bfd_byte * hit_data = contents + rel->r_offset;
252b5132 9867 bfd_vma * local_got_offsets;
0855e32b 9868 bfd_vma * local_tlsdesc_gotents;
34e77a92
RS		 9869 asection * sgot;
9870 asection * splt;
252b5132 9871 asection * sreloc = NULL;
362d30a1 9872 asection * srelgot;
252b5132 9873 bfd_vma addend;
ba96a88f 9874 bfd_signed_vma signed_addend;
34e77a92
RS		 9875 unsigned char dynreloc_st_type;
9876 bfd_vma dynreloc_value;
ba96a88f 9877 struct elf32_arm_link_hash_table * globals;
34e77a92
RS		 9878 struct elf32_arm_link_hash_entry *eh;
9879 union gotplt_union *root_plt;
9880 struct arm_plt_info *arm_plt;
9881 bfd_vma plt_offset;
9882 bfd_vma gotplt_offset;
9883 bfd_boolean has_iplt_entry;
f21f3fe0 9884
9c504268 9885 globals = elf32_arm_hash_table (info);
4dfe6ac6
NC		 9886 if (globals == NULL)
9887 return bfd_reloc_notsupported;
9c504268 9888
0ffa91dd
NC		 9889 BFD_ASSERT (is_arm_elf (input_bfd));
9890
9891 /* Some relocation types map to different relocations depending on the
9c504268 9892 target. We pick the right one here. */
eb043451 9893 r_type = arm_real_reloc_type (globals, r_type);
0855e32b
NS		 9894
9895 /* It is possible to have linker relaxations on some TLS access
9896 models. Update our information here. */
9897 r_type = elf32_arm_tls_transition (info, r_type, h);
9898
eb043451
PB		 9899 if (r_type != howto->type)
9900 howto = elf32_arm_howto_from_type (r_type);
9c504268 9901
34e77a92 9902 eh = (struct elf32_arm_link_hash_entry *) h;
362d30a1 9903 sgot = globals->root.sgot;
252b5132 9904 local_got_offsets = elf_local_got_offsets (input_bfd);
0855e32b
NS		 9905 local_tlsdesc_gotents = elf32_arm_local_tlsdesc_gotent (input_bfd);
9906
34e77a92
RS		 9907 if (globals->root.dynamic_sections_created)
9908 srelgot = globals->root.srelgot;
9909 else
9910 srelgot = NULL;
9911
252b5132
RH		 9912 r_symndx = ELF32_R_SYM (rel->r_info);
9913
4e7fd91e 9914 if (globals->use_rel)
ba96a88f 9915 {
4e7fd91e
PB		 9916 addend = bfd_get_32 (input_bfd, hit_data) & howto->src_mask;
9917
9918 if (addend & ((howto->src_mask + 1) >> 1))
9919 {
9920 signed_addend = -1;
9921 signed_addend &= ~ howto->src_mask;
9922 signed_addend |= addend;
9923 }
9924 else
9925 signed_addend = addend;
ba96a88f
NC		 9926 }
9927 else
4e7fd91e 9928 addend = signed_addend = rel->r_addend;
f21f3fe0 9929
39f21624
NC		 9930 /* ST_BRANCH_TO_ARM is nonsense to thumb-only targets when we
9931 are resolving a function call relocation. */
9932 if (using_thumb_only (globals)
9933 && (r_type == R_ARM_THM_CALL
9934 || r_type == R_ARM_THM_JUMP24)
9935 && branch_type == ST_BRANCH_TO_ARM)
9936 branch_type = ST_BRANCH_TO_THUMB;
9937
34e77a92
RS		 9938 /* Record the symbol information that should be used in dynamic
9939 relocations. */
9940 dynreloc_st_type = st_type;
9941 dynreloc_value = value;
9942 if (branch_type == ST_BRANCH_TO_THUMB)
9943 dynreloc_value |= 1;
9944
9945 /* Find out whether the symbol has a PLT. Set ST_VALUE, BRANCH_TYPE and
9946 VALUE appropriately for relocations that we resolve at link time. */
9947 has_iplt_entry = FALSE;
4ba2ef8f
TP		 9948 if (elf32_arm_get_plt_info (input_bfd, globals, eh, r_symndx, &root_plt,
9949 &arm_plt)
34e77a92
RS		 9950 && root_plt->offset != (bfd_vma) -1)
9951 {
9952 plt_offset = root_plt->offset;
9953 gotplt_offset = arm_plt->got_offset;
9954
9955 if (h == NULL || eh->is_iplt)
9956 {
9957 has_iplt_entry = TRUE;
9958 splt = globals->root.iplt;
9959
9960 /* Populate .iplt entries here, because not all of them will
9961 be seen by finish_dynamic_symbol. The lower bit is set if
9962 we have already populated the entry. */
9963 if (plt_offset & 1)
9964 plt_offset--;
9965 else
9966 {
57460bcf
NC		 9967 if (elf32_arm_populate_plt_entry (output_bfd, info, root_plt, arm_plt,
9968 -1, dynreloc_value))
9969 root_plt->offset |= 1;
9970 else
9971 return bfd_reloc_notsupported;
34e77a92
RS		 9972 }
9973
9974 /* Static relocations always resolve to the .iplt entry. */
9975 st_type = STT_FUNC;
9976 value = (splt->output_section->vma
9977 + splt->output_offset
9978 + plt_offset);
9979 branch_type = ST_BRANCH_TO_ARM;
9980
9981 /* If there are non-call relocations that resolve to the .iplt
9982 entry, then all dynamic ones must too. */
9983 if (arm_plt->noncall_refcount != 0)
9984 {
9985 dynreloc_st_type = st_type;
9986 dynreloc_value = value;
9987 }
9988 }
9989 else
9990 /* We populate the .plt entry in finish_dynamic_symbol. */
9991 splt = globals->root.splt;
9992 }
9993 else
9994 {
9995 splt = NULL;
9996 plt_offset = (bfd_vma) -1;
9997 gotplt_offset = (bfd_vma) -1;
9998 }
9999
252b5132
RH		 10000 switch (r_type)
10001 {
10002 case R_ARM_NONE:
28a094c2
DJ		 10003 /* We don't need to find a value for this symbol. It's just a
10004 marker. */
10005 *unresolved_reloc_p = FALSE;
252b5132
RH		 10006 return bfd_reloc_ok;
10007
00a97672
RS		 10008 case R_ARM_ABS12:
10009 if (!globals->vxworks_p)
10010 return elf32_arm_abs12_reloc (input_bfd, hit_data, value + addend);
10011
252b5132
RH		 10012 case R_ARM_PC24:
10013 case R_ARM_ABS32:
bb224fc3 10014 case R_ARM_ABS32_NOI:
252b5132 10015 case R_ARM_REL32:
bb224fc3 10016 case R_ARM_REL32_NOI:
5b5bb741
PB		 10017 case R_ARM_CALL:
10018 case R_ARM_JUMP24:
dfc5f959 10019 case R_ARM_XPC25:
eb043451 10020 case R_ARM_PREL31:
7359ea65 10021 case R_ARM_PLT32:
7359ea65
DJ		 10022 /* Handle relocations which should use the PLT entry. ABS32/REL32
10023 will use the symbol's value, which may point to a PLT entry, but we
10024 don't need to handle that here. If we created a PLT entry, all
5fa9e92f
CL		 10025 branches in this object should go to it, except if the PLT is too
10026 far away, in which case a long branch stub should be inserted. */
bb224fc3 10027 if ((r_type != R_ARM_ABS32 && r_type != R_ARM_REL32
99059e56 10028 && r_type != R_ARM_ABS32_NOI && r_type != R_ARM_REL32_NOI
155d87d7
CL		 10029 && r_type != R_ARM_CALL
10030 && r_type != R_ARM_JUMP24
10031 && r_type != R_ARM_PLT32)
34e77a92 10032 && plt_offset != (bfd_vma) -1)
7359ea65 10033 {
34e77a92
RS		 10034 /* If we've created a .plt section, and assigned a PLT entry
10035 to this function, it must either be a STT_GNU_IFUNC reference
10036 or not be known to bind locally. In other cases, we should
10037 have cleared the PLT entry by now. */
10038 BFD_ASSERT (has_iplt_entry || !SYMBOL_CALLS_LOCAL (info, h));
7359ea65
DJ		 10039
10040 value = (splt->output_section->vma
10041 + splt->output_offset
34e77a92 10042 + plt_offset);
0945cdfd 10043 *unresolved_reloc_p = FALSE;
7359ea65
DJ		 10044 return _bfd_final_link_relocate (howto, input_bfd, input_section,
10045 contents, rel->r_offset, value,
00a97672 10046 rel->r_addend);
7359ea65
DJ		 10047 }
10048
67687978
PB		 10049 /* When generating a shared object or relocatable executable, these
10050 relocations are copied into the output file to be resolved at
10051 run time. */
0e1862bb
L		 10052 if ((bfd_link_pic (info)
10053 || globals->root.is_relocatable_executable)
7359ea65 10054 && (input_section->flags & SEC_ALLOC)
4dfe6ac6 10055 && !(globals->vxworks_p
3348747a
NS		 10056 && strcmp (input_section->output_section->name,
10057 ".tls_vars") == 0)
bb224fc3 10058 && ((r_type != R_ARM_REL32 && r_type != R_ARM_REL32_NOI)
ee06dc07 10059 || !SYMBOL_CALLS_LOCAL (info, h))
ca6b5f82
AM		 10060 && !(input_bfd == globals->stub_bfd
10061 && strstr (input_section->name, STUB_SUFFIX))
7359ea65
DJ		 10062 && (h == NULL
10063 || ELF_ST_VISIBILITY (h->other) == STV_DEFAULT
10064 || h->root.type != bfd_link_hash_undefweak)
10065 && r_type != R_ARM_PC24
5b5bb741
PB		 10066 && r_type != R_ARM_CALL
10067 && r_type != R_ARM_JUMP24
ee06dc07 10068 && r_type != R_ARM_PREL31
7359ea65 10069 && r_type != R_ARM_PLT32)
252b5132 10070 {
947216bf 10071 Elf_Internal_Rela outrel;
b34976b6 10072 bfd_boolean skip, relocate;
f21f3fe0 10073
52db4ec2
JW		 10074 if ((r_type == R_ARM_REL32 || r_type == R_ARM_REL32_NOI)
10075 && !h->def_regular)
10076 {
10077 char *v = _("shared object");
10078
0e1862bb 10079 if (bfd_link_executable (info))
52db4ec2
JW		 10080 v = _("PIE executable");
10081
10082 (*_bfd_error_handler)
10083 (_("%B: relocation %s against external or undefined symbol `%s'"
10084 " can not be used when making a %s; recompile with -fPIC"), input_bfd,
10085 elf32_arm_howto_table_1[r_type].name, h->root.root.string, v);
10086 return bfd_reloc_notsupported;
10087 }
10088
0945cdfd
DJ		 10089 *unresolved_reloc_p = FALSE;
10090
34e77a92 10091 if (sreloc == NULL && globals->root.dynamic_sections_created)
252b5132 10092 {
83bac4b0
NC		 10093 sreloc = _bfd_elf_get_dynamic_reloc_section (input_bfd, input_section,
10094 ! globals->use_rel);
f21f3fe0 10095
83bac4b0 10096 if (sreloc == NULL)
252b5132 10097 return bfd_reloc_notsupported;
252b5132 10098 }
f21f3fe0 10099
b34976b6
AM		 10100 skip = FALSE;
10101 relocate = FALSE;
f21f3fe0 10102
00a97672 10103 outrel.r_addend = addend;
c629eae0
JJ		 10104 outrel.r_offset =
10105 _bfd_elf_section_offset (output_bfd, info, input_section,
10106 rel->r_offset);
10107 if (outrel.r_offset == (bfd_vma) -1)
b34976b6 10108 skip = TRUE;
0bb2d96a 10109 else if (outrel.r_offset == (bfd_vma) -2)
b34976b6 10110 skip = TRUE, relocate = TRUE;
252b5132
RH		 10111 outrel.r_offset += (input_section->output_section->vma
10112 + input_section->output_offset);
f21f3fe0 10113
252b5132 10114 if (skip)
0bb2d96a 10115 memset (&outrel, 0, sizeof outrel);
5e681ec4
PB		 10116 else if (h != NULL
10117 && h->dynindx != -1
0e1862bb 10118 && (!bfd_link_pic (info)
a496fbc8 10119 || !SYMBOLIC_BIND (info, h)
f5385ebf 10120 || !h->def_regular))
5e681ec4 10121 outrel.r_info = ELF32_R_INFO (h->dynindx, r_type);
252b5132
RH		 10122 else
10123 {
a16385dc
MM		 10124 int symbol;
10125
5e681ec4 10126 /* This symbol is local, or marked to become local. */
34e77a92 10127 BFD_ASSERT (r_type == R_ARM_ABS32 || r_type == R_ARM_ABS32_NOI);
a16385dc 10128 if (globals->symbian_p)
6366ff1e 10129 {
74541ad4
AM		 10130 asection *osec;
10131
6366ff1e
MM		 10132 /* On Symbian OS, the data segment and text segement
10133 can be relocated independently. Therefore, we
10134 must indicate the segment to which this
10135 relocation is relative. The BPABI allows us to
10136 use any symbol in the right segment; we just use
10137 the section symbol as it is convenient. (We
10138 cannot use the symbol given by "h" directly as it
74541ad4
AM		 10139 will not appear in the dynamic symbol table.)
10140
10141 Note that the dynamic linker ignores the section
10142 symbol value, so we don't subtract osec->vma
10143 from the emitted reloc addend. */
10dbd1f3 10144 if (sym_sec)
74541ad4 10145 osec = sym_sec->output_section;
10dbd1f3 10146 else
74541ad4
AM		 10147 osec = input_section->output_section;
10148 symbol = elf_section_data (osec)->dynindx;
10149 if (symbol == 0)
10150 {
10151 struct elf_link_hash_table *htab = elf_hash_table (info);
10152
10153 if ((osec->flags & SEC_READONLY) == 0
10154 && htab->data_index_section != NULL)
10155 osec = htab->data_index_section;
10156 else
10157 osec = htab->text_index_section;
10158 symbol = elf_section_data (osec)->dynindx;
10159 }
6366ff1e
MM		 10160 BFD_ASSERT (symbol != 0);
10161 }
a16385dc
MM		 10162 else
10163 /* On SVR4-ish systems, the dynamic loader cannot
10164 relocate the text and data segments independently,
10165 so the symbol does not matter. */
10166 symbol = 0;
34e77a92
RS		 10167 if (dynreloc_st_type == STT_GNU_IFUNC)
10168 /* We have an STT_GNU_IFUNC symbol that doesn't resolve
10169 to the .iplt entry. Instead, every non-call reference
10170 must use an R_ARM_IRELATIVE relocation to obtain the
10171 correct run-time address. */
10172 outrel.r_info = ELF32_R_INFO (symbol, R_ARM_IRELATIVE);
10173 else
10174 outrel.r_info = ELF32_R_INFO (symbol, R_ARM_RELATIVE);
00a97672
RS		 10175 if (globals->use_rel)
10176 relocate = TRUE;
10177 else
34e77a92 10178 outrel.r_addend += dynreloc_value;
252b5132 10179 }
f21f3fe0 10180
47beaa6a 10181 elf32_arm_add_dynreloc (output_bfd, info, sreloc, &outrel);
9a5aca8c 10182
f21f3fe0 10183 /* If this reloc is against an external symbol, we do not want to
252b5132 10184 fiddle with the addend. Otherwise, we need to include the symbol
9b485d32 10185 value so that it becomes an addend for the dynamic reloc. */
252b5132
RH		 10186 if (! relocate)
10187 return bfd_reloc_ok;
9a5aca8c 10188
f21f3fe0 10189 return _bfd_final_link_relocate (howto, input_bfd, input_section,
34e77a92
RS		 10190 contents, rel->r_offset,
10191 dynreloc_value, (bfd_vma) 0);
252b5132
RH		 10192 }
10193 else switch (r_type)
10194 {
00a97672
RS		 10195 case R_ARM_ABS12:
10196 return elf32_arm_abs12_reloc (input_bfd, hit_data, value + addend);
10197
dfc5f959 10198 case R_ARM_XPC25: /* Arm BLX instruction. */
5b5bb741
PB		 10199 case R_ARM_CALL:
10200 case R_ARM_JUMP24:
8029a119 10201 case R_ARM_PC24: /* Arm B/BL instruction. */
7359ea65 10202 case R_ARM_PLT32:
906e58ca 10203 {
906e58ca
NC		 10204 struct elf32_arm_stub_hash_entry *stub_entry = NULL;
10205
dfc5f959 10206 if (r_type == R_ARM_XPC25)
252b5132 10207 {
dfc5f959
NC		 10208 /* Check for Arm calling Arm function. */
10209 /* FIXME: Should we translate the instruction into a BL
10210 instruction instead ? */
35fc36a8 10211 if (branch_type != ST_BRANCH_TO_THUMB)
d003868e
AM		 10212 (*_bfd_error_handler)
10213 (_("\%B: Warning: Arm BLX instruction targets Arm function '%s'."),
10214 input_bfd,
10215 h ? h->root.root.string : "(local)");
dfc5f959 10216 }
155d87d7 10217 else if (r_type == R_ARM_PC24)
dfc5f959
NC		 10218 {
10219 /* Check for Arm calling Thumb function. */
35fc36a8 10220 if (branch_type == ST_BRANCH_TO_THUMB)
dfc5f959 10221 {
f2a9dd69
DJ		 10222 if (elf32_arm_to_thumb_stub (info, sym_name, input_bfd,
10223 output_bfd, input_section,
10224 hit_data, sym_sec, rel->r_offset,
10225 signed_addend, value,
10226 error_message))
10227 return bfd_reloc_ok;
10228 else
10229 return bfd_reloc_dangerous;
dfc5f959 10230 }
252b5132 10231 }
ba96a88f 10232
906e58ca 10233 /* Check if a stub has to be inserted because the
8029a119 10234 destination is too far or we are changing mode. */
155d87d7
CL		 10235 if ( r_type == R_ARM_CALL
10236 || r_type == R_ARM_JUMP24
10237 || r_type == R_ARM_PLT32)
906e58ca 10238 {
fe33d2fa
CL		 10239 enum elf32_arm_stub_type stub_type = arm_stub_none;
10240 struct elf32_arm_link_hash_entry *hash;
10241
10242 hash = (struct elf32_arm_link_hash_entry *) h;
10243 stub_type = arm_type_of_stub (info, input_section, rel,
34e77a92
RS		 10244 st_type, &branch_type,
10245 hash, value, sym_sec,
fe33d2fa 10246 input_bfd, sym_name);
5fa9e92f 10247
fe33d2fa 10248 if (stub_type != arm_stub_none)
906e58ca
NC		 10249 {
10250 /* The target is out of reach, so redirect the
10251 branch to the local stub for this function. */
906e58ca
NC		 10252 stub_entry = elf32_arm_get_stub_entry (input_section,
10253 sym_sec, h,
fe33d2fa
CL		 10254 rel, globals,
10255 stub_type);
9cd3e4e5
NC		 10256 {
10257 if (stub_entry != NULL)
10258 value = (stub_entry->stub_offset
10259 + stub_entry->stub_sec->output_offset
10260 + stub_entry->stub_sec->output_section->vma);
10261
10262 if (plt_offset != (bfd_vma) -1)
10263 *unresolved_reloc_p = FALSE;
10264 }
906e58ca 10265 }
fe33d2fa
CL		 10266 else
10267 {
10268 /* If the call goes through a PLT entry, make sure to
10269 check distance to the right destination address. */
34e77a92 10270 if (plt_offset != (bfd_vma) -1)
fe33d2fa
CL		 10271 {
10272 value = (splt->output_section->vma
10273 + splt->output_offset
34e77a92 10274 + plt_offset);
fe33d2fa
CL		 10275 *unresolved_reloc_p = FALSE;
10276 /* The PLT entry is in ARM mode, regardless of the
10277 target function. */
35fc36a8 10278 branch_type = ST_BRANCH_TO_ARM;
fe33d2fa
CL		 10279 }
10280 }
906e58ca
NC		 10281 }
10282
dea514f5
PB		 10283 /* The ARM ELF ABI says that this reloc is computed as: S - P + A
10284 where:
10285 S is the address of the symbol in the relocation.
10286 P is address of the instruction being relocated.
10287 A is the addend (extracted from the instruction) in bytes.
10288
10289 S is held in 'value'.
10290 P is the base address of the section containing the
10291 instruction plus the offset of the reloc into that
10292 section, ie:
10293 (input_section->output_section->vma +
10294 input_section->output_offset +
10295 rel->r_offset).
10296 A is the addend, converted into bytes, ie:
10297 (signed_addend * 4)
10298
10299 Note: None of these operations have knowledge of the pipeline
10300 size of the processor, thus it is up to the assembler to
10301 encode this information into the addend. */
10302 value -= (input_section->output_section->vma
10303 + input_section->output_offset);
10304 value -= rel->r_offset;
4e7fd91e
PB		 10305 if (globals->use_rel)
10306 value += (signed_addend << howto->size);
10307 else
10308 /* RELA addends do not have to be adjusted by howto->size. */
10309 value += signed_addend;
23080146 10310
dcb5e6e6
NC		 10311 signed_addend = value;
10312 signed_addend >>= howto->rightshift;
9a5aca8c 10313
5ab79981 10314 /* A branch to an undefined weak symbol is turned into a jump to
ffcb4889 10315 the next instruction unless a PLT entry will be created.
77b4f08f 10316 Do the same for local undefined symbols (but not for STN_UNDEF).
cd1dac3d
DG		 10317 The jump to the next instruction is optimized as a NOP depending
10318 on the architecture. */
ffcb4889 10319 if (h ? (h->root.type == bfd_link_hash_undefweak
34e77a92 10320 && plt_offset == (bfd_vma) -1)
77b4f08f 10321 : r_symndx != STN_UNDEF && bfd_is_und_section (sym_sec))
5ab79981 10322 {
cd1dac3d
DG		 10323 value = (bfd_get_32 (input_bfd, hit_data) & 0xf0000000);
10324
10325 if (arch_has_arm_nop (globals))
10326 value |= 0x0320f000;
10327 else
10328 value |= 0x01a00000; /* Using pre-UAL nop: mov r0, r0. */
5ab79981
PB		 10329 }
10330 else
59f2c4e7 10331 {
9b485d32 10332 /* Perform a signed range check. */
dcb5e6e6 10333 if ( signed_addend > ((bfd_signed_vma) (howto->dst_mask >> 1))
59f2c4e7
NC		 10334 || signed_addend < - ((bfd_signed_vma) ((howto->dst_mask + 1) >> 1)))
10335 return bfd_reloc_overflow;
9a5aca8c 10336
5ab79981 10337 addend = (value & 2);
39b41c9c 10338
5ab79981
PB		 10339 value = (signed_addend & howto->dst_mask)
10340 | (bfd_get_32 (input_bfd, hit_data) & (~ howto->dst_mask));
39b41c9c 10341
5ab79981
PB		 10342 if (r_type == R_ARM_CALL)
10343 {
155d87d7 10344 /* Set the H bit in the BLX instruction. */
35fc36a8 10345 if (branch_type == ST_BRANCH_TO_THUMB)
155d87d7
CL		 10346 {
10347 if (addend)
10348 value |= (1 << 24);
10349 else
10350 value &= ~(bfd_vma)(1 << 24);
10351 }
10352
5ab79981 10353 /* Select the correct instruction (BL or BLX). */
906e58ca 10354 /* Only if we are not handling a BL to a stub. In this
8029a119 10355 case, mode switching is performed by the stub. */
35fc36a8 10356 if (branch_type == ST_BRANCH_TO_THUMB && !stub_entry)
5ab79981 10357 value |= (1 << 28);
63e1a0fc 10358 else if (stub_entry || branch_type != ST_BRANCH_UNKNOWN)
5ab79981
PB		 10359 {
10360 value &= ~(bfd_vma)(1 << 28);
10361 value |= (1 << 24);
10362 }
39b41c9c
PB		 10363 }
10364 }
906e58ca 10365 }
252b5132 10366 break;
f21f3fe0 10367
252b5132
RH		 10368 case R_ARM_ABS32:
10369 value += addend;
35fc36a8 10370 if (branch_type == ST_BRANCH_TO_THUMB)
252b5132
RH		 10371 value |= 1;
10372 break;
f21f3fe0 10373
bb224fc3
MS		 10374 case R_ARM_ABS32_NOI:
10375 value += addend;
10376 break;
10377
252b5132 10378 case R_ARM_REL32:
a8bc6c78 10379 value += addend;
35fc36a8 10380 if (branch_type == ST_BRANCH_TO_THUMB)
a8bc6c78 10381 value |= 1;
252b5132 10382 value -= (input_section->output_section->vma
62efb346 10383 + input_section->output_offset + rel->r_offset);
252b5132 10384 break;
eb043451 10385
bb224fc3
MS		 10386 case R_ARM_REL32_NOI:
10387 value += addend;
10388 value -= (input_section->output_section->vma
10389 + input_section->output_offset + rel->r_offset);
10390 break;
10391
eb043451
PB		 10392 case R_ARM_PREL31:
10393 value -= (input_section->output_section->vma
10394 + input_section->output_offset + rel->r_offset);
10395 value += signed_addend;
10396 if (! h || h->root.type != bfd_link_hash_undefweak)
10397 {
8029a119 10398 /* Check for overflow. */
eb043451
PB		 10399 if ((value ^ (value >> 1)) & (1 << 30))
10400 return bfd_reloc_overflow;
10401 }
10402 value &= 0x7fffffff;
10403 value |= (bfd_get_32 (input_bfd, hit_data) & 0x80000000);
35fc36a8 10404 if (branch_type == ST_BRANCH_TO_THUMB)
eb043451
PB		 10405 value |= 1;
10406 break;
252b5132 10407 }
f21f3fe0 10408
252b5132
RH		 10409 bfd_put_32 (input_bfd, value, hit_data);
10410 return bfd_reloc_ok;
10411
10412 case R_ARM_ABS8:
fd0fd00c
MJ		 10413 /* PR 16202: Refectch the addend using the correct size. */
10414 if (globals->use_rel)
10415 addend = bfd_get_8 (input_bfd, hit_data);
252b5132 10416 value += addend;
4e67d4ca
DG		 10417
10418 /* There is no way to tell whether the user intended to use a signed or
10419 unsigned addend. When checking for overflow we accept either,
10420 as specified by the AAELF. */
10421 if ((long) value > 0xff || (long) value < -0x80)
252b5132
RH		 10422 return bfd_reloc_overflow;
10423
10424 bfd_put_8 (input_bfd, value, hit_data);
10425 return bfd_reloc_ok;
10426
10427 case R_ARM_ABS16:
fd0fd00c
MJ		 10428 /* PR 16202: Refectch the addend using the correct size. */
10429 if (globals->use_rel)
10430 addend = bfd_get_16 (input_bfd, hit_data);
252b5132
RH		 10431 value += addend;
10432
4e67d4ca
DG		 10433 /* See comment for R_ARM_ABS8. */
10434 if ((long) value > 0xffff || (long) value < -0x8000)
252b5132
RH		 10435 return bfd_reloc_overflow;
10436
10437 bfd_put_16 (input_bfd, value, hit_data);
10438 return bfd_reloc_ok;
10439
252b5132 10440 case R_ARM_THM_ABS5:
9b485d32 10441 /* Support ldr and str instructions for the thumb. */
4e7fd91e
PB		 10442 if (globals->use_rel)
10443 {
10444 /* Need to refetch addend. */
10445 addend = bfd_get_16 (input_bfd, hit_data) & howto->src_mask;
10446 /* ??? Need to determine shift amount from operand size. */
10447 addend >>= howto->rightshift;
10448 }
252b5132
RH		 10449 value += addend;
10450
10451 /* ??? Isn't value unsigned? */
10452 if ((long) value > 0x1f || (long) value < -0x10)
10453 return bfd_reloc_overflow;
10454
10455 /* ??? Value needs to be properly shifted into place first. */
10456 value |= bfd_get_16 (input_bfd, hit_data) & 0xf83f;
10457 bfd_put_16 (input_bfd, value, hit_data);
10458 return bfd_reloc_ok;
10459
2cab6cc3
MS		 10460 case R_ARM_THM_ALU_PREL_11_0:
10461 /* Corresponds to: addw.w reg, pc, #offset (and similarly for subw). */
10462 {
10463 bfd_vma insn;
10464 bfd_signed_vma relocation;
10465
10466 insn = (bfd_get_16 (input_bfd, hit_data) << 16)
99059e56 10467 | bfd_get_16 (input_bfd, hit_data + 2);
2cab6cc3 10468
99059e56
RM		 10469 if (globals->use_rel)
10470 {
10471 signed_addend = (insn & 0xff) | ((insn & 0x7000) >> 4)
10472 | ((insn & (1 << 26)) >> 15);
10473 if (insn & 0xf00000)
10474 signed_addend = -signed_addend;
10475 }
2cab6cc3
MS		 10476
10477 relocation = value + signed_addend;
79f08007 10478 relocation -= Pa (input_section->output_section->vma
99059e56
RM		 10479 + input_section->output_offset
10480 + rel->r_offset);
2cab6cc3 10481
b6518b38 10482 value = relocation;
2cab6cc3 10483
99059e56
RM		 10484 if (value >= 0x1000)
10485 return bfd_reloc_overflow;
2cab6cc3
MS		 10486
10487 insn = (insn & 0xfb0f8f00) | (value & 0xff)
99059e56
RM		 10488 | ((value & 0x700) << 4)
10489 | ((value & 0x800) << 15);
10490 if (relocation < 0)
10491 insn |= 0xa00000;
2cab6cc3
MS		 10492
10493 bfd_put_16 (input_bfd, insn >> 16, hit_data);
10494 bfd_put_16 (input_bfd, insn & 0xffff, hit_data + 2);
10495
99059e56 10496 return bfd_reloc_ok;
2cab6cc3
MS		 10497 }
10498
e1ec24c6
NC		 10499 case R_ARM_THM_PC8:
10500 /* PR 10073: This reloc is not generated by the GNU toolchain,
10501 but it is supported for compatibility with third party libraries
10502 generated by other compilers, specifically the ARM/IAR. */
10503 {
10504 bfd_vma insn;
10505 bfd_signed_vma relocation;
10506
10507 insn = bfd_get_16 (input_bfd, hit_data);
10508
99059e56 10509 if (globals->use_rel)
79f08007 10510 addend = ((((insn & 0x00ff) << 2) + 4) & 0x3ff) -4;
e1ec24c6
NC		 10511
10512 relocation = value + addend;
79f08007 10513 relocation -= Pa (input_section->output_section->vma
99059e56
RM		 10514 + input_section->output_offset
10515 + rel->r_offset);
e1ec24c6 10516
b6518b38 10517 value = relocation;
e1ec24c6
NC		 10518
10519 /* We do not check for overflow of this reloc. Although strictly
10520 speaking this is incorrect, it appears to be necessary in order
10521 to work with IAR generated relocs. Since GCC and GAS do not
10522 generate R_ARM_THM_PC8 relocs, the lack of a check should not be
10523 a problem for them. */
10524 value &= 0x3fc;
10525
10526 insn = (insn & 0xff00) | (value >> 2);
10527
10528 bfd_put_16 (input_bfd, insn, hit_data);
10529
99059e56 10530 return bfd_reloc_ok;
e1ec24c6
NC		 10531 }
10532
2cab6cc3
MS		 10533 case R_ARM_THM_PC12:
10534 /* Corresponds to: ldr.w reg, [pc, #offset]. */
10535 {
10536 bfd_vma insn;
10537 bfd_signed_vma relocation;
10538
10539 insn = (bfd_get_16 (input_bfd, hit_data) << 16)
99059e56 10540 | bfd_get_16 (input_bfd, hit_data + 2);
2cab6cc3 10541
99059e56
RM		 10542 if (globals->use_rel)
10543 {
10544 signed_addend = insn & 0xfff;
10545 if (!(insn & (1 << 23)))
10546 signed_addend = -signed_addend;
10547 }
2cab6cc3
MS		 10548
10549 relocation = value + signed_addend;
79f08007 10550 relocation -= Pa (input_section->output_section->vma
99059e56
RM		 10551 + input_section->output_offset
10552 + rel->r_offset);
2cab6cc3 10553
b6518b38 10554 value = relocation;
2cab6cc3 10555
99059e56
RM		 10556 if (value >= 0x1000)
10557 return bfd_reloc_overflow;
2cab6cc3
MS		 10558
10559 insn = (insn & 0xff7ff000) | value;
99059e56
RM		 10560 if (relocation >= 0)
10561 insn |= (1 << 23);
2cab6cc3
MS		 10562
10563 bfd_put_16 (input_bfd, insn >> 16, hit_data);
10564 bfd_put_16 (input_bfd, insn & 0xffff, hit_data + 2);
10565
99059e56 10566 return bfd_reloc_ok;
2cab6cc3
MS		 10567 }
10568
dfc5f959 10569 case R_ARM_THM_XPC22:
c19d1205 10570 case R_ARM_THM_CALL:
bd97cb95 10571 case R_ARM_THM_JUMP24:
dfc5f959 10572 /* Thumb BL (branch long instruction). */
252b5132 10573 {
b34976b6 10574 bfd_vma relocation;
99059e56 10575 bfd_vma reloc_sign;
b34976b6
AM		 10576 bfd_boolean overflow = FALSE;
10577 bfd_vma upper_insn = bfd_get_16 (input_bfd, hit_data);
10578 bfd_vma lower_insn = bfd_get_16 (input_bfd, hit_data + 2);
e95de063
MS		 10579 bfd_signed_vma reloc_signed_max;
10580 bfd_signed_vma reloc_signed_min;
b34976b6 10581 bfd_vma check;
252b5132 10582 bfd_signed_vma signed_check;
e95de063 10583 int bitsize;
cd1dac3d 10584 const int thumb2 = using_thumb2 (globals);
5e866f5a 10585 const int thumb2_bl = using_thumb2_bl (globals);
252b5132 10586
5ab79981 10587 /* A branch to an undefined weak symbol is turned into a jump to
cd1dac3d
DG		 10588 the next instruction unless a PLT entry will be created.
10589 The jump to the next instruction is optimized as a NOP.W for
10590 Thumb-2 enabled architectures. */
19540007 10591 if (h && h->root.type == bfd_link_hash_undefweak
34e77a92 10592 && plt_offset == (bfd_vma) -1)
5ab79981 10593 {
60a019a0 10594 if (thumb2)
cd1dac3d
DG		 10595 {
10596 bfd_put_16 (input_bfd, 0xf3af, hit_data);
10597 bfd_put_16 (input_bfd, 0x8000, hit_data + 2);
10598 }
10599 else
10600 {
10601 bfd_put_16 (input_bfd, 0xe000, hit_data);
10602 bfd_put_16 (input_bfd, 0xbf00, hit_data + 2);
10603 }
5ab79981
PB		 10604 return bfd_reloc_ok;
10605 }
10606
e95de063 10607 /* Fetch the addend. We use the Thumb-2 encoding (backwards compatible
99059e56 10608 with Thumb-1) involving the J1 and J2 bits. */
4e7fd91e
PB		 10609 if (globals->use_rel)
10610 {
99059e56
RM		 10611 bfd_vma s = (upper_insn & (1 << 10)) >> 10;
10612 bfd_vma upper = upper_insn & 0x3ff;
10613 bfd_vma lower = lower_insn & 0x7ff;
e95de063
MS		 10614 bfd_vma j1 = (lower_insn & (1 << 13)) >> 13;
10615 bfd_vma j2 = (lower_insn & (1 << 11)) >> 11;
99059e56
RM		 10616 bfd_vma i1 = j1 ^ s ? 0 : 1;
10617 bfd_vma i2 = j2 ^ s ? 0 : 1;
e95de063 10618
99059e56
RM		 10619 addend = (i1 << 23) | (i2 << 22) | (upper << 12) | (lower << 1);
10620 /* Sign extend. */
10621 addend = (addend | ((s ? 0 : 1) << 24)) - (1 << 24);
e95de063 10622
4e7fd91e
PB		 10623 signed_addend = addend;
10624 }
cb1afa5c 10625
dfc5f959
NC		 10626 if (r_type == R_ARM_THM_XPC22)
10627 {
10628 /* Check for Thumb to Thumb call. */
10629 /* FIXME: Should we translate the instruction into a BL
10630 instruction instead ? */
35fc36a8 10631 if (branch_type == ST_BRANCH_TO_THUMB)
d003868e
AM		 10632 (*_bfd_error_handler)
10633 (_("%B: Warning: Thumb BLX instruction targets thumb function '%s'."),
10634 input_bfd,
10635 h ? h->root.root.string : "(local)");
dfc5f959
NC		 10636 }
10637 else
252b5132 10638 {
dfc5f959
NC		 10639 /* If it is not a call to Thumb, assume call to Arm.
10640 If it is a call relative to a section name, then it is not a
b7693d02
DJ		 10641 function call at all, but rather a long jump. Calls through
10642 the PLT do not require stubs. */
34e77a92 10643 if (branch_type == ST_BRANCH_TO_ARM && plt_offset == (bfd_vma) -1)
dfc5f959 10644 {
bd97cb95 10645 if (globals->use_blx && r_type == R_ARM_THM_CALL)
39b41c9c
PB		 10646 {
10647 /* Convert BL to BLX. */
10648 lower_insn = (lower_insn & ~0x1000) | 0x0800;
10649 }
155d87d7
CL		 10650 else if (( r_type != R_ARM_THM_CALL)
10651 && (r_type != R_ARM_THM_JUMP24))
8029a119
NC		 10652 {
10653 if (elf32_thumb_to_arm_stub
10654 (info, sym_name, input_bfd, output_bfd, input_section,
10655 hit_data, sym_sec, rel->r_offset, signed_addend, value,
10656 error_message))
10657 return bfd_reloc_ok;
10658 else
10659 return bfd_reloc_dangerous;
10660 }
da5938a2 10661 }
35fc36a8
RS		 10662 else if (branch_type == ST_BRANCH_TO_THUMB
10663 && globals->use_blx
bd97cb95 10664 && r_type == R_ARM_THM_CALL)
39b41c9c
PB		 10665 {
10666 /* Make sure this is a BL. */
10667 lower_insn |= 0x1800;
10668 }
252b5132 10669 }
f21f3fe0 10670
fe33d2fa 10671 enum elf32_arm_stub_type stub_type = arm_stub_none;
155d87d7 10672 if (r_type == R_ARM_THM_CALL || r_type == R_ARM_THM_JUMP24)
906e58ca
NC		 10673 {
10674 /* Check if a stub has to be inserted because the destination
8029a119 10675 is too far. */
fe33d2fa
CL		 10676 struct elf32_arm_stub_hash_entry *stub_entry;
10677 struct elf32_arm_link_hash_entry *hash;
10678
10679 hash = (struct elf32_arm_link_hash_entry *) h;
10680
10681 stub_type = arm_type_of_stub (info, input_section, rel,
34e77a92
RS		 10682 st_type, &branch_type,
10683 hash, value, sym_sec,
fe33d2fa
CL		 10684 input_bfd, sym_name);
10685
10686 if (stub_type != arm_stub_none)
906e58ca
NC		 10687 {
10688 /* The target is out of reach or we are changing modes, so
10689 redirect the branch to the local stub for this
10690 function. */
10691 stub_entry = elf32_arm_get_stub_entry (input_section,
10692 sym_sec, h,
fe33d2fa
CL		 10693 rel, globals,
10694 stub_type);
906e58ca 10695 if (stub_entry != NULL)
9cd3e4e5
NC		 10696 {
10697 value = (stub_entry->stub_offset
10698 + stub_entry->stub_sec->output_offset
10699 + stub_entry->stub_sec->output_section->vma);
10700
10701 if (plt_offset != (bfd_vma) -1)
10702 *unresolved_reloc_p = FALSE;
10703 }
906e58ca 10704
f4ac8484 10705 /* If this call becomes a call to Arm, force BLX. */
155d87d7 10706 if (globals->use_blx && (r_type == R_ARM_THM_CALL))
f4ac8484
DJ		 10707 {
10708 if ((stub_entry
10709 && !arm_stub_is_thumb (stub_entry->stub_type))
35fc36a8 10710 || branch_type != ST_BRANCH_TO_THUMB)
f4ac8484
DJ		 10711 lower_insn = (lower_insn & ~0x1000) | 0x0800;
10712 }
906e58ca
NC		 10713 }
10714 }
10715
fe33d2fa 10716 /* Handle calls via the PLT. */
34e77a92 10717 if (stub_type == arm_stub_none && plt_offset != (bfd_vma) -1)
fe33d2fa
CL		 10718 {
10719 value = (splt->output_section->vma
10720 + splt->output_offset
34e77a92 10721 + plt_offset);
fe33d2fa 10722
eed94f8f
NC		 10723 if (globals->use_blx
10724 && r_type == R_ARM_THM_CALL
10725 && ! using_thumb_only (globals))
fe33d2fa
CL		 10726 {
10727 /* If the Thumb BLX instruction is available, convert
10728 the BL to a BLX instruction to call the ARM-mode
10729 PLT entry. */
10730 lower_insn = (lower_insn & ~0x1000) | 0x0800;
35fc36a8 10731 branch_type = ST_BRANCH_TO_ARM;
fe33d2fa
CL		 10732 }
10733 else
10734 {
eed94f8f
NC		 10735 if (! using_thumb_only (globals))
10736 /* Target the Thumb stub before the ARM PLT entry. */
10737 value -= PLT_THUMB_STUB_SIZE;
35fc36a8 10738 branch_type = ST_BRANCH_TO_THUMB;
fe33d2fa
CL		 10739 }
10740 *unresolved_reloc_p = FALSE;
10741 }
10742
ba96a88f 10743 relocation = value + signed_addend;
f21f3fe0 10744
252b5132 10745 relocation -= (input_section->output_section->vma
ba96a88f
NC		 10746 + input_section->output_offset
10747 + rel->r_offset);
9a5aca8c 10748
252b5132
RH		 10749 check = relocation >> howto->rightshift;
10750
10751 /* If this is a signed value, the rightshift just dropped
10752 leading 1 bits (assuming twos complement). */
10753 if ((bfd_signed_vma) relocation >= 0)
10754 signed_check = check;
10755 else
10756 signed_check = check | ~((bfd_vma) -1 >> howto->rightshift);
10757
e95de063
MS		 10758 /* Calculate the permissable maximum and minimum values for
10759 this relocation according to whether we're relocating for
10760 Thumb-2 or not. */
10761 bitsize = howto->bitsize;
5e866f5a 10762 if (!thumb2_bl)
e95de063 10763 bitsize -= 2;
f6ebfac0 10764 reloc_signed_max = (1 << (bitsize - 1)) - 1;
e95de063
MS		 10765 reloc_signed_min = ~reloc_signed_max;
10766
252b5132 10767 /* Assumes two's complement. */
ba96a88f 10768 if (signed_check > reloc_signed_max || signed_check < reloc_signed_min)
b34976b6 10769 overflow = TRUE;
252b5132 10770
bd97cb95 10771 if ((lower_insn & 0x5000) == 0x4000)
c62e1cc3
NC		 10772 /* For a BLX instruction, make sure that the relocation is rounded up
10773 to a word boundary. This follows the semantics of the instruction
10774 which specifies that bit 1 of the target address will come from bit
10775 1 of the base address. */
10776 relocation = (relocation + 2) & ~ 3;
cb1afa5c 10777
e95de063
MS		 10778 /* Put RELOCATION back into the insn. Assumes two's complement.
10779 We use the Thumb-2 encoding, which is safe even if dealing with
10780 a Thumb-1 instruction by virtue of our overflow check above. */
99059e56 10781 reloc_sign = (signed_check < 0) ? 1 : 0;
e95de063 10782 upper_insn = (upper_insn & ~(bfd_vma) 0x7ff)
99059e56
RM		 10783 | ((relocation >> 12) & 0x3ff)
10784 | (reloc_sign << 10);
906e58ca 10785 lower_insn = (lower_insn & ~(bfd_vma) 0x2fff)
99059e56
RM		 10786 | (((!((relocation >> 23) & 1)) ^ reloc_sign) << 13)
10787 | (((!((relocation >> 22) & 1)) ^ reloc_sign) << 11)
10788 | ((relocation >> 1) & 0x7ff);
c62e1cc3 10789
252b5132
RH		 10790 /* Put the relocated value back in the object file: */
10791 bfd_put_16 (input_bfd, upper_insn, hit_data);
10792 bfd_put_16 (input_bfd, lower_insn, hit_data + 2);
10793
10794 return (overflow ? bfd_reloc_overflow : bfd_reloc_ok);
10795 }
10796 break;
10797
c19d1205
ZW		 10798 case R_ARM_THM_JUMP19:
10799 /* Thumb32 conditional branch instruction. */
10800 {
10801 bfd_vma relocation;
10802 bfd_boolean overflow = FALSE;
10803 bfd_vma upper_insn = bfd_get_16 (input_bfd, hit_data);
10804 bfd_vma lower_insn = bfd_get_16 (input_bfd, hit_data + 2);
a00a1f35
MS		 10805 bfd_signed_vma reloc_signed_max = 0xffffe;
10806 bfd_signed_vma reloc_signed_min = -0x100000;
c19d1205 10807 bfd_signed_vma signed_check;
c5423981
TG		 10808 enum elf32_arm_stub_type stub_type = arm_stub_none;
10809 struct elf32_arm_stub_hash_entry *stub_entry;
10810 struct elf32_arm_link_hash_entry *hash;
c19d1205
ZW		 10811
10812 /* Need to refetch the addend, reconstruct the top three bits,
10813 and squish the two 11 bit pieces together. */
10814 if (globals->use_rel)
10815 {
10816 bfd_vma S = (upper_insn & 0x0400) >> 10;
a00a1f35 10817 bfd_vma upper = (upper_insn & 0x003f);
c19d1205
ZW		 10818 bfd_vma J1 = (lower_insn & 0x2000) >> 13;
10819 bfd_vma J2 = (lower_insn & 0x0800) >> 11;
10820 bfd_vma lower = (lower_insn & 0x07ff);
10821
a00a1f35
MS		 10822 upper |= J1 << 6;
10823 upper |= J2 << 7;
10824 upper |= (!S) << 8;
c19d1205
ZW		 10825 upper -= 0x0100; /* Sign extend. */
10826
10827 addend = (upper << 12) | (lower << 1);
10828 signed_addend = addend;
10829 }
10830
bd97cb95 10831 /* Handle calls via the PLT. */
34e77a92 10832 if (plt_offset != (bfd_vma) -1)
bd97cb95
DJ		 10833 {
10834 value = (splt->output_section->vma
10835 + splt->output_offset
34e77a92 10836 + plt_offset);
bd97cb95
DJ		 10837 /* Target the Thumb stub before the ARM PLT entry. */
10838 value -= PLT_THUMB_STUB_SIZE;
10839 *unresolved_reloc_p = FALSE;
10840 }
10841
c5423981
TG		 10842 hash = (struct elf32_arm_link_hash_entry *)h;
10843
10844 stub_type = arm_type_of_stub (info, input_section, rel,
10845 st_type, &branch_type,
10846 hash, value, sym_sec,
10847 input_bfd, sym_name);
10848 if (stub_type != arm_stub_none)
10849 {
10850 stub_entry = elf32_arm_get_stub_entry (input_section,
10851 sym_sec, h,
10852 rel, globals,
10853 stub_type);
10854 if (stub_entry != NULL)
10855 {
10856 value = (stub_entry->stub_offset
10857 + stub_entry->stub_sec->output_offset
10858 + stub_entry->stub_sec->output_section->vma);
10859 }
10860 }
c19d1205 10861
99059e56 10862 relocation = value + signed_addend;
c19d1205
ZW		 10863 relocation -= (input_section->output_section->vma
10864 + input_section->output_offset
10865 + rel->r_offset);
a00a1f35 10866 signed_check = (bfd_signed_vma) relocation;
c19d1205 10867
c19d1205
ZW		 10868 if (signed_check > reloc_signed_max || signed_check < reloc_signed_min)
10869 overflow = TRUE;
10870
10871 /* Put RELOCATION back into the insn. */
10872 {
10873 bfd_vma S = (relocation & 0x00100000) >> 20;
10874 bfd_vma J2 = (relocation & 0x00080000) >> 19;
10875 bfd_vma J1 = (relocation & 0x00040000) >> 18;
10876 bfd_vma hi = (relocation & 0x0003f000) >> 12;
10877 bfd_vma lo = (relocation & 0x00000ffe) >> 1;
10878
a00a1f35 10879 upper_insn = (upper_insn & 0xfbc0) | (S << 10) | hi;
c19d1205
ZW		 10880 lower_insn = (lower_insn & 0xd000) | (J1 << 13) | (J2 << 11) | lo;
10881 }
10882
10883 /* Put the relocated value back in the object file: */
10884 bfd_put_16 (input_bfd, upper_insn, hit_data);
10885 bfd_put_16 (input_bfd, lower_insn, hit_data + 2);
10886
10887 return (overflow ? bfd_reloc_overflow : bfd_reloc_ok);
10888 }
10889
10890 case R_ARM_THM_JUMP11:
10891 case R_ARM_THM_JUMP8:
10892 case R_ARM_THM_JUMP6:
51c5503b
NC		 10893 /* Thumb B (branch) instruction). */
10894 {
6cf9e9fe 10895 bfd_signed_vma relocation;
51c5503b
NC		 10896 bfd_signed_vma reloc_signed_max = (1 << (howto->bitsize - 1)) - 1;
10897 bfd_signed_vma reloc_signed_min = ~ reloc_signed_max;
51c5503b
NC		 10898 bfd_signed_vma signed_check;
10899
c19d1205
ZW		 10900 /* CZB cannot jump backward. */
10901 if (r_type == R_ARM_THM_JUMP6)
10902 reloc_signed_min = 0;
10903
4e7fd91e 10904 if (globals->use_rel)
6cf9e9fe 10905 {
4e7fd91e
PB		 10906 /* Need to refetch addend. */
10907 addend = bfd_get_16 (input_bfd, hit_data) & howto->src_mask;
10908 if (addend & ((howto->src_mask + 1) >> 1))
10909 {
10910 signed_addend = -1;
10911 signed_addend &= ~ howto->src_mask;
10912 signed_addend |= addend;
10913 }
10914 else
10915 signed_addend = addend;
10916 /* The value in the insn has been right shifted. We need to
10917 undo this, so that we can perform the address calculation
10918 in terms of bytes. */
10919 signed_addend <<= howto->rightshift;
6cf9e9fe 10920 }
6cf9e9fe 10921 relocation = value + signed_addend;
51c5503b
NC		 10922
10923 relocation -= (input_section->output_section->vma
10924 + input_section->output_offset
10925 + rel->r_offset);
10926
6cf9e9fe
NC		 10927 relocation >>= howto->rightshift;
10928 signed_check = relocation;
c19d1205
ZW		 10929
10930 if (r_type == R_ARM_THM_JUMP6)
10931 relocation = ((relocation & 0x0020) << 4) | ((relocation & 0x001f) << 3);
10932 else
10933 relocation &= howto->dst_mask;
51c5503b 10934 relocation |= (bfd_get_16 (input_bfd, hit_data) & (~ howto->dst_mask));
cedb70c5 10935
51c5503b
NC		 10936 bfd_put_16 (input_bfd, relocation, hit_data);
10937
10938 /* Assumes two's complement. */
10939 if (signed_check > reloc_signed_max || signed_check < reloc_signed_min)
10940 return bfd_reloc_overflow;
10941
10942 return bfd_reloc_ok;
10943 }
cedb70c5 10944
8375c36b
PB		 10945 case R_ARM_ALU_PCREL7_0:
10946 case R_ARM_ALU_PCREL15_8:
10947 case R_ARM_ALU_PCREL23_15:
10948 {
10949 bfd_vma insn;
10950 bfd_vma relocation;
10951
10952 insn = bfd_get_32 (input_bfd, hit_data);
4e7fd91e
PB		 10953 if (globals->use_rel)
10954 {
10955 /* Extract the addend. */
10956 addend = (insn & 0xff) << ((insn & 0xf00) >> 7);
10957 signed_addend = addend;
10958 }
8375c36b
PB		 10959 relocation = value + signed_addend;
10960
10961 relocation -= (input_section->output_section->vma
10962 + input_section->output_offset
10963 + rel->r_offset);
10964 insn = (insn & ~0xfff)
10965 | ((howto->bitpos << 7) & 0xf00)
10966 | ((relocation >> howto->bitpos) & 0xff);
10967 bfd_put_32 (input_bfd, value, hit_data);
10968 }
10969 return bfd_reloc_ok;
10970
252b5132
RH		 10971 case R_ARM_GNU_VTINHERIT:
10972 case R_ARM_GNU_VTENTRY:
10973 return bfd_reloc_ok;
10974
c19d1205 10975 case R_ARM_GOTOFF32:
252b5132 10976 /* Relocation is relative to the start of the
99059e56 10977 global offset table. */
252b5132
RH		 10978
10979 BFD_ASSERT (sgot != NULL);
10980 if (sgot == NULL)
99059e56 10981 return bfd_reloc_notsupported;
9a5aca8c 10982
cedb70c5 10983 /* If we are addressing a Thumb function, we need to adjust the
ee29b9fb
RE		 10984 address by one, so that attempts to call the function pointer will
10985 correctly interpret it as Thumb code. */
35fc36a8 10986 if (branch_type == ST_BRANCH_TO_THUMB)
ee29b9fb
RE		 10987 value += 1;
10988
252b5132 10989 /* Note that sgot->output_offset is not involved in this
99059e56
RM		 10990 calculation. We always want the start of .got. If we
10991 define _GLOBAL_OFFSET_TABLE in a different way, as is
10992 permitted by the ABI, we might have to change this
10993 calculation. */
252b5132 10994 value -= sgot->output_section->vma;
f21f3fe0 10995 return _bfd_final_link_relocate (howto, input_bfd, input_section,
99e4ae17 10996 contents, rel->r_offset, value,
00a97672 10997 rel->r_addend);
252b5132
RH		 10998
10999 case R_ARM_GOTPC:
a7c10850 11000 /* Use global offset table as symbol value. */
252b5132 11001 BFD_ASSERT (sgot != NULL);
f21f3fe0 11002
252b5132 11003 if (sgot == NULL)
99059e56 11004 return bfd_reloc_notsupported;
252b5132 11005
0945cdfd 11006 *unresolved_reloc_p = FALSE;
252b5132 11007 value = sgot->output_section->vma;
f21f3fe0 11008 return _bfd_final_link_relocate (howto, input_bfd, input_section,
99e4ae17 11009 contents, rel->r_offset, value,
00a97672 11010 rel->r_addend);
f21f3fe0 11011
252b5132 11012 case R_ARM_GOT32:
eb043451 11013 case R_ARM_GOT_PREL:
252b5132 11014 /* Relocation is to the entry for this symbol in the
99059e56 11015 global offset table. */
252b5132
RH		 11016 if (sgot == NULL)
11017 return bfd_reloc_notsupported;
f21f3fe0 11018
34e77a92
RS		 11019 if (dynreloc_st_type == STT_GNU_IFUNC
11020 && plt_offset != (bfd_vma) -1
11021 && (h == NULL || SYMBOL_REFERENCES_LOCAL (info, h)))
11022 {
11023 /* We have a relocation against a locally-binding STT_GNU_IFUNC
11024 symbol, and the relocation resolves directly to the runtime
11025 target rather than to the .iplt entry. This means that any
11026 .got entry would be the same value as the .igot.plt entry,
11027 so there's no point creating both. */
11028 sgot = globals->root.igotplt;
11029 value = sgot->output_offset + gotplt_offset;
11030 }
11031 else if (h != NULL)
252b5132
RH		 11032 {
11033 bfd_vma off;
f21f3fe0 11034
252b5132
RH		 11035 off = h->got.offset;
11036 BFD_ASSERT (off != (bfd_vma) -1);
b436d854 11037 if ((off & 1) != 0)
252b5132 11038 {
b436d854
RS		 11039 /* We have already processsed one GOT relocation against
11040 this symbol. */
11041 off &= ~1;
11042 if (globals->root.dynamic_sections_created
11043 && !SYMBOL_REFERENCES_LOCAL (info, h))
11044 *unresolved_reloc_p = FALSE;
11045 }
11046 else
11047 {
11048 Elf_Internal_Rela outrel;
11049
6f820c85 11050 if (h->dynindx != -1 && !SYMBOL_REFERENCES_LOCAL (info, h))
b436d854
RS		 11051 {
11052 /* If the symbol doesn't resolve locally in a static
11053 object, we have an undefined reference. If the
11054 symbol doesn't resolve locally in a dynamic object,
11055 it should be resolved by the dynamic linker. */
11056 if (globals->root.dynamic_sections_created)
11057 {
11058 outrel.r_info = ELF32_R_INFO (h->dynindx, R_ARM_GLOB_DAT);
11059 *unresolved_reloc_p = FALSE;
11060 }
11061 else
11062 outrel.r_info = 0;
11063 outrel.r_addend = 0;
11064 }
252b5132
RH		 11065 else
11066 {
34e77a92 11067 if (dynreloc_st_type == STT_GNU_IFUNC)
99059e56 11068 outrel.r_info = ELF32_R_INFO (0, R_ARM_IRELATIVE);
0e1862bb 11069 else if (bfd_link_pic (info) &&
31943882
WN		 11070 (ELF_ST_VISIBILITY (h->other) == STV_DEFAULT
11071 || h->root.type != bfd_link_hash_undefweak))
99059e56
RM		 11072 outrel.r_info = ELF32_R_INFO (0, R_ARM_RELATIVE);
11073 else
11074 outrel.r_info = 0;
34e77a92 11075 outrel.r_addend = dynreloc_value;
b436d854 11076 }
ee29b9fb 11077
b436d854
RS		 11078 /* The GOT entry is initialized to zero by default.
11079 See if we should install a different value. */
11080 if (outrel.r_addend != 0
11081 && (outrel.r_info == 0 || globals->use_rel))
11082 {
11083 bfd_put_32 (output_bfd, outrel.r_addend,
11084 sgot->contents + off);
11085 outrel.r_addend = 0;
252b5132 11086 }
f21f3fe0 11087
b436d854
RS		 11088 if (outrel.r_info != 0)
11089 {
11090 outrel.r_offset = (sgot->output_section->vma
11091 + sgot->output_offset
11092 + off);
11093 elf32_arm_add_dynreloc (output_bfd, info, srelgot, &outrel);
11094 }
11095 h->got.offset |= 1;
11096 }
252b5132
RH		 11097 value = sgot->output_offset + off;
11098 }
11099 else
11100 {
11101 bfd_vma off;
f21f3fe0 11102
252b5132
RH		 11103 BFD_ASSERT (local_got_offsets != NULL &&
11104 local_got_offsets[r_symndx] != (bfd_vma) -1);
f21f3fe0 11105
252b5132 11106 off = local_got_offsets[r_symndx];
f21f3fe0 11107
252b5132
RH		 11108 /* The offset must always be a multiple of 4. We use the
11109 least significant bit to record whether we have already
9b485d32 11110 generated the necessary reloc. */
252b5132
RH		 11111 if ((off & 1) != 0)
11112 off &= ~1;
11113 else
11114 {
00a97672 11115 if (globals->use_rel)
34e77a92 11116 bfd_put_32 (output_bfd, dynreloc_value, sgot->contents + off);
f21f3fe0 11117
0e1862bb 11118 if (bfd_link_pic (info) || dynreloc_st_type == STT_GNU_IFUNC)
252b5132 11119 {
947216bf 11120 Elf_Internal_Rela outrel;
f21f3fe0 11121
34e77a92 11122 outrel.r_addend = addend + dynreloc_value;
252b5132 11123 outrel.r_offset = (sgot->output_section->vma
f21f3fe0 11124 + sgot->output_offset
252b5132 11125 + off);
34e77a92 11126 if (dynreloc_st_type == STT_GNU_IFUNC)
99059e56 11127 outrel.r_info = ELF32_R_INFO (0, R_ARM_IRELATIVE);
34e77a92
RS		 11128 else
11129 outrel.r_info = ELF32_R_INFO (0, R_ARM_RELATIVE);
47beaa6a 11130 elf32_arm_add_dynreloc (output_bfd, info, srelgot, &outrel);
252b5132 11131 }
f21f3fe0 11132
252b5132
RH		 11133 local_got_offsets[r_symndx] |= 1;
11134 }
f21f3fe0 11135
252b5132
RH		 11136 value = sgot->output_offset + off;
11137 }
eb043451
PB		 11138 if (r_type != R_ARM_GOT32)
11139 value += sgot->output_section->vma;
9a5aca8c 11140
f21f3fe0 11141 return _bfd_final_link_relocate (howto, input_bfd, input_section,
99e4ae17 11142 contents, rel->r_offset, value,
00a97672 11143 rel->r_addend);
f21f3fe0 11144
ba93b8ac
DJ		 11145 case R_ARM_TLS_LDO32:
11146 value = value - dtpoff_base (info);
11147
11148 return _bfd_final_link_relocate (howto, input_bfd, input_section,
00a97672
RS		 11149 contents, rel->r_offset, value,
11150 rel->r_addend);
ba93b8ac
DJ		 11151
11152 case R_ARM_TLS_LDM32:
11153 {
11154 bfd_vma off;
11155
362d30a1 11156 if (sgot == NULL)
ba93b8ac
DJ		 11157 abort ();
11158
11159 off = globals->tls_ldm_got.offset;
11160
11161 if ((off & 1) != 0)
11162 off &= ~1;
11163 else
11164 {
11165 /* If we don't know the module number, create a relocation
11166 for it. */
0e1862bb 11167 if (bfd_link_pic (info))
ba93b8ac
DJ		 11168 {
11169 Elf_Internal_Rela outrel;
ba93b8ac 11170
362d30a1 11171 if (srelgot == NULL)
ba93b8ac
DJ		 11172 abort ();
11173
00a97672 11174 outrel.r_addend = 0;
362d30a1
RS		 11175 outrel.r_offset = (sgot->output_section->vma
11176 + sgot->output_offset + off);
ba93b8ac
DJ		 11177 outrel.r_info = ELF32_R_INFO (0, R_ARM_TLS_DTPMOD32);
11178
00a97672
RS		 11179 if (globals->use_rel)
11180 bfd_put_32 (output_bfd, outrel.r_addend,
362d30a1 11181 sgot->contents + off);
ba93b8ac 11182
47beaa6a 11183 elf32_arm_add_dynreloc (output_bfd, info, srelgot, &outrel);
ba93b8ac
DJ		 11184 }
11185 else
362d30a1 11186 bfd_put_32 (output_bfd, 1, sgot->contents + off);
ba93b8ac
DJ		 11187
11188 globals->tls_ldm_got.offset |= 1;
11189 }
11190
362d30a1 11191 value = sgot->output_section->vma + sgot->output_offset + off
ba93b8ac
DJ		 11192 - (input_section->output_section->vma + input_section->output_offset + rel->r_offset);
11193
11194 return _bfd_final_link_relocate (howto, input_bfd, input_section,
11195 contents, rel->r_offset, value,
00a97672 11196 rel->r_addend);
ba93b8ac
DJ		 11197 }
11198
0855e32b
NS		 11199 case R_ARM_TLS_CALL:
11200 case R_ARM_THM_TLS_CALL:
ba93b8ac
DJ		 11201 case R_ARM_TLS_GD32:
11202 case R_ARM_TLS_IE32:
0855e32b
NS		 11203 case R_ARM_TLS_GOTDESC:
11204 case R_ARM_TLS_DESCSEQ:
11205 case R_ARM_THM_TLS_DESCSEQ:
ba93b8ac 11206 {
0855e32b
NS		 11207 bfd_vma off, offplt;
11208 int indx = 0;
ba93b8ac
DJ		 11209 char tls_type;
11210
0855e32b 11211 BFD_ASSERT (sgot != NULL);
ba93b8ac 11212
ba93b8ac
DJ		 11213 if (h != NULL)
11214 {
11215 bfd_boolean dyn;
11216 dyn = globals->root.dynamic_sections_created;
0e1862bb
L		 11217 if (WILL_CALL_FINISH_DYNAMIC_SYMBOL (dyn,
11218 bfd_link_pic (info),
11219 h)
11220 && (!bfd_link_pic (info)
ba93b8ac
DJ		 11221 || !SYMBOL_REFERENCES_LOCAL (info, h)))
11222 {
11223 *unresolved_reloc_p = FALSE;
11224 indx = h->dynindx;
11225 }
11226 off = h->got.offset;
0855e32b 11227 offplt = elf32_arm_hash_entry (h)->tlsdesc_got;
ba93b8ac
DJ		 11228 tls_type = ((struct elf32_arm_link_hash_entry *) h)->tls_type;
11229 }
11230 else
11231 {
0855e32b 11232 BFD_ASSERT (local_got_offsets != NULL);
ba93b8ac 11233 off = local_got_offsets[r_symndx];
0855e32b 11234 offplt = local_tlsdesc_gotents[r_symndx];
ba93b8ac
DJ		 11235 tls_type = elf32_arm_local_got_tls_type (input_bfd)[r_symndx];
11236 }
11237
0855e32b 11238 /* Linker relaxations happens from one of the
b38cadfb 11239 R_ARM_{GOTDESC,CALL,DESCSEQ} relocations to IE or LE. */
0855e32b 11240 if (ELF32_R_TYPE(rel->r_info) != r_type)
b38cadfb 11241 tls_type = GOT_TLS_IE;
0855e32b
NS		 11242
11243 BFD_ASSERT (tls_type != GOT_UNKNOWN);
ba93b8ac
DJ		 11244
11245 if ((off & 1) != 0)
11246 off &= ~1;
11247 else
11248 {
11249 bfd_boolean need_relocs = FALSE;
11250 Elf_Internal_Rela outrel;
ba93b8ac
DJ		 11251 int cur_off = off;
11252
11253 /* The GOT entries have not been initialized yet. Do it
11254 now, and emit any relocations. If both an IE GOT and a
11255 GD GOT are necessary, we emit the GD first. */
11256
0e1862bb 11257 if ((bfd_link_pic (info) || indx != 0)
ba93b8ac
DJ		 11258 && (h == NULL
11259 || ELF_ST_VISIBILITY (h->other) == STV_DEFAULT
11260 || h->root.type != bfd_link_hash_undefweak))
11261 {
11262 need_relocs = TRUE;
0855e32b 11263 BFD_ASSERT (srelgot != NULL);
ba93b8ac
DJ		 11264 }
11265
0855e32b
NS		 11266 if (tls_type & GOT_TLS_GDESC)
11267 {
47beaa6a
RS		 11268 bfd_byte *loc;
11269
0855e32b
NS		 11270 /* We should have relaxed, unless this is an undefined
11271 weak symbol. */
11272 BFD_ASSERT ((h && (h->root.type == bfd_link_hash_undefweak))
0e1862bb 11273 || bfd_link_pic (info));
0855e32b 11274 BFD_ASSERT (globals->sgotplt_jump_table_size + offplt + 8
99059e56 11275 <= globals->root.sgotplt->size);
0855e32b
NS		 11276
11277 outrel.r_addend = 0;
11278 outrel.r_offset = (globals->root.sgotplt->output_section->vma
11279 + globals->root.sgotplt->output_offset
11280 + offplt
11281 + globals->sgotplt_jump_table_size);
b38cadfb 11282
0855e32b
NS		 11283 outrel.r_info = ELF32_R_INFO (indx, R_ARM_TLS_DESC);
11284 sreloc = globals->root.srelplt;
11285 loc = sreloc->contents;
11286 loc += globals->next_tls_desc_index++ * RELOC_SIZE (globals);
11287 BFD_ASSERT (loc + RELOC_SIZE (globals)
99059e56 11288 <= sreloc->contents + sreloc->size);
0855e32b
NS		 11289
11290 SWAP_RELOC_OUT (globals) (output_bfd, &outrel, loc);
11291
11292 /* For globals, the first word in the relocation gets
11293 the relocation index and the top bit set, or zero,
11294 if we're binding now. For locals, it gets the
11295 symbol's offset in the tls section. */
99059e56 11296 bfd_put_32 (output_bfd,
0855e32b
NS		 11297 !h ? value - elf_hash_table (info)->tls_sec->vma
11298 : info->flags & DF_BIND_NOW ? 0
11299 : 0x80000000 | ELF32_R_SYM (outrel.r_info),
b38cadfb
NC		 11300 globals->root.sgotplt->contents + offplt
11301 + globals->sgotplt_jump_table_size);
11302
0855e32b 11303 /* Second word in the relocation is always zero. */
99059e56 11304 bfd_put_32 (output_bfd, 0,
b38cadfb
NC		 11305 globals->root.sgotplt->contents + offplt
11306 + globals->sgotplt_jump_table_size + 4);
0855e32b 11307 }
ba93b8ac
DJ		 11308 if (tls_type & GOT_TLS_GD)
11309 {
11310 if (need_relocs)
11311 {
00a97672 11312 outrel.r_addend = 0;
362d30a1
RS		 11313 outrel.r_offset = (sgot->output_section->vma
11314 + sgot->output_offset
00a97672 11315 + cur_off);
ba93b8ac 11316 outrel.r_info = ELF32_R_INFO (indx, R_ARM_TLS_DTPMOD32);
ba93b8ac 11317
00a97672
RS		 11318 if (globals->use_rel)
11319 bfd_put_32 (output_bfd, outrel.r_addend,
362d30a1 11320 sgot->contents + cur_off);
00a97672 11321
47beaa6a 11322 elf32_arm_add_dynreloc (output_bfd, info, srelgot, &outrel);
ba93b8ac
DJ		 11323
11324 if (indx == 0)
11325 bfd_put_32 (output_bfd, value - dtpoff_base (info),
362d30a1 11326 sgot->contents + cur_off + 4);
ba93b8ac
DJ		 11327 else
11328 {
00a97672 11329 outrel.r_addend = 0;
ba93b8ac
DJ		 11330 outrel.r_info = ELF32_R_INFO (indx,
11331 R_ARM_TLS_DTPOFF32);
11332 outrel.r_offset += 4;
00a97672
RS		 11333
11334 if (globals->use_rel)
11335 bfd_put_32 (output_bfd, outrel.r_addend,
362d30a1 11336 sgot->contents + cur_off + 4);
00a97672 11337
47beaa6a
RS		 11338 elf32_arm_add_dynreloc (output_bfd, info,
11339 srelgot, &outrel);
ba93b8ac
DJ		 11340 }
11341 }
11342 else
11343 {
11344 /* If we are not emitting relocations for a
11345 general dynamic reference, then we must be in a
11346 static link or an executable link with the
11347 symbol binding locally. Mark it as belonging
11348 to module 1, the executable. */
11349 bfd_put_32 (output_bfd, 1,
362d30a1 11350 sgot->contents + cur_off);
ba93b8ac 11351 bfd_put_32 (output_bfd, value - dtpoff_base (info),
362d30a1 11352 sgot->contents + cur_off + 4);
ba93b8ac
DJ		 11353 }
11354
11355 cur_off += 8;
11356 }
11357
11358 if (tls_type & GOT_TLS_IE)
11359 {
11360 if (need_relocs)
11361 {
00a97672
RS		 11362 if (indx == 0)
11363 outrel.r_addend = value - dtpoff_base (info);
11364 else
11365 outrel.r_addend = 0;
362d30a1
RS		 11366 outrel.r_offset = (sgot->output_section->vma
11367 + sgot->output_offset
ba93b8ac
DJ		 11368 + cur_off);
11369 outrel.r_info = ELF32_R_INFO (indx, R_ARM_TLS_TPOFF32);
11370
00a97672
RS		 11371 if (globals->use_rel)
11372 bfd_put_32 (output_bfd, outrel.r_addend,
362d30a1 11373 sgot->contents + cur_off);
ba93b8ac 11374
47beaa6a 11375 elf32_arm_add_dynreloc (output_bfd, info, srelgot, &outrel);
ba93b8ac
DJ		 11376 }
11377 else
11378 bfd_put_32 (output_bfd, tpoff (info, value),
362d30a1 11379 sgot->contents + cur_off);
ba93b8ac
DJ		 11380 cur_off += 4;
11381 }
11382
11383 if (h != NULL)
11384 h->got.offset |= 1;
11385 else
11386 local_got_offsets[r_symndx] |= 1;
11387 }
11388
11389 if ((tls_type & GOT_TLS_GD) && r_type != R_ARM_TLS_GD32)
11390 off += 8;
0855e32b
NS		 11391 else if (tls_type & GOT_TLS_GDESC)
11392 off = offplt;
11393
11394 if (ELF32_R_TYPE(rel->r_info) == R_ARM_TLS_CALL
11395 || ELF32_R_TYPE(rel->r_info) == R_ARM_THM_TLS_CALL)
11396 {
11397 bfd_signed_vma offset;
12352d3f
PB		 11398 /* TLS stubs are arm mode. The original symbol is a
11399 data object, so branch_type is bogus. */
11400 branch_type = ST_BRANCH_TO_ARM;
0855e32b 11401 enum elf32_arm_stub_type stub_type
34e77a92
RS		 11402 = arm_type_of_stub (info, input_section, rel,
11403 st_type, &branch_type,
0855e32b
NS		 11404 (struct elf32_arm_link_hash_entry *)h,
11405 globals->tls_trampoline, globals->root.splt,
11406 input_bfd, sym_name);
11407
11408 if (stub_type != arm_stub_none)
11409 {
11410 struct elf32_arm_stub_hash_entry *stub_entry
11411 = elf32_arm_get_stub_entry
11412 (input_section, globals->root.splt, 0, rel,
11413 globals, stub_type);
11414 offset = (stub_entry->stub_offset
11415 + stub_entry->stub_sec->output_offset
11416 + stub_entry->stub_sec->output_section->vma);
11417 }
11418 else
11419 offset = (globals->root.splt->output_section->vma
11420 + globals->root.splt->output_offset
11421 + globals->tls_trampoline);
11422
11423 if (ELF32_R_TYPE(rel->r_info) == R_ARM_TLS_CALL)
11424 {
11425 unsigned long inst;
b38cadfb
NC		 11426
11427 offset -= (input_section->output_section->vma
11428 + input_section->output_offset
11429 + rel->r_offset + 8);
0855e32b
NS		 11430
11431 inst = offset >> 2;
11432 inst &= 0x00ffffff;
11433 value = inst | (globals->use_blx ? 0xfa000000 : 0xeb000000);
11434 }
11435 else
11436 {
11437 /* Thumb blx encodes the offset in a complicated
11438 fashion. */
11439 unsigned upper_insn, lower_insn;
11440 unsigned neg;
11441
b38cadfb
NC		 11442 offset -= (input_section->output_section->vma
11443 + input_section->output_offset
0855e32b 11444 + rel->r_offset + 4);
b38cadfb 11445
12352d3f
PB		 11446 if (stub_type != arm_stub_none
11447 && arm_stub_is_thumb (stub_type))
11448 {
11449 lower_insn = 0xd000;
11450 }
11451 else
11452 {
11453 lower_insn = 0xc000;
6a631e86 11454 /* Round up the offset to a word boundary. */
12352d3f
PB		 11455 offset = (offset + 2) & ~2;
11456 }
11457
0855e32b
NS		 11458 neg = offset < 0;
11459 upper_insn = (0xf000
11460 | ((offset >> 12) & 0x3ff)
11461 | (neg << 10));
12352d3f 11462 lower_insn |= (((!((offset >> 23) & 1)) ^ neg) << 13)
0855e32b 11463 | (((!((offset >> 22) & 1)) ^ neg) << 11)
12352d3f 11464 | ((offset >> 1) & 0x7ff);
0855e32b
NS		 11465 bfd_put_16 (input_bfd, upper_insn, hit_data);
11466 bfd_put_16 (input_bfd, lower_insn, hit_data + 2);
11467 return bfd_reloc_ok;
11468 }
11469 }
11470 /* These relocations needs special care, as besides the fact
11471 they point somewhere in .gotplt, the addend must be
11472 adjusted accordingly depending on the type of instruction
6a631e86 11473 we refer to. */
0855e32b
NS		 11474 else if ((r_type == R_ARM_TLS_GOTDESC) && (tls_type & GOT_TLS_GDESC))
11475 {
11476 unsigned long data, insn;
11477 unsigned thumb;
b38cadfb 11478
0855e32b
NS		 11479 data = bfd_get_32 (input_bfd, hit_data);
11480 thumb = data & 1;
11481 data &= ~1u;
b38cadfb 11482
0855e32b
NS		 11483 if (thumb)
11484 {
11485 insn = bfd_get_16 (input_bfd, contents + rel->r_offset - data);
11486 if ((insn & 0xf000) == 0xf000 || (insn & 0xf800) == 0xe800)
11487 insn = (insn << 16)
11488 | bfd_get_16 (input_bfd,
11489 contents + rel->r_offset - data + 2);
11490 if ((insn & 0xf800c000) == 0xf000c000)
11491 /* bl/blx */
11492 value = -6;
11493 else if ((insn & 0xffffff00) == 0x4400)
11494 /* add */
11495 value = -5;
11496 else
11497 {
11498 (*_bfd_error_handler)
11499 (_("%B(%A+0x%lx):unexpected Thumb instruction '0x%x' referenced by TLS_GOTDESC"),
11500 input_bfd, input_section,
11501 (unsigned long)rel->r_offset, insn);
11502 return bfd_reloc_notsupported;
11503 }
11504 }
11505 else
11506 {
11507 insn = bfd_get_32 (input_bfd, contents + rel->r_offset - data);
11508
11509 switch (insn >> 24)
11510 {
11511 case 0xeb: /* bl */
11512 case 0xfa: /* blx */
11513 value = -4;
11514 break;
11515
11516 case 0xe0: /* add */
11517 value = -8;
11518 break;
b38cadfb 11519
0855e32b
NS		 11520 default:
11521 (*_bfd_error_handler)
11522 (_("%B(%A+0x%lx):unexpected ARM instruction '0x%x' referenced by TLS_GOTDESC"),
11523 input_bfd, input_section,
11524 (unsigned long)rel->r_offset, insn);
11525 return bfd_reloc_notsupported;
11526 }
11527 }
b38cadfb 11528
0855e32b
NS		 11529 value += ((globals->root.sgotplt->output_section->vma
11530 + globals->root.sgotplt->output_offset + off)
11531 - (input_section->output_section->vma
11532 + input_section->output_offset
11533 + rel->r_offset)
11534 + globals->sgotplt_jump_table_size);
11535 }
11536 else
11537 value = ((globals->root.sgot->output_section->vma
11538 + globals->root.sgot->output_offset + off)
11539 - (input_section->output_section->vma
11540 + input_section->output_offset + rel->r_offset));
ba93b8ac
DJ		 11541
11542 return _bfd_final_link_relocate (howto, input_bfd, input_section,
11543 contents, rel->r_offset, value,
00a97672 11544 rel->r_addend);
ba93b8ac
DJ		 11545 }
11546
11547 case R_ARM_TLS_LE32:
3cbc1e5e 11548 if (bfd_link_dll (info))
ba93b8ac
DJ		 11549 {
11550 (*_bfd_error_handler)
11551 (_("%B(%A+0x%lx): R_ARM_TLS_LE32 relocation not permitted in shared object"),
11552 input_bfd, input_section,
11553 (long) rel->r_offset, howto->name);
46691134 11554 return bfd_reloc_notsupported;
ba93b8ac
DJ		 11555 }
11556 else
11557 value = tpoff (info, value);
906e58ca 11558
ba93b8ac 11559 return _bfd_final_link_relocate (howto, input_bfd, input_section,
00a97672
RS		 11560 contents, rel->r_offset, value,
11561 rel->r_addend);
ba93b8ac 11562
319850b4
JB		 11563 case R_ARM_V4BX:
11564 if (globals->fix_v4bx)
845b51d6
PB		 11565 {
11566 bfd_vma insn = bfd_get_32 (input_bfd, hit_data);
319850b4 11567
845b51d6
PB		 11568 /* Ensure that we have a BX instruction. */
11569 BFD_ASSERT ((insn & 0x0ffffff0) == 0x012fff10);
319850b4 11570
845b51d6
PB		 11571 if (globals->fix_v4bx == 2 && (insn & 0xf) != 0xf)
11572 {
11573 /* Branch to veneer. */
11574 bfd_vma glue_addr;
11575 glue_addr = elf32_arm_bx_glue (info, insn & 0xf);
11576 glue_addr -= input_section->output_section->vma
11577 + input_section->output_offset
11578 + rel->r_offset + 8;
11579 insn = (insn & 0xf0000000) | 0x0a000000
11580 | ((glue_addr >> 2) & 0x00ffffff);
11581 }
11582 else
11583 {
11584 /* Preserve Rm (lowest four bits) and the condition code
11585 (highest four bits). Other bits encode MOV PC,Rm. */
11586 insn = (insn & 0xf000000f) | 0x01a0f000;
11587 }
319850b4 11588
845b51d6
PB		 11589 bfd_put_32 (input_bfd, insn, hit_data);
11590 }
319850b4
JB		 11591 return bfd_reloc_ok;
11592
b6895b4f
PB		 11593 case R_ARM_MOVW_ABS_NC:
11594 case R_ARM_MOVT_ABS:
11595 case R_ARM_MOVW_PREL_NC:
11596 case R_ARM_MOVT_PREL:
92f5d02b
MS		 11597 /* Until we properly support segment-base-relative addressing then
11598 we assume the segment base to be zero, as for the group relocations.
11599 Thus R_ARM_MOVW_BREL_NC has the same semantics as R_ARM_MOVW_ABS_NC
11600 and R_ARM_MOVT_BREL has the same semantics as R_ARM_MOVT_ABS. */
11601 case R_ARM_MOVW_BREL_NC:
11602 case R_ARM_MOVW_BREL:
11603 case R_ARM_MOVT_BREL:
b6895b4f
PB		 11604 {
11605 bfd_vma insn = bfd_get_32 (input_bfd, hit_data);
11606
11607 if (globals->use_rel)
11608 {
11609 addend = ((insn >> 4) & 0xf000) | (insn & 0xfff);
39623e12 11610 signed_addend = (addend ^ 0x8000) - 0x8000;
b6895b4f 11611 }
92f5d02b 11612
b6895b4f 11613 value += signed_addend;
b6895b4f
PB		 11614
11615 if (r_type == R_ARM_MOVW_PREL_NC || r_type == R_ARM_MOVT_PREL)
11616 value -= (input_section->output_section->vma
11617 + input_section->output_offset + rel->r_offset);
11618
92f5d02b 11619 if (r_type == R_ARM_MOVW_BREL && value >= 0x10000)
99059e56 11620 return bfd_reloc_overflow;
92f5d02b 11621
35fc36a8 11622 if (branch_type == ST_BRANCH_TO_THUMB)
92f5d02b
MS		 11623 value |= 1;
11624
11625 if (r_type == R_ARM_MOVT_ABS || r_type == R_ARM_MOVT_PREL
99059e56 11626 || r_type == R_ARM_MOVT_BREL)
b6895b4f
PB		 11627 value >>= 16;
11628
11629 insn &= 0xfff0f000;
11630 insn |= value & 0xfff;
11631 insn |= (value & 0xf000) << 4;
11632 bfd_put_32 (input_bfd, insn, hit_data);
11633 }
11634 return bfd_reloc_ok;
11635
11636 case R_ARM_THM_MOVW_ABS_NC:
11637 case R_ARM_THM_MOVT_ABS:
11638 case R_ARM_THM_MOVW_PREL_NC:
11639 case R_ARM_THM_MOVT_PREL:
92f5d02b
MS		 11640 /* Until we properly support segment-base-relative addressing then
11641 we assume the segment base to be zero, as for the above relocations.
11642 Thus R_ARM_THM_MOVW_BREL_NC has the same semantics as
11643 R_ARM_THM_MOVW_ABS_NC and R_ARM_THM_MOVT_BREL has the same semantics
11644 as R_ARM_THM_MOVT_ABS. */
11645 case R_ARM_THM_MOVW_BREL_NC:
11646 case R_ARM_THM_MOVW_BREL:
11647 case R_ARM_THM_MOVT_BREL:
b6895b4f
PB		 11648 {
11649 bfd_vma insn;
906e58ca 11650
b6895b4f
PB		 11651 insn = bfd_get_16 (input_bfd, hit_data) << 16;
11652 insn |= bfd_get_16 (input_bfd, hit_data + 2);
11653
11654 if (globals->use_rel)
11655 {
11656 addend = ((insn >> 4) & 0xf000)
11657 | ((insn >> 15) & 0x0800)
11658 | ((insn >> 4) & 0x0700)
11659 | (insn & 0x00ff);
39623e12 11660 signed_addend = (addend ^ 0x8000) - 0x8000;
b6895b4f 11661 }
92f5d02b 11662
b6895b4f 11663 value += signed_addend;
b6895b4f
PB		 11664
11665 if (r_type == R_ARM_THM_MOVW_PREL_NC || r_type == R_ARM_THM_MOVT_PREL)
11666 value -= (input_section->output_section->vma
11667 + input_section->output_offset + rel->r_offset);
11668
92f5d02b 11669 if (r_type == R_ARM_THM_MOVW_BREL && value >= 0x10000)
99059e56 11670 return bfd_reloc_overflow;
92f5d02b 11671
35fc36a8 11672 if (branch_type == ST_BRANCH_TO_THUMB)
92f5d02b
MS		 11673 value |= 1;
11674
11675 if (r_type == R_ARM_THM_MOVT_ABS || r_type == R_ARM_THM_MOVT_PREL
99059e56 11676 || r_type == R_ARM_THM_MOVT_BREL)
b6895b4f
PB		 11677 value >>= 16;
11678
11679 insn &= 0xfbf08f00;
11680 insn |= (value & 0xf000) << 4;
11681 insn |= (value & 0x0800) << 15;
11682 insn |= (value & 0x0700) << 4;
11683 insn |= (value & 0x00ff);
11684
11685 bfd_put_16 (input_bfd, insn >> 16, hit_data);
11686 bfd_put_16 (input_bfd, insn & 0xffff, hit_data + 2);
11687 }
11688 return bfd_reloc_ok;
11689
4962c51a
MS		 11690 case R_ARM_ALU_PC_G0_NC:
11691 case R_ARM_ALU_PC_G1_NC:
11692 case R_ARM_ALU_PC_G0:
11693 case R_ARM_ALU_PC_G1:
11694 case R_ARM_ALU_PC_G2:
11695 case R_ARM_ALU_SB_G0_NC:
11696 case R_ARM_ALU_SB_G1_NC:
11697 case R_ARM_ALU_SB_G0:
11698 case R_ARM_ALU_SB_G1:
11699 case R_ARM_ALU_SB_G2:
11700 {
11701 bfd_vma insn = bfd_get_32 (input_bfd, hit_data);
99059e56 11702 bfd_vma pc = input_section->output_section->vma
4962c51a 11703 + input_section->output_offset + rel->r_offset;
31a91d61 11704 /* sb is the origin of the *segment* containing the symbol. */
62c34db3 11705 bfd_vma sb = sym_sec ? sym_sec->output_section->vma : 0;
99059e56
RM		 11706 bfd_vma residual;
11707 bfd_vma g_n;
4962c51a 11708 bfd_signed_vma signed_value;
99059e56
RM		 11709 int group = 0;
11710
11711 /* Determine which group of bits to select. */
11712 switch (r_type)
11713 {
11714 case R_ARM_ALU_PC_G0_NC:
11715 case R_ARM_ALU_PC_G0:
11716 case R_ARM_ALU_SB_G0_NC:
11717 case R_ARM_ALU_SB_G0:
11718 group = 0;
11719 break;
11720
11721 case R_ARM_ALU_PC_G1_NC:
11722 case R_ARM_ALU_PC_G1:
11723 case R_ARM_ALU_SB_G1_NC:
11724 case R_ARM_ALU_SB_G1:
11725 group = 1;
11726 break;
11727
11728 case R_ARM_ALU_PC_G2:
11729 case R_ARM_ALU_SB_G2:
11730 group = 2;
11731 break;
11732
11733 default:
11734 abort ();
11735 }
11736
11737 /* If REL, extract the addend from the insn. If RELA, it will
11738 have already been fetched for us. */
4962c51a 11739 if (globals->use_rel)
99059e56
RM		 11740 {
11741 int negative;
11742 bfd_vma constant = insn & 0xff;
11743 bfd_vma rotation = (insn & 0xf00) >> 8;
11744
11745 if (rotation == 0)
11746 signed_addend = constant;
11747 else
11748 {
11749 /* Compensate for the fact that in the instruction, the
11750 rotation is stored in multiples of 2 bits. */
11751 rotation *= 2;
11752
11753 /* Rotate "constant" right by "rotation" bits. */
11754 signed_addend = (constant >> rotation) |
11755 (constant << (8 * sizeof (bfd_vma) - rotation));
11756 }
11757
11758 /* Determine if the instruction is an ADD or a SUB.
11759 (For REL, this determines the sign of the addend.) */
11760 negative = identify_add_or_sub (insn);
11761 if (negative == 0)
11762 {
11763 (*_bfd_error_handler)
11764 (_("%B(%A+0x%lx): Only ADD or SUB instructions are allowed for ALU group relocations"),
11765 input_bfd, input_section,
11766 (long) rel->r_offset, howto->name);
11767 return bfd_reloc_overflow;
11768 }
11769
11770 signed_addend *= negative;
11771 }
4962c51a
MS		 11772
11773 /* Compute the value (X) to go in the place. */
99059e56
RM		 11774 if (r_type == R_ARM_ALU_PC_G0_NC
11775 || r_type == R_ARM_ALU_PC_G1_NC
11776 || r_type == R_ARM_ALU_PC_G0
11777 || r_type == R_ARM_ALU_PC_G1
11778 || r_type == R_ARM_ALU_PC_G2)
11779 /* PC relative. */
11780 signed_value = value - pc + signed_addend;
11781 else
11782 /* Section base relative. */
11783 signed_value = value - sb + signed_addend;
11784
11785 /* If the target symbol is a Thumb function, then set the
11786 Thumb bit in the address. */
35fc36a8 11787 if (branch_type == ST_BRANCH_TO_THUMB)
4962c51a
MS		 11788 signed_value |= 1;
11789
99059e56
RM		 11790 /* Calculate the value of the relevant G_n, in encoded
11791 constant-with-rotation format. */
b6518b38
NC		 11792 g_n = calculate_group_reloc_mask (signed_value < 0 ? - signed_value : signed_value,
11793 group, &residual);
99059e56
RM		 11794
11795 /* Check for overflow if required. */
11796 if ((r_type == R_ARM_ALU_PC_G0
11797 || r_type == R_ARM_ALU_PC_G1
11798 || r_type == R_ARM_ALU_PC_G2
11799 || r_type == R_ARM_ALU_SB_G0
11800 || r_type == R_ARM_ALU_SB_G1
11801 || r_type == R_ARM_ALU_SB_G2) && residual != 0)
11802 {
11803 (*_bfd_error_handler)
11804 (_("%B(%A+0x%lx): Overflow whilst splitting 0x%lx for group relocation %s"),
11805 input_bfd, input_section,
b6518b38
NC		 11806 (long) rel->r_offset, signed_value < 0 ? - signed_value : signed_value,
11807 howto->name);
99059e56
RM		 11808 return bfd_reloc_overflow;
11809 }
11810
11811 /* Mask out the value and the ADD/SUB part of the opcode; take care
11812 not to destroy the S bit. */
11813 insn &= 0xff1ff000;
11814
11815 /* Set the opcode according to whether the value to go in the
11816 place is negative. */
11817 if (signed_value < 0)
11818 insn |= 1 << 22;
11819 else
11820 insn |= 1 << 23;
11821
11822 /* Encode the offset. */
11823 insn |= g_n;
4962c51a
MS		 11824
11825 bfd_put_32 (input_bfd, insn, hit_data);
11826 }
11827 return bfd_reloc_ok;
11828
11829 case R_ARM_LDR_PC_G0:
11830 case R_ARM_LDR_PC_G1:
11831 case R_ARM_LDR_PC_G2:
11832 case R_ARM_LDR_SB_G0:
11833 case R_ARM_LDR_SB_G1:
11834 case R_ARM_LDR_SB_G2:
11835 {
11836 bfd_vma insn = bfd_get_32 (input_bfd, hit_data);
99059e56 11837 bfd_vma pc = input_section->output_section->vma
4962c51a 11838 + input_section->output_offset + rel->r_offset;
31a91d61 11839 /* sb is the origin of the *segment* containing the symbol. */
62c34db3 11840 bfd_vma sb = sym_sec ? sym_sec->output_section->vma : 0;
99059e56 11841 bfd_vma residual;
4962c51a 11842 bfd_signed_vma signed_value;
99059e56
RM		 11843 int group = 0;
11844
11845 /* Determine which groups of bits to calculate. */
11846 switch (r_type)
11847 {
11848 case R_ARM_LDR_PC_G0:
11849 case R_ARM_LDR_SB_G0:
11850 group = 0;
11851 break;
11852
11853 case R_ARM_LDR_PC_G1:
11854 case R_ARM_LDR_SB_G1:
11855 group = 1;
11856 break;
11857
11858 case R_ARM_LDR_PC_G2:
11859 case R_ARM_LDR_SB_G2:
11860 group = 2;
11861 break;
11862
11863 default:
11864 abort ();
11865 }
11866
11867 /* If REL, extract the addend from the insn. If RELA, it will
11868 have already been fetched for us. */
4962c51a 11869 if (globals->use_rel)
99059e56
RM		 11870 {
11871 int negative = (insn & (1 << 23)) ? 1 : -1;
11872 signed_addend = negative * (insn & 0xfff);
11873 }
4962c51a
MS		 11874
11875 /* Compute the value (X) to go in the place. */
99059e56
RM		 11876 if (r_type == R_ARM_LDR_PC_G0
11877 || r_type == R_ARM_LDR_PC_G1
11878 || r_type == R_ARM_LDR_PC_G2)
11879 /* PC relative. */
11880 signed_value = value - pc + signed_addend;
11881 else
11882 /* Section base relative. */
11883 signed_value = value - sb + signed_addend;
11884
11885 /* Calculate the value of the relevant G_{n-1} to obtain
11886 the residual at that stage. */
b6518b38
NC		 11887 calculate_group_reloc_mask (signed_value < 0 ? - signed_value : signed_value,
11888 group - 1, &residual);
99059e56
RM		 11889
11890 /* Check for overflow. */
11891 if (residual >= 0x1000)
11892 {
11893 (*_bfd_error_handler)
11894 (_("%B(%A+0x%lx): Overflow whilst splitting 0x%lx for group relocation %s"),
b6518b38
NC		 11895 input_bfd, input_section,
11896 (long) rel->r_offset, labs (signed_value), howto->name);
99059e56
RM		 11897 return bfd_reloc_overflow;
11898 }
11899
11900 /* Mask out the value and U bit. */
11901 insn &= 0xff7ff000;
11902
11903 /* Set the U bit if the value to go in the place is non-negative. */
11904 if (signed_value >= 0)
11905 insn |= 1 << 23;
11906
11907 /* Encode the offset. */
11908 insn |= residual;
4962c51a
MS		 11909
11910 bfd_put_32 (input_bfd, insn, hit_data);
11911 }
11912 return bfd_reloc_ok;
11913
11914 case R_ARM_LDRS_PC_G0:
11915 case R_ARM_LDRS_PC_G1:
11916 case R_ARM_LDRS_PC_G2:
11917 case R_ARM_LDRS_SB_G0:
11918 case R_ARM_LDRS_SB_G1:
11919 case R_ARM_LDRS_SB_G2:
11920 {
11921 bfd_vma insn = bfd_get_32 (input_bfd, hit_data);
99059e56 11922 bfd_vma pc = input_section->output_section->vma
4962c51a 11923 + input_section->output_offset + rel->r_offset;
31a91d61 11924 /* sb is the origin of the *segment* containing the symbol. */
62c34db3 11925 bfd_vma sb = sym_sec ? sym_sec->output_section->vma : 0;
99059e56 11926 bfd_vma residual;
4962c51a 11927 bfd_signed_vma signed_value;
99059e56
RM		 11928 int group = 0;
11929
11930 /* Determine which groups of bits to calculate. */
11931 switch (r_type)
11932 {
11933 case R_ARM_LDRS_PC_G0:
11934 case R_ARM_LDRS_SB_G0:
11935 group = 0;
11936 break;
11937
11938 case R_ARM_LDRS_PC_G1:
11939 case R_ARM_LDRS_SB_G1:
11940 group = 1;
11941 break;
11942
11943 case R_ARM_LDRS_PC_G2:
11944 case R_ARM_LDRS_SB_G2:
11945 group = 2;
11946 break;
11947
11948 default:
11949 abort ();
11950 }
11951
11952 /* If REL, extract the addend from the insn. If RELA, it will
11953 have already been fetched for us. */
4962c51a 11954 if (globals->use_rel)
99059e56
RM		 11955 {
11956 int negative = (insn & (1 << 23)) ? 1 : -1;
11957 signed_addend = negative * (((insn & 0xf00) >> 4) + (insn & 0xf));
11958 }
4962c51a
MS		 11959
11960 /* Compute the value (X) to go in the place. */
99059e56
RM		 11961 if (r_type == R_ARM_LDRS_PC_G0
11962 || r_type == R_ARM_LDRS_PC_G1
11963 || r_type == R_ARM_LDRS_PC_G2)
11964 /* PC relative. */
11965 signed_value = value - pc + signed_addend;
11966 else
11967 /* Section base relative. */
11968 signed_value = value - sb + signed_addend;
11969
11970 /* Calculate the value of the relevant G_{n-1} to obtain
11971 the residual at that stage. */
b6518b38
NC		 11972 calculate_group_reloc_mask (signed_value < 0 ? - signed_value : signed_value,
11973 group - 1, &residual);
99059e56
RM		 11974
11975 /* Check for overflow. */
11976 if (residual >= 0x100)
11977 {
11978 (*_bfd_error_handler)
11979 (_("%B(%A+0x%lx): Overflow whilst splitting 0x%lx for group relocation %s"),
b6518b38
NC		 11980 input_bfd, input_section,
11981 (long) rel->r_offset, labs (signed_value), howto->name);
99059e56
RM		 11982 return bfd_reloc_overflow;
11983 }
11984
11985 /* Mask out the value and U bit. */
11986 insn &= 0xff7ff0f0;
11987
11988 /* Set the U bit if the value to go in the place is non-negative. */
11989 if (signed_value >= 0)
11990 insn |= 1 << 23;
11991
11992 /* Encode the offset. */
11993 insn |= ((residual & 0xf0) << 4) | (residual & 0xf);
4962c51a
MS		 11994
11995 bfd_put_32 (input_bfd, insn, hit_data);
11996 }
11997 return bfd_reloc_ok;
11998
11999 case R_ARM_LDC_PC_G0:
12000 case R_ARM_LDC_PC_G1:
12001 case R_ARM_LDC_PC_G2:
12002 case R_ARM_LDC_SB_G0:
12003 case R_ARM_LDC_SB_G1:
12004 case R_ARM_LDC_SB_G2:
12005 {
12006 bfd_vma insn = bfd_get_32 (input_bfd, hit_data);
99059e56 12007 bfd_vma pc = input_section->output_section->vma
4962c51a 12008 + input_section->output_offset + rel->r_offset;
31a91d61 12009 /* sb is the origin of the *segment* containing the symbol. */
62c34db3 12010 bfd_vma sb = sym_sec ? sym_sec->output_section->vma : 0;
99059e56 12011 bfd_vma residual;
4962c51a 12012 bfd_signed_vma signed_value;
99059e56
RM		 12013 int group = 0;
12014
12015 /* Determine which groups of bits to calculate. */
12016 switch (r_type)
12017 {
12018 case R_ARM_LDC_PC_G0:
12019 case R_ARM_LDC_SB_G0:
12020 group = 0;
12021 break;
12022
12023 case R_ARM_LDC_PC_G1:
12024 case R_ARM_LDC_SB_G1:
12025 group = 1;
12026 break;
12027
12028 case R_ARM_LDC_PC_G2:
12029 case R_ARM_LDC_SB_G2:
12030 group = 2;
12031 break;
12032
12033 default:
12034 abort ();
12035 }
12036
12037 /* If REL, extract the addend from the insn. If RELA, it will
12038 have already been fetched for us. */
4962c51a 12039 if (globals->use_rel)
99059e56
RM		 12040 {
12041 int negative = (insn & (1 << 23)) ? 1 : -1;
12042 signed_addend = negative * ((insn & 0xff) << 2);
12043 }
4962c51a
MS		 12044
12045 /* Compute the value (X) to go in the place. */
99059e56
RM		 12046 if (r_type == R_ARM_LDC_PC_G0
12047 || r_type == R_ARM_LDC_PC_G1
12048 || r_type == R_ARM_LDC_PC_G2)
12049 /* PC relative. */
12050 signed_value = value - pc + signed_addend;
12051 else
12052 /* Section base relative. */
12053 signed_value = value - sb + signed_addend;
12054
12055 /* Calculate the value of the relevant G_{n-1} to obtain
12056 the residual at that stage. */
b6518b38
NC		 12057 calculate_group_reloc_mask (signed_value < 0 ? - signed_value : signed_value,
12058 group - 1, &residual);
99059e56
RM		 12059
12060 /* Check for overflow. (The absolute value to go in the place must be
12061 divisible by four and, after having been divided by four, must
12062 fit in eight bits.) */
12063 if ((residual & 0x3) != 0 || residual >= 0x400)
12064 {
12065 (*_bfd_error_handler)
12066 (_("%B(%A+0x%lx): Overflow whilst splitting 0x%lx for group relocation %s"),
12067 input_bfd, input_section,
b6518b38 12068 (long) rel->r_offset, labs (signed_value), howto->name);
99059e56
RM		 12069 return bfd_reloc_overflow;
12070 }
12071
12072 /* Mask out the value and U bit. */
12073 insn &= 0xff7fff00;
12074
12075 /* Set the U bit if the value to go in the place is non-negative. */
12076 if (signed_value >= 0)
12077 insn |= 1 << 23;
12078
12079 /* Encode the offset. */
12080 insn |= residual >> 2;
4962c51a
MS		 12081
12082 bfd_put_32 (input_bfd, insn, hit_data);
12083 }
12084 return bfd_reloc_ok;
12085
72d98d16
MG		 12086 case R_ARM_THM_ALU_ABS_G0_NC:
12087 case R_ARM_THM_ALU_ABS_G1_NC:
12088 case R_ARM_THM_ALU_ABS_G2_NC:
12089 case R_ARM_THM_ALU_ABS_G3_NC:
12090 {
12091 const int shift_array[4] = {0, 8, 16, 24};
12092 bfd_vma insn = bfd_get_16 (input_bfd, hit_data);
12093 bfd_vma addr = value;
12094 int shift = shift_array[r_type - R_ARM_THM_ALU_ABS_G0_NC];
12095
12096 /* Compute address. */
12097 if (globals->use_rel)
12098 signed_addend = insn & 0xff;
12099 addr += signed_addend;
12100 if (branch_type == ST_BRANCH_TO_THUMB)
12101 addr |= 1;
12102 /* Clean imm8 insn. */
12103 insn &= 0xff00;
12104 /* And update with correct part of address. */
12105 insn |= (addr >> shift) & 0xff;
12106 /* Update insn. */
12107 bfd_put_16 (input_bfd, insn, hit_data);
12108 }
12109
12110 *unresolved_reloc_p = FALSE;
12111 return bfd_reloc_ok;
12112
252b5132
RH		 12113 default:
12114 return bfd_reloc_notsupported;
12115 }
12116}
12117
98c1d4aa
NC		 12118/* Add INCREMENT to the reloc (of type HOWTO) at ADDRESS. */
12119static void
57e8b36a
NC		 12120arm_add_to_rel (bfd * abfd,
12121 bfd_byte * address,
12122 reloc_howto_type * howto,
12123 bfd_signed_vma increment)
98c1d4aa 12124{
98c1d4aa
NC		 12125 bfd_signed_vma addend;
12126
bd97cb95
DJ		 12127 if (howto->type == R_ARM_THM_CALL
12128 || howto->type == R_ARM_THM_JUMP24)
98c1d4aa 12129 {
9a5aca8c
AM		 12130 int upper_insn, lower_insn;
12131 int upper, lower;
98c1d4aa 12132
9a5aca8c
AM		 12133 upper_insn = bfd_get_16 (abfd, address);
12134 lower_insn = bfd_get_16 (abfd, address + 2);
12135 upper = upper_insn & 0x7ff;
12136 lower = lower_insn & 0x7ff;
12137
12138 addend = (upper << 12) | (lower << 1);
ddda4409 12139 addend += increment;
9a5aca8c 12140 addend >>= 1;
98c1d4aa 12141
9a5aca8c
AM		 12142 upper_insn = (upper_insn & 0xf800) | ((addend >> 11) & 0x7ff);
12143 lower_insn = (lower_insn & 0xf800) | (addend & 0x7ff);
12144
dc810e39
AM		 12145 bfd_put_16 (abfd, (bfd_vma) upper_insn, address);
12146 bfd_put_16 (abfd, (bfd_vma) lower_insn, address + 2);
9a5aca8c
AM		 12147 }
12148 else
12149 {
12150 bfd_vma contents;
12151
12152 contents = bfd_get_32 (abfd, address);
12153
12154 /* Get the (signed) value from the instruction. */
12155 addend = contents & howto->src_mask;
12156 if (addend & ((howto->src_mask + 1) >> 1))
12157 {
12158 bfd_signed_vma mask;
12159
12160 mask = -1;
12161 mask &= ~ howto->src_mask;
12162 addend |= mask;
12163 }
12164
12165 /* Add in the increment, (which is a byte value). */
12166 switch (howto->type)
12167 {
12168 default:
12169 addend += increment;
12170 break;
12171
12172 case R_ARM_PC24:
c6596c5e 12173 case R_ARM_PLT32:
5b5bb741
PB		 12174 case R_ARM_CALL:
12175 case R_ARM_JUMP24:
9a5aca8c 12176 addend <<= howto->size;
dc810e39 12177 addend += increment;
9a5aca8c
AM		 12178
12179 /* Should we check for overflow here ? */
12180
12181 /* Drop any undesired bits. */
12182 addend >>= howto->rightshift;
12183 break;
12184 }
12185
12186 contents = (contents & ~ howto->dst_mask) | (addend & howto->dst_mask);
12187
12188 bfd_put_32 (abfd, contents, address);
ddda4409 12189 }
98c1d4aa 12190}
252b5132 12191
ba93b8ac
DJ		 12192#define IS_ARM_TLS_RELOC(R_TYPE) \
12193 ((R_TYPE) == R_ARM_TLS_GD32 \
12194 || (R_TYPE) == R_ARM_TLS_LDO32 \
12195 || (R_TYPE) == R_ARM_TLS_LDM32 \
12196 || (R_TYPE) == R_ARM_TLS_DTPOFF32 \
12197 || (R_TYPE) == R_ARM_TLS_DTPMOD32 \
12198 || (R_TYPE) == R_ARM_TLS_TPOFF32 \
12199 || (R_TYPE) == R_ARM_TLS_LE32 \
0855e32b
NS		 12200 || (R_TYPE) == R_ARM_TLS_IE32 \
12201 || IS_ARM_TLS_GNU_RELOC (R_TYPE))
12202
12203/* Specific set of relocations for the gnu tls dialect. */
12204#define IS_ARM_TLS_GNU_RELOC(R_TYPE) \
12205 ((R_TYPE) == R_ARM_TLS_GOTDESC \
12206 || (R_TYPE) == R_ARM_TLS_CALL \
12207 || (R_TYPE) == R_ARM_THM_TLS_CALL \
12208 || (R_TYPE) == R_ARM_TLS_DESCSEQ \
12209 || (R_TYPE) == R_ARM_THM_TLS_DESCSEQ)
ba93b8ac 12210
252b5132 12211/* Relocate an ARM ELF section. */
906e58ca 12212
b34976b6 12213static bfd_boolean
57e8b36a
NC		 12214elf32_arm_relocate_section (bfd * output_bfd,
12215 struct bfd_link_info * info,
12216 bfd * input_bfd,
12217 asection * input_section,
12218 bfd_byte * contents,
12219 Elf_Internal_Rela * relocs,
12220 Elf_Internal_Sym * local_syms,
12221 asection ** local_sections)
252b5132 12222{
b34976b6
AM		 12223 Elf_Internal_Shdr *symtab_hdr;
12224 struct elf_link_hash_entry **sym_hashes;
12225 Elf_Internal_Rela *rel;
12226 Elf_Internal_Rela *relend;
12227 const char *name;
b32d3aa2 12228 struct elf32_arm_link_hash_table * globals;
252b5132 12229
4e7fd91e 12230 globals = elf32_arm_hash_table (info);
4dfe6ac6
NC		 12231 if (globals == NULL)
12232 return FALSE;
b491616a 12233
0ffa91dd 12234 symtab_hdr = & elf_symtab_hdr (input_bfd);
252b5132
RH		 12235 sym_hashes = elf_sym_hashes (input_bfd);
12236
12237 rel = relocs;
12238 relend = relocs + input_section->reloc_count;
12239 for (; rel < relend; rel++)
12240 {
ba96a88f
NC		 12241 int r_type;
12242 reloc_howto_type * howto;
12243 unsigned long r_symndx;
12244 Elf_Internal_Sym * sym;
12245 asection * sec;
252b5132 12246 struct elf_link_hash_entry * h;
ba96a88f
NC		 12247 bfd_vma relocation;
12248 bfd_reloc_status_type r;
12249 arelent bfd_reloc;
ba93b8ac 12250 char sym_type;
0945cdfd 12251 bfd_boolean unresolved_reloc = FALSE;
f2a9dd69 12252 char *error_message = NULL;
f21f3fe0 12253
252b5132 12254 r_symndx = ELF32_R_SYM (rel->r_info);
ba96a88f 12255 r_type = ELF32_R_TYPE (rel->r_info);
b32d3aa2 12256 r_type = arm_real_reloc_type (globals, r_type);
252b5132 12257
ba96a88f 12258 if ( r_type == R_ARM_GNU_VTENTRY
99059e56
RM		 12259 || r_type == R_ARM_GNU_VTINHERIT)
12260 continue;
252b5132 12261
b32d3aa2 12262 bfd_reloc.howto = elf32_arm_howto_from_type (r_type);
ba96a88f 12263 howto = bfd_reloc.howto;
252b5132 12264
252b5132
RH		 12265 h = NULL;
12266 sym = NULL;
12267 sec = NULL;
9b485d32 12268
252b5132
RH		 12269 if (r_symndx < symtab_hdr->sh_info)
12270 {
12271 sym = local_syms + r_symndx;
ba93b8ac 12272 sym_type = ELF32_ST_TYPE (sym->st_info);
252b5132 12273 sec = local_sections[r_symndx];
ffcb4889
NS		 12274
12275 /* An object file might have a reference to a local
12276 undefined symbol. This is a daft object file, but we
12277 should at least do something about it. V4BX & NONE
12278 relocations do not use the symbol and are explicitly
77b4f08f
TS		 12279 allowed to use the undefined symbol, so allow those.
12280 Likewise for relocations against STN_UNDEF. */
ffcb4889
NS		 12281 if (r_type != R_ARM_V4BX
12282 && r_type != R_ARM_NONE
77b4f08f 12283 && r_symndx != STN_UNDEF
ffcb4889
NS		 12284 && bfd_is_und_section (sec)
12285 && ELF_ST_BIND (sym->st_info) != STB_WEAK)
1a72702b
AM		 12286 (*info->callbacks->undefined_symbol)
12287 (info, bfd_elf_string_from_elf_section
12288 (input_bfd, symtab_hdr->sh_link, sym->st_name),
12289 input_bfd, input_section,
12290 rel->r_offset, TRUE);
b38cadfb 12291
4e7fd91e 12292 if (globals->use_rel)
f8df10f4 12293 {
4e7fd91e
PB		 12294 relocation = (sec->output_section->vma
12295 + sec->output_offset
12296 + sym->st_value);
0e1862bb 12297 if (!bfd_link_relocatable (info)
ab96bf03
AM		 12298 && (sec->flags & SEC_MERGE)
12299 && ELF_ST_TYPE (sym->st_info) == STT_SECTION)
f8df10f4 12300 {
4e7fd91e
PB		 12301 asection *msec;
12302 bfd_vma addend, value;
12303
39623e12 12304 switch (r_type)
4e7fd91e 12305 {
39623e12
PB		 12306 case R_ARM_MOVW_ABS_NC:
12307 case R_ARM_MOVT_ABS:
12308 value = bfd_get_32 (input_bfd, contents + rel->r_offset);
12309 addend = ((value & 0xf0000) >> 4) | (value & 0xfff);
12310 addend = (addend ^ 0x8000) - 0x8000;
12311 break;
f8df10f4 12312
39623e12
PB		 12313 case R_ARM_THM_MOVW_ABS_NC:
12314 case R_ARM_THM_MOVT_ABS:
12315 value = bfd_get_16 (input_bfd, contents + rel->r_offset)
12316 << 16;
12317 value |= bfd_get_16 (input_bfd,
12318 contents + rel->r_offset + 2);
12319 addend = ((value & 0xf7000) >> 4) | (value & 0xff)
12320 | ((value & 0x04000000) >> 15);
12321 addend = (addend ^ 0x8000) - 0x8000;
12322 break;
f8df10f4 12323
39623e12
PB		 12324 default:
12325 if (howto->rightshift
12326 || (howto->src_mask & (howto->src_mask + 1)))
12327 {
12328 (*_bfd_error_handler)
12329 (_("%B(%A+0x%lx): %s relocation against SEC_MERGE section"),
12330 input_bfd, input_section,
12331 (long) rel->r_offset, howto->name);
12332 return FALSE;
12333 }
12334
12335 value = bfd_get_32 (input_bfd, contents + rel->r_offset);
12336
12337 /* Get the (signed) value from the instruction. */
12338 addend = value & howto->src_mask;
12339 if (addend & ((howto->src_mask + 1) >> 1))
12340 {
12341 bfd_signed_vma mask;
12342
12343 mask = -1;
12344 mask &= ~ howto->src_mask;
12345 addend |= mask;
12346 }
12347 break;
4e7fd91e 12348 }
39623e12 12349
4e7fd91e
PB		 12350 msec = sec;
12351 addend =
12352 _bfd_elf_rel_local_sym (output_bfd, sym, &msec, addend)
12353 - relocation;
12354 addend += msec->output_section->vma + msec->output_offset;
39623e12 12355
cc643b88 12356 /* Cases here must match those in the preceding
39623e12
PB		 12357 switch statement. */
12358 switch (r_type)
12359 {
12360 case R_ARM_MOVW_ABS_NC:
12361 case R_ARM_MOVT_ABS:
12362 value = (value & 0xfff0f000) | ((addend & 0xf000) << 4)
12363 | (addend & 0xfff);
12364 bfd_put_32 (input_bfd, value, contents + rel->r_offset);
12365 break;
12366
12367 case R_ARM_THM_MOVW_ABS_NC:
12368 case R_ARM_THM_MOVT_ABS:
12369 value = (value & 0xfbf08f00) | ((addend & 0xf700) << 4)
12370 | (addend & 0xff) | ((addend & 0x0800) << 15);
12371 bfd_put_16 (input_bfd, value >> 16,
12372 contents + rel->r_offset);
12373 bfd_put_16 (input_bfd, value,
12374 contents + rel->r_offset + 2);
12375 break;
12376
12377 default:
12378 value = (value & ~ howto->dst_mask)
12379 | (addend & howto->dst_mask);
12380 bfd_put_32 (input_bfd, value, contents + rel->r_offset);
12381 break;
12382 }
f8df10f4 12383 }
f8df10f4 12384 }
4e7fd91e
PB		 12385 else
12386 relocation = _bfd_elf_rela_local_sym (output_bfd, sym, &sec, rel);
252b5132
RH		 12387 }
12388 else
12389 {
62d887d4 12390 bfd_boolean warned, ignored;
560e09e9 12391
b2a8e766
AM		 12392 RELOC_FOR_GLOBAL_SYMBOL (info, input_bfd, input_section, rel,
12393 r_symndx, symtab_hdr, sym_hashes,
12394 h, sec, relocation,
62d887d4 12395 unresolved_reloc, warned, ignored);
ba93b8ac
DJ		 12396
12397 sym_type = h->type;
252b5132
RH		 12398 }
12399
dbaa2011 12400 if (sec != NULL && discarded_section (sec))
e4067dbb 12401 RELOC_AGAINST_DISCARDED_SECTION (info, input_bfd, input_section,
545fd46b 12402 rel, 1, relend, howto, 0, contents);
ab96bf03 12403
0e1862bb 12404 if (bfd_link_relocatable (info))
ab96bf03
AM		 12405 {
12406 /* This is a relocatable link. We don't have to change
12407 anything, unless the reloc is against a section symbol,
12408 in which case we have to adjust according to where the
12409 section symbol winds up in the output section. */
12410 if (sym != NULL && ELF_ST_TYPE (sym->st_info) == STT_SECTION)
12411 {
12412 if (globals->use_rel)
12413 arm_add_to_rel (input_bfd, contents + rel->r_offset,
12414 howto, (bfd_signed_vma) sec->output_offset);
12415 else
12416 rel->r_addend += sec->output_offset;
12417 }
12418 continue;
12419 }
12420
252b5132
RH		 12421 if (h != NULL)
12422 name = h->root.root.string;
12423 else
12424 {
12425 name = (bfd_elf_string_from_elf_section
12426 (input_bfd, symtab_hdr->sh_link, sym->st_name));
12427 if (name == NULL || *name == '\0')
12428 name = bfd_section_name (input_bfd, sec);
12429 }
f21f3fe0 12430
cf35638d 12431 if (r_symndx != STN_UNDEF
ba93b8ac
DJ		 12432 && r_type != R_ARM_NONE
12433 && (h == NULL
12434 || h->root.type == bfd_link_hash_defined
12435 || h->root.type == bfd_link_hash_defweak)
12436 && IS_ARM_TLS_RELOC (r_type) != (sym_type == STT_TLS))
12437 {
12438 (*_bfd_error_handler)
12439 ((sym_type == STT_TLS
12440 ? _("%B(%A+0x%lx): %s used with TLS symbol %s")
12441 : _("%B(%A+0x%lx): %s used with non-TLS symbol %s")),
12442 input_bfd,
12443 input_section,
12444 (long) rel->r_offset,
12445 howto->name,
12446 name);
12447 }
12448
0855e32b 12449 /* We call elf32_arm_final_link_relocate unless we're completely
99059e56
RM		 12450 done, i.e., the relaxation produced the final output we want,
12451 and we won't let anybody mess with it. Also, we have to do
12452 addend adjustments in case of a R_ARM_TLS_GOTDESC relocation
6a631e86 12453 both in relaxed and non-relaxed cases. */
39d911fc
TP		 12454 if ((elf32_arm_tls_transition (info, r_type, h) != (unsigned)r_type)
12455 || (IS_ARM_TLS_GNU_RELOC (r_type)
12456 && !((h ? elf32_arm_hash_entry (h)->tls_type :
12457 elf32_arm_local_got_tls_type (input_bfd)[r_symndx])
12458 & GOT_TLS_GDESC)))
12459 {
12460 r = elf32_arm_tls_relax (globals, input_bfd, input_section,
12461 contents, rel, h == NULL);
12462 /* This may have been marked unresolved because it came from
12463 a shared library. But we've just dealt with that. */
12464 unresolved_reloc = 0;
12465 }
12466 else
12467 r = bfd_reloc_continue;
b38cadfb 12468
39d911fc
TP		 12469 if (r == bfd_reloc_continue)
12470 {
12471 unsigned char branch_type =
12472 h ? ARM_GET_SYM_BRANCH_TYPE (h->target_internal)
12473 : ARM_GET_SYM_BRANCH_TYPE (sym->st_target_internal);
12474
12475 r = elf32_arm_final_link_relocate (howto, input_bfd, output_bfd,
12476 input_section, contents, rel,
12477 relocation, info, sec, name,
12478 sym_type, branch_type, h,
12479 &unresolved_reloc,
12480 &error_message);
12481 }
0945cdfd
DJ		 12482
12483 /* Dynamic relocs are not propagated for SEC_DEBUGGING sections
12484 because such sections are not SEC_ALLOC and thus ld.so will
12485 not process them. */
12486 if (unresolved_reloc
99059e56
RM		 12487 && !((input_section->flags & SEC_DEBUGGING) != 0
12488 && h->def_dynamic)
1d5316ab
AM		 12489 && _bfd_elf_section_offset (output_bfd, info, input_section,
12490 rel->r_offset) != (bfd_vma) -1)
0945cdfd
DJ		 12491 {
12492 (*_bfd_error_handler)
843fe662
L		 12493 (_("%B(%A+0x%lx): unresolvable %s relocation against symbol `%s'"),
12494 input_bfd,
12495 input_section,
12496 (long) rel->r_offset,
12497 howto->name,
12498 h->root.root.string);
0945cdfd
DJ		 12499 return FALSE;
12500 }
252b5132
RH		 12501
12502 if (r != bfd_reloc_ok)
12503 {
252b5132
RH		 12504 switch (r)
12505 {
12506 case bfd_reloc_overflow:
cf919dfd
PB		 12507 /* If the overflowing reloc was to an undefined symbol,
12508 we have already printed one error message and there
12509 is no point complaining again. */
1a72702b
AM		 12510 if (!h || h->root.type != bfd_link_hash_undefined)
12511 (*info->callbacks->reloc_overflow)
12512 (info, (h ? &h->root : NULL), name, howto->name,
12513 (bfd_vma) 0, input_bfd, input_section, rel->r_offset);
252b5132
RH		 12514 break;
12515
12516 case bfd_reloc_undefined:
1a72702b
AM		 12517 (*info->callbacks->undefined_symbol)
12518 (info, name, input_bfd, input_section, rel->r_offset, TRUE);
252b5132
RH		 12519 break;
12520
12521 case bfd_reloc_outofrange:
f2a9dd69 12522 error_message = _("out of range");
252b5132
RH		 12523 goto common_error;
12524
12525 case bfd_reloc_notsupported:
f2a9dd69 12526 error_message = _("unsupported relocation");
252b5132
RH		 12527 goto common_error;
12528
12529 case bfd_reloc_dangerous:
f2a9dd69 12530 /* error_message should already be set. */
252b5132
RH		 12531 goto common_error;
12532
12533 default:
f2a9dd69 12534 error_message = _("unknown error");
8029a119 12535 /* Fall through. */
252b5132
RH		 12536
12537 common_error:
f2a9dd69 12538 BFD_ASSERT (error_message != NULL);
1a72702b
AM		 12539 (*info->callbacks->reloc_dangerous)
12540 (info, error_message, input_bfd, input_section, rel->r_offset);
252b5132
RH		 12541 break;
12542 }
12543 }
12544 }
12545
b34976b6 12546 return TRUE;
252b5132
RH		 12547}
12548
91d6fa6a 12549/* Add a new unwind edit to the list described by HEAD, TAIL. If TINDEX is zero,
2468f9c9 12550 adds the edit to the start of the list. (The list must be built in order of
91d6fa6a 12551 ascending TINDEX: the function's callers are primarily responsible for
2468f9c9
PB		 12552 maintaining that condition). */
12553
12554static void
12555add_unwind_table_edit (arm_unwind_table_edit **head,
12556 arm_unwind_table_edit **tail,
12557 arm_unwind_edit_type type,
12558 asection *linked_section,
91d6fa6a 12559 unsigned int tindex)
2468f9c9 12560{
21d799b5
NC		 12561 arm_unwind_table_edit *new_edit = (arm_unwind_table_edit *)
12562 xmalloc (sizeof (arm_unwind_table_edit));
b38cadfb 12563
2468f9c9
PB		 12564 new_edit->type = type;
12565 new_edit->linked_section = linked_section;
91d6fa6a 12566 new_edit->index = tindex;
b38cadfb 12567
91d6fa6a 12568 if (tindex > 0)
2468f9c9
PB		 12569 {
12570 new_edit->next = NULL;
12571
12572 if (*tail)
12573 (*tail)->next = new_edit;
12574
12575 (*tail) = new_edit;
12576
12577 if (!*head)
12578 (*head) = new_edit;
12579 }
12580 else
12581 {
12582 new_edit->next = *head;
12583
12584 if (!*tail)
12585 *tail = new_edit;
12586
12587 *head = new_edit;
12588 }
12589}
12590
12591static _arm_elf_section_data *get_arm_elf_section_data (asection *);
12592
12593/* Increase the size of EXIDX_SEC by ADJUST bytes. ADJUST mau be negative. */
12594static void
12595adjust_exidx_size(asection *exidx_sec, int adjust)
12596{
12597 asection *out_sec;
12598
12599 if (!exidx_sec->rawsize)
12600 exidx_sec->rawsize = exidx_sec->size;
12601
12602 bfd_set_section_size (exidx_sec->owner, exidx_sec, exidx_sec->size + adjust);
12603 out_sec = exidx_sec->output_section;
12604 /* Adjust size of output section. */
12605 bfd_set_section_size (out_sec->owner, out_sec, out_sec->size +adjust);
12606}
12607
12608/* Insert an EXIDX_CANTUNWIND marker at the end of a section. */
12609static void
12610insert_cantunwind_after(asection *text_sec, asection *exidx_sec)
12611{
12612 struct _arm_elf_section_data *exidx_arm_data;
12613
12614 exidx_arm_data = get_arm_elf_section_data (exidx_sec);
12615 add_unwind_table_edit (
12616 &exidx_arm_data->u.exidx.unwind_edit_list,
12617 &exidx_arm_data->u.exidx.unwind_edit_tail,
12618 INSERT_EXIDX_CANTUNWIND_AT_END, text_sec, UINT_MAX);
12619
491d01d3
YU		 12620 exidx_arm_data->additional_reloc_count++;
12621
2468f9c9
PB		 12622 adjust_exidx_size(exidx_sec, 8);
12623}
12624
12625/* Scan .ARM.exidx tables, and create a list describing edits which should be
12626 made to those tables, such that:
b38cadfb 12627
2468f9c9
PB		 12628 1. Regions without unwind data are marked with EXIDX_CANTUNWIND entries.
12629 2. Duplicate entries are merged together (EXIDX_CANTUNWIND, or unwind
99059e56 12630 codes which have been inlined into the index).
2468f9c9 12631
85fdf906
AH		 12632 If MERGE_EXIDX_ENTRIES is false, duplicate entries are not merged.
12633
2468f9c9 12634 The edits are applied when the tables are written
b38cadfb 12635 (in elf32_arm_write_section). */
2468f9c9
PB		 12636
12637bfd_boolean
12638elf32_arm_fix_exidx_coverage (asection **text_section_order,
12639 unsigned int num_text_sections,
85fdf906
AH		 12640 struct bfd_link_info *info,
12641 bfd_boolean merge_exidx_entries)
2468f9c9
PB		 12642{
12643 bfd *inp;
12644 unsigned int last_second_word = 0, i;
12645 asection *last_exidx_sec = NULL;
12646 asection *last_text_sec = NULL;
12647 int last_unwind_type = -1;
12648
12649 /* Walk over all EXIDX sections, and create backlinks from the corrsponding
12650 text sections. */
c72f2fb2 12651 for (inp = info->input_bfds; inp != NULL; inp = inp->link.next)
2468f9c9
PB		 12652 {
12653 asection *sec;
b38cadfb 12654
2468f9c9 12655 for (sec = inp->sections; sec != NULL; sec = sec->next)
99059e56 12656 {
2468f9c9
PB		 12657 struct bfd_elf_section_data *elf_sec = elf_section_data (sec);
12658 Elf_Internal_Shdr *hdr = &elf_sec->this_hdr;
b38cadfb 12659
dec9d5df 12660 if (!hdr || hdr->sh_type != SHT_ARM_EXIDX)
2468f9c9 12661 continue;
b38cadfb 12662
2468f9c9
PB		 12663 if (elf_sec->linked_to)
12664 {
12665 Elf_Internal_Shdr *linked_hdr
99059e56 12666 = &elf_section_data (elf_sec->linked_to)->this_hdr;
2468f9c9 12667 struct _arm_elf_section_data *linked_sec_arm_data
99059e56 12668 = get_arm_elf_section_data (linked_hdr->bfd_section);
2468f9c9
PB		 12669
12670 if (linked_sec_arm_data == NULL)
99059e56 12671 continue;
2468f9c9
PB		 12672
12673 /* Link this .ARM.exidx section back from the text section it
99059e56 12674 describes. */
2468f9c9
PB		 12675 linked_sec_arm_data->u.text.arm_exidx_sec = sec;
12676 }
12677 }
12678 }
12679
12680 /* Walk all text sections in order of increasing VMA. Eilminate duplicate
12681 index table entries (EXIDX_CANTUNWIND and inlined unwind opcodes),
91d6fa6a 12682 and add EXIDX_CANTUNWIND entries for sections with no unwind table data. */
2468f9c9
PB		 12683
12684 for (i = 0; i < num_text_sections; i++)
12685 {
12686 asection *sec = text_section_order[i];
12687 asection *exidx_sec;
12688 struct _arm_elf_section_data *arm_data = get_arm_elf_section_data (sec);
12689 struct _arm_elf_section_data *exidx_arm_data;
12690 bfd_byte *contents = NULL;
12691 int deleted_exidx_bytes = 0;
12692 bfd_vma j;
12693 arm_unwind_table_edit *unwind_edit_head = NULL;
12694 arm_unwind_table_edit *unwind_edit_tail = NULL;
12695 Elf_Internal_Shdr *hdr;
12696 bfd *ibfd;
12697
12698 if (arm_data == NULL)
99059e56 12699 continue;
2468f9c9
PB		 12700
12701 exidx_sec = arm_data->u.text.arm_exidx_sec;
12702 if (exidx_sec == NULL)
12703 {
12704 /* Section has no unwind data. */
12705 if (last_unwind_type == 0 || !last_exidx_sec)
12706 continue;
12707
12708 /* Ignore zero sized sections. */
12709 if (sec->size == 0)
12710 continue;
12711
12712 insert_cantunwind_after(last_text_sec, last_exidx_sec);
12713 last_unwind_type = 0;
12714 continue;
12715 }
12716
22a8f80e
PB		 12717 /* Skip /DISCARD/ sections. */
12718 if (bfd_is_abs_section (exidx_sec->output_section))
12719 continue;
12720
2468f9c9
PB		 12721 hdr = &elf_section_data (exidx_sec)->this_hdr;
12722 if (hdr->sh_type != SHT_ARM_EXIDX)
99059e56 12723 continue;
b38cadfb 12724
2468f9c9
PB		 12725 exidx_arm_data = get_arm_elf_section_data (exidx_sec);
12726 if (exidx_arm_data == NULL)
99059e56 12727 continue;
b38cadfb 12728
2468f9c9 12729 ibfd = exidx_sec->owner;
b38cadfb 12730
2468f9c9
PB		 12731 if (hdr->contents != NULL)
12732 contents = hdr->contents;
12733 else if (! bfd_malloc_and_get_section (ibfd, exidx_sec, &contents))
12734 /* An error? */
12735 continue;
12736
ac06903d
YU		 12737 if (last_unwind_type > 0)
12738 {
12739 unsigned int first_word = bfd_get_32 (ibfd, contents);
12740 /* Add cantunwind if first unwind item does not match section
12741 start. */
12742 if (first_word != sec->vma)
12743 {
12744 insert_cantunwind_after (last_text_sec, last_exidx_sec);
12745 last_unwind_type = 0;
12746 }
12747 }
12748
2468f9c9
PB		 12749 for (j = 0; j < hdr->sh_size; j += 8)
12750 {
12751 unsigned int second_word = bfd_get_32 (ibfd, contents + j + 4);
12752 int unwind_type;
12753 int elide = 0;
12754
12755 /* An EXIDX_CANTUNWIND entry. */
12756 if (second_word == 1)
12757 {
12758 if (last_unwind_type == 0)
12759 elide = 1;
12760 unwind_type = 0;
12761 }
12762 /* Inlined unwinding data. Merge if equal to previous. */
12763 else if ((second_word & 0x80000000) != 0)
12764 {
85fdf906
AH		 12765 if (merge_exidx_entries
12766 && last_second_word == second_word && last_unwind_type == 1)
2468f9c9
PB		 12767 elide = 1;
12768 unwind_type = 1;
12769 last_second_word = second_word;
12770 }
12771 /* Normal table entry. In theory we could merge these too,
12772 but duplicate entries are likely to be much less common. */
12773 else
12774 unwind_type = 2;
12775
491d01d3 12776 if (elide && !bfd_link_relocatable (info))
2468f9c9
PB		 12777 {
12778 add_unwind_table_edit (&unwind_edit_head, &unwind_edit_tail,
12779 DELETE_EXIDX_ENTRY, NULL, j / 8);
12780
12781 deleted_exidx_bytes += 8;
12782 }
12783
12784 last_unwind_type = unwind_type;
12785 }
12786
12787 /* Free contents if we allocated it ourselves. */
12788 if (contents != hdr->contents)
99059e56 12789 free (contents);
2468f9c9
PB		 12790
12791 /* Record edits to be applied later (in elf32_arm_write_section). */
12792 exidx_arm_data->u.exidx.unwind_edit_list = unwind_edit_head;
12793 exidx_arm_data->u.exidx.unwind_edit_tail = unwind_edit_tail;
b38cadfb 12794
2468f9c9
PB		 12795 if (deleted_exidx_bytes > 0)
12796 adjust_exidx_size(exidx_sec, -deleted_exidx_bytes);
12797
12798 last_exidx_sec = exidx_sec;
12799 last_text_sec = sec;
12800 }
12801
12802 /* Add terminating CANTUNWIND entry. */
491d01d3
YU		 12803 if (!bfd_link_relocatable (info) && last_exidx_sec
12804 && last_unwind_type != 0)
2468f9c9
PB		 12805 insert_cantunwind_after(last_text_sec, last_exidx_sec);
12806
12807 return TRUE;
12808}
12809
3e6b1042
DJ		 12810static bfd_boolean
12811elf32_arm_output_glue_section (struct bfd_link_info *info, bfd *obfd,
12812 bfd *ibfd, const char *name)
12813{
12814 asection *sec, *osec;
12815
3d4d4302 12816 sec = bfd_get_linker_section (ibfd, name);
3e6b1042
DJ		 12817 if (sec == NULL || (sec->flags & SEC_EXCLUDE) != 0)
12818 return TRUE;
12819
12820 osec = sec->output_section;
12821 if (elf32_arm_write_section (obfd, info, sec, sec->contents))
12822 return TRUE;
12823
12824 if (! bfd_set_section_contents (obfd, osec, sec->contents,
12825 sec->output_offset, sec->size))
12826 return FALSE;
12827
12828 return TRUE;
12829}
12830
12831static bfd_boolean
12832elf32_arm_final_link (bfd *abfd, struct bfd_link_info *info)
12833{
12834 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (info);
fe33d2fa 12835 asection *sec, *osec;
3e6b1042 12836
4dfe6ac6
NC		 12837 if (globals == NULL)
12838 return FALSE;
12839
3e6b1042
DJ		 12840 /* Invoke the regular ELF backend linker to do all the work. */
12841 if (!bfd_elf_final_link (abfd, info))
12842 return FALSE;
12843
fe33d2fa
CL		 12844 /* Process stub sections (eg BE8 encoding, ...). */
12845 struct elf32_arm_link_hash_table *htab = elf32_arm_hash_table (info);
7292b3ac 12846 unsigned int i;
cdb21a0a
NS		 12847 for (i=0; i<htab->top_id; i++)
12848 {
12849 sec = htab->stub_group[i].stub_sec;
12850 /* Only process it once, in its link_sec slot. */
12851 if (sec && i == htab->stub_group[i].link_sec->id)
12852 {
12853 osec = sec->output_section;
12854 elf32_arm_write_section (abfd, info, sec, sec->contents);
12855 if (! bfd_set_section_contents (abfd, osec, sec->contents,
12856 sec->output_offset, sec->size))
12857 return FALSE;
12858 }
fe33d2fa 12859 }
fe33d2fa 12860
3e6b1042
DJ		 12861 /* Write out any glue sections now that we have created all the
12862 stubs. */
12863 if (globals->bfd_of_glue_owner != NULL)
12864 {
12865 if (! elf32_arm_output_glue_section (info, abfd,
12866 globals->bfd_of_glue_owner,
12867 ARM2THUMB_GLUE_SECTION_NAME))
12868 return FALSE;
12869
12870 if (! elf32_arm_output_glue_section (info, abfd,
12871 globals->bfd_of_glue_owner,
12872 THUMB2ARM_GLUE_SECTION_NAME))
12873 return FALSE;
12874
12875 if (! elf32_arm_output_glue_section (info, abfd,
12876 globals->bfd_of_glue_owner,
12877 VFP11_ERRATUM_VENEER_SECTION_NAME))
12878 return FALSE;
12879
a504d23a
LA		 12880 if (! elf32_arm_output_glue_section (info, abfd,
12881 globals->bfd_of_glue_owner,
12882 STM32L4XX_ERRATUM_VENEER_SECTION_NAME))
12883 return FALSE;
12884
3e6b1042
DJ		 12885 if (! elf32_arm_output_glue_section (info, abfd,
12886 globals->bfd_of_glue_owner,
12887 ARM_BX_GLUE_SECTION_NAME))
12888 return FALSE;
12889 }
12890
12891 return TRUE;
12892}
12893
5968a7b8
NC		 12894/* Return a best guess for the machine number based on the attributes. */
12895
12896static unsigned int
12897bfd_arm_get_mach_from_attributes (bfd * abfd)
12898{
12899 int arch = bfd_elf_get_obj_attr_int (abfd, OBJ_ATTR_PROC, Tag_CPU_arch);
12900
12901 switch (arch)
12902 {
12903 case TAG_CPU_ARCH_V4: return bfd_mach_arm_4;
12904 case TAG_CPU_ARCH_V4T: return bfd_mach_arm_4T;
12905 case TAG_CPU_ARCH_V5T: return bfd_mach_arm_5T;
12906
12907 case TAG_CPU_ARCH_V5TE:
12908 {
12909 char * name;
12910
12911 BFD_ASSERT (Tag_CPU_name < NUM_KNOWN_OBJ_ATTRIBUTES);
12912 name = elf_known_obj_attributes (abfd) [OBJ_ATTR_PROC][Tag_CPU_name].s;
12913
12914 if (name)
12915 {
12916 if (strcmp (name, "IWMMXT2") == 0)
12917 return bfd_mach_arm_iWMMXt2;
12918
12919 if (strcmp (name, "IWMMXT") == 0)
6034aab8 12920 return bfd_mach_arm_iWMMXt;
088ca6c1
NC		 12921
12922 if (strcmp (name, "XSCALE") == 0)
12923 {
12924 int wmmx;
12925
12926 BFD_ASSERT (Tag_WMMX_arch < NUM_KNOWN_OBJ_ATTRIBUTES);
12927 wmmx = elf_known_obj_attributes (abfd) [OBJ_ATTR_PROC][Tag_WMMX_arch].i;
12928 switch (wmmx)
12929 {
12930 case 1: return bfd_mach_arm_iWMMXt;
12931 case 2: return bfd_mach_arm_iWMMXt2;
12932 default: return bfd_mach_arm_XScale;
12933 }
12934 }
5968a7b8
NC		 12935 }
12936
12937 return bfd_mach_arm_5TE;
12938 }
12939
12940 default:
12941 return bfd_mach_arm_unknown;
12942 }
12943}
12944
c178919b
NC		 12945/* Set the right machine number. */
12946
12947static bfd_boolean
57e8b36a 12948elf32_arm_object_p (bfd *abfd)
c178919b 12949{
5a6c6817 12950 unsigned int mach;
57e8b36a 12951
5a6c6817 12952 mach = bfd_arm_get_mach_from_notes (abfd, ARM_NOTE_SECTION);
c178919b 12953
5968a7b8
NC		 12954 if (mach == bfd_mach_arm_unknown)
12955 {
12956 if (elf_elfheader (abfd)->e_flags & EF_ARM_MAVERICK_FLOAT)
12957 mach = bfd_mach_arm_ep9312;
12958 else
12959 mach = bfd_arm_get_mach_from_attributes (abfd);
12960 }
c178919b 12961
5968a7b8 12962 bfd_default_set_arch_mach (abfd, bfd_arch_arm, mach);
c178919b
NC		 12963 return TRUE;
12964}
12965
fc830a83 12966/* Function to keep ARM specific flags in the ELF header. */
3c9458e9 12967
b34976b6 12968static bfd_boolean
57e8b36a 12969elf32_arm_set_private_flags (bfd *abfd, flagword flags)
252b5132
RH		 12970{
12971 if (elf_flags_init (abfd)
12972 && elf_elfheader (abfd)->e_flags != flags)
12973 {
fc830a83
NC		 12974 if (EF_ARM_EABI_VERSION (flags) == EF_ARM_EABI_UNKNOWN)
12975 {
fd2ec330 12976 if (flags & EF_ARM_INTERWORK)
d003868e
AM		 12977 (*_bfd_error_handler)
12978 (_("Warning: Not setting interworking flag of %B since it has already been specified as non-interworking"),
12979 abfd);
fc830a83 12980 else
d003868e
AM		 12981 _bfd_error_handler
12982 (_("Warning: Clearing the interworking flag of %B due to outside request"),
12983 abfd);
fc830a83 12984 }
252b5132
RH		 12985 }
12986 else
12987 {
12988 elf_elfheader (abfd)->e_flags = flags;
b34976b6 12989 elf_flags_init (abfd) = TRUE;
252b5132
RH		 12990 }
12991
b34976b6 12992 return TRUE;
252b5132
RH		 12993}
12994
fc830a83 12995/* Copy backend specific data from one object module to another. */
9b485d32 12996
b34976b6 12997static bfd_boolean
57e8b36a 12998elf32_arm_copy_private_bfd_data (bfd *ibfd, bfd *obfd)
252b5132
RH		 12999{
13000 flagword in_flags;
13001 flagword out_flags;
13002
0ffa91dd 13003 if (! is_arm_elf (ibfd) || ! is_arm_elf (obfd))
b34976b6 13004 return TRUE;
252b5132 13005
fc830a83 13006 in_flags = elf_elfheader (ibfd)->e_flags;
252b5132
RH		 13007 out_flags = elf_elfheader (obfd)->e_flags;
13008
fc830a83
NC		 13009 if (elf_flags_init (obfd)
13010 && EF_ARM_EABI_VERSION (out_flags) == EF_ARM_EABI_UNKNOWN
13011 && in_flags != out_flags)
252b5132 13012 {
252b5132 13013 /* Cannot mix APCS26 and APCS32 code. */
fd2ec330 13014 if ((in_flags & EF_ARM_APCS_26) != (out_flags & EF_ARM_APCS_26))
b34976b6 13015 return FALSE;
252b5132
RH		 13016
13017 /* Cannot mix float APCS and non-float APCS code. */
fd2ec330 13018 if ((in_flags & EF_ARM_APCS_FLOAT) != (out_flags & EF_ARM_APCS_FLOAT))
b34976b6 13019 return FALSE;
252b5132
RH		 13020
13021 /* If the src and dest have different interworking flags
99059e56 13022 then turn off the interworking bit. */
fd2ec330 13023 if ((in_flags & EF_ARM_INTERWORK) != (out_flags & EF_ARM_INTERWORK))
252b5132 13024 {
fd2ec330 13025 if (out_flags & EF_ARM_INTERWORK)
d003868e
AM		 13026 _bfd_error_handler
13027 (_("Warning: Clearing the interworking flag of %B because non-interworking code in %B has been linked with it"),
13028 obfd, ibfd);
252b5132 13029
fd2ec330 13030 in_flags &= ~EF_ARM_INTERWORK;
252b5132 13031 }
1006ba19
PB		 13032
13033 /* Likewise for PIC, though don't warn for this case. */
fd2ec330
PB		 13034 if ((in_flags & EF_ARM_PIC) != (out_flags & EF_ARM_PIC))
13035 in_flags &= ~EF_ARM_PIC;
252b5132
RH		 13036 }
13037
13038 elf_elfheader (obfd)->e_flags = in_flags;
b34976b6 13039 elf_flags_init (obfd) = TRUE;
252b5132 13040
e2349352 13041 return _bfd_elf_copy_private_bfd_data (ibfd, obfd);
ee065d83
PB		 13042}
13043
13044/* Values for Tag_ABI_PCS_R9_use. */
13045enum
13046{
13047 AEABI_R9_V6,
13048 AEABI_R9_SB,
13049 AEABI_R9_TLS,
13050 AEABI_R9_unused
13051};
13052
13053/* Values for Tag_ABI_PCS_RW_data. */
13054enum
13055{
13056 AEABI_PCS_RW_data_absolute,
13057 AEABI_PCS_RW_data_PCrel,
13058 AEABI_PCS_RW_data_SBrel,
13059 AEABI_PCS_RW_data_unused
13060};
13061
13062/* Values for Tag_ABI_enum_size. */
13063enum
13064{
13065 AEABI_enum_unused,
13066 AEABI_enum_short,
13067 AEABI_enum_wide,
13068 AEABI_enum_forced_wide
13069};
13070
104d59d1
JM		 13071/* Determine whether an object attribute tag takes an integer, a
13072 string or both. */
906e58ca 13073
104d59d1
JM		 13074static int
13075elf32_arm_obj_attrs_arg_type (int tag)
13076{
13077 if (tag == Tag_compatibility)
3483fe2e 13078 return ATTR_TYPE_FLAG_INT_VAL | ATTR_TYPE_FLAG_STR_VAL;
2d0bb761 13079 else if (tag == Tag_nodefaults)
3483fe2e
AS		 13080 return ATTR_TYPE_FLAG_INT_VAL | ATTR_TYPE_FLAG_NO_DEFAULT;
13081 else if (tag == Tag_CPU_raw_name || tag == Tag_CPU_name)
13082 return ATTR_TYPE_FLAG_STR_VAL;
104d59d1 13083 else if (tag < 32)
3483fe2e 13084 return ATTR_TYPE_FLAG_INT_VAL;
104d59d1 13085 else
3483fe2e 13086 return (tag & 1) != 0 ? ATTR_TYPE_FLAG_STR_VAL : ATTR_TYPE_FLAG_INT_VAL;
104d59d1
JM		 13087}
13088
5aa6ff7c
AS		 13089/* The ABI defines that Tag_conformance should be emitted first, and that
13090 Tag_nodefaults should be second (if either is defined). This sets those
13091 two positions, and bumps up the position of all the remaining tags to
13092 compensate. */
13093static int
13094elf32_arm_obj_attrs_order (int num)
13095{
3de4a297 13096 if (num == LEAST_KNOWN_OBJ_ATTRIBUTE)
5aa6ff7c 13097 return Tag_conformance;
3de4a297 13098 if (num == LEAST_KNOWN_OBJ_ATTRIBUTE + 1)
5aa6ff7c
AS		 13099 return Tag_nodefaults;
13100 if ((num - 2) < Tag_nodefaults)
13101 return num - 2;
13102 if ((num - 1) < Tag_conformance)
13103 return num - 1;
13104 return num;
13105}
13106
e8b36cd1
JM		 13107/* Attribute numbers >=64 (mod 128) can be safely ignored. */
13108static bfd_boolean
13109elf32_arm_obj_attrs_handle_unknown (bfd *abfd, int tag)
13110{
13111 if ((tag & 127) < 64)
13112 {
13113 _bfd_error_handler
13114 (_("%B: Unknown mandatory EABI object attribute %d"),
13115 abfd, tag);
13116 bfd_set_error (bfd_error_bad_value);
13117 return FALSE;
13118 }
13119 else
13120 {
13121 _bfd_error_handler
13122 (_("Warning: %B: Unknown EABI object attribute %d"),
13123 abfd, tag);
13124 return TRUE;
13125 }
13126}
13127
91e22acd
AS		 13128/* Read the architecture from the Tag_also_compatible_with attribute, if any.
13129 Returns -1 if no architecture could be read. */
13130
13131static int
13132get_secondary_compatible_arch (bfd *abfd)
13133{
13134 obj_attribute *attr =
13135 &elf_known_obj_attributes_proc (abfd)[Tag_also_compatible_with];
13136
13137 /* Note: the tag and its argument below are uleb128 values, though
13138 currently-defined values fit in one byte for each. */
13139 if (attr->s
13140 && attr->s[0] == Tag_CPU_arch
13141 && (attr->s[1] & 128) != 128
13142 && attr->s[2] == 0)
13143 return attr->s[1];
13144
13145 /* This tag is "safely ignorable", so don't complain if it looks funny. */
13146 return -1;
13147}
13148
13149/* Set, or unset, the architecture of the Tag_also_compatible_with attribute.
13150 The tag is removed if ARCH is -1. */
13151
8e79c3df 13152static void
91e22acd 13153set_secondary_compatible_arch (bfd *abfd, int arch)
8e79c3df 13154{
91e22acd
AS		 13155 obj_attribute *attr =
13156 &elf_known_obj_attributes_proc (abfd)[Tag_also_compatible_with];
8e79c3df 13157
91e22acd
AS		 13158 if (arch == -1)
13159 {
13160 attr->s = NULL;
13161 return;
8e79c3df 13162 }
91e22acd
AS		 13163
13164 /* Note: the tag and its argument below are uleb128 values, though
13165 currently-defined values fit in one byte for each. */
13166 if (!attr->s)
21d799b5 13167 attr->s = (char *) bfd_alloc (abfd, 3);
91e22acd
AS		 13168 attr->s[0] = Tag_CPU_arch;
13169 attr->s[1] = arch;
13170 attr->s[2] = '\0';
8e79c3df
CM		 13171}
13172
91e22acd
AS		 13173/* Combine two values for Tag_CPU_arch, taking secondary compatibility tags
13174 into account. */
13175
13176static int
13177tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out,
13178 int newtag, int secondary_compat)
8e79c3df 13179{
91e22acd
AS		 13180#define T(X) TAG_CPU_ARCH_##X
13181 int tagl, tagh, result;
13182 const int v6t2[] =
13183 {
13184 T(V6T2), /* PRE_V4. */
13185 T(V6T2), /* V4. */
13186 T(V6T2), /* V4T. */
13187 T(V6T2), /* V5T. */
13188 T(V6T2), /* V5TE. */
13189 T(V6T2), /* V5TEJ. */
13190 T(V6T2), /* V6. */
13191 T(V7), /* V6KZ. */
13192 T(V6T2) /* V6T2. */
13193 };
13194 const int v6k[] =
13195 {
13196 T(V6K), /* PRE_V4. */
13197 T(V6K), /* V4. */
13198 T(V6K), /* V4T. */
13199 T(V6K), /* V5T. */
13200 T(V6K), /* V5TE. */
13201 T(V6K), /* V5TEJ. */
13202 T(V6K), /* V6. */
13203 T(V6KZ), /* V6KZ. */
13204 T(V7), /* V6T2. */
13205 T(V6K) /* V6K. */
13206 };
13207 const int v7[] =
13208 {
13209 T(V7), /* PRE_V4. */
13210 T(V7), /* V4. */
13211 T(V7), /* V4T. */
13212 T(V7), /* V5T. */
13213 T(V7), /* V5TE. */
13214 T(V7), /* V5TEJ. */
13215 T(V7), /* V6. */
13216 T(V7), /* V6KZ. */
13217 T(V7), /* V6T2. */
13218 T(V7), /* V6K. */
13219 T(V7) /* V7. */
13220 };
13221 const int v6_m[] =
13222 {
13223 -1, /* PRE_V4. */
13224 -1, /* V4. */
13225 T(V6K), /* V4T. */
13226 T(V6K), /* V5T. */
13227 T(V6K), /* V5TE. */
13228 T(V6K), /* V5TEJ. */
13229 T(V6K), /* V6. */
13230 T(V6KZ), /* V6KZ. */
13231 T(V7), /* V6T2. */
13232 T(V6K), /* V6K. */
13233 T(V7), /* V7. */
13234 T(V6_M) /* V6_M. */
13235 };
13236 const int v6s_m[] =
13237 {
13238 -1, /* PRE_V4. */
13239 -1, /* V4. */
13240 T(V6K), /* V4T. */
13241 T(V6K), /* V5T. */
13242 T(V6K), /* V5TE. */
13243 T(V6K), /* V5TEJ. */
13244 T(V6K), /* V6. */
13245 T(V6KZ), /* V6KZ. */
13246 T(V7), /* V6T2. */
13247 T(V6K), /* V6K. */
13248 T(V7), /* V7. */
13249 T(V6S_M), /* V6_M. */
13250 T(V6S_M) /* V6S_M. */
13251 };
9e3c6df6
PB		 13252 const int v7e_m[] =
13253 {
13254 -1, /* PRE_V4. */
13255 -1, /* V4. */
13256 T(V7E_M), /* V4T. */
13257 T(V7E_M), /* V5T. */
13258 T(V7E_M), /* V5TE. */
13259 T(V7E_M), /* V5TEJ. */
13260 T(V7E_M), /* V6. */
13261 T(V7E_M), /* V6KZ. */
13262 T(V7E_M), /* V6T2. */
13263 T(V7E_M), /* V6K. */
13264 T(V7E_M), /* V7. */
13265 T(V7E_M), /* V6_M. */
13266 T(V7E_M), /* V6S_M. */
13267 T(V7E_M) /* V7E_M. */
13268 };
bca38921
MGD		 13269 const int v8[] =
13270 {
13271 T(V8), /* PRE_V4. */
13272 T(V8), /* V4. */
13273 T(V8), /* V4T. */
13274 T(V8), /* V5T. */
13275 T(V8), /* V5TE. */
13276 T(V8), /* V5TEJ. */
13277 T(V8), /* V6. */
13278 T(V8), /* V6KZ. */
13279 T(V8), /* V6T2. */
13280 T(V8), /* V6K. */
13281 T(V8), /* V7. */
13282 T(V8), /* V6_M. */
13283 T(V8), /* V6S_M. */
13284 T(V8), /* V7E_M. */
13285 T(V8) /* V8. */
13286 };
2fd158eb
TP		 13287 const int v8m_baseline[] =
13288 {
13289 -1, /* PRE_V4. */
13290 -1, /* V4. */
13291 -1, /* V4T. */
13292 -1, /* V5T. */
13293 -1, /* V5TE. */
13294 -1, /* V5TEJ. */
13295 -1, /* V6. */
13296 -1, /* V6KZ. */
13297 -1, /* V6T2. */
13298 -1, /* V6K. */
13299 -1, /* V7. */
13300 T(V8M_BASE), /* V6_M. */
13301 T(V8M_BASE), /* V6S_M. */
13302 -1, /* V7E_M. */
13303 -1, /* V8. */
13304 -1,
13305 T(V8M_BASE) /* V8-M BASELINE. */
13306 };
13307 const int v8m_mainline[] =
13308 {
13309 -1, /* PRE_V4. */
13310 -1, /* V4. */
13311 -1, /* V4T. */
13312 -1, /* V5T. */
13313 -1, /* V5TE. */
13314 -1, /* V5TEJ. */
13315 -1, /* V6. */
13316 -1, /* V6KZ. */
13317 -1, /* V6T2. */
13318 -1, /* V6K. */
13319 T(V8M_MAIN), /* V7. */
13320 T(V8M_MAIN), /* V6_M. */
13321 T(V8M_MAIN), /* V6S_M. */
13322 T(V8M_MAIN), /* V7E_M. */
13323 -1, /* V8. */
13324 -1,
13325 T(V8M_MAIN), /* V8-M BASELINE. */
13326 T(V8M_MAIN) /* V8-M MAINLINE. */
13327 };
91e22acd
AS		 13328 const int v4t_plus_v6_m[] =
13329 {
13330 -1, /* PRE_V4. */
13331 -1, /* V4. */
13332 T(V4T), /* V4T. */
13333 T(V5T), /* V5T. */
13334 T(V5TE), /* V5TE. */
13335 T(V5TEJ), /* V5TEJ. */
13336 T(V6), /* V6. */
13337 T(V6KZ), /* V6KZ. */
13338 T(V6T2), /* V6T2. */
13339 T(V6K), /* V6K. */
13340 T(V7), /* V7. */
13341 T(V6_M), /* V6_M. */
13342 T(V6S_M), /* V6S_M. */
9e3c6df6 13343 T(V7E_M), /* V7E_M. */
bca38921 13344 T(V8), /* V8. */
4ed7ed8d 13345 -1, /* Unused. */
2fd158eb
TP		 13346 T(V8M_BASE), /* V8-M BASELINE. */
13347 T(V8M_MAIN), /* V8-M MAINLINE. */
91e22acd
AS		 13348 T(V4T_PLUS_V6_M) /* V4T plus V6_M. */
13349 };
13350 const int *comb[] =
13351 {
13352 v6t2,
13353 v6k,
13354 v7,
13355 v6_m,
13356 v6s_m,
9e3c6df6 13357 v7e_m,
bca38921 13358 v8,
4ed7ed8d 13359 NULL,
2fd158eb
TP		 13360 v8m_baseline,
13361 v8m_mainline,
91e22acd
AS		 13362 /* Pseudo-architecture. */
13363 v4t_plus_v6_m
13364 };
13365
13366 /* Check we've not got a higher architecture than we know about. */
13367
9e3c6df6 13368 if (oldtag > MAX_TAG_CPU_ARCH || newtag > MAX_TAG_CPU_ARCH)
91e22acd 13369 {
3895f852 13370 _bfd_error_handler (_("error: %B: Unknown CPU architecture"), ibfd);
91e22acd
AS		 13371 return -1;
13372 }
13373
13374 /* Override old tag if we have a Tag_also_compatible_with on the output. */
13375
13376 if ((oldtag == T(V6_M) && *secondary_compat_out == T(V4T))
13377 || (oldtag == T(V4T) && *secondary_compat_out == T(V6_M)))
13378 oldtag = T(V4T_PLUS_V6_M);
13379
13380 /* And override the new tag if we have a Tag_also_compatible_with on the
13381 input. */
13382
13383 if ((newtag == T(V6_M) && secondary_compat == T(V4T))
13384 || (newtag == T(V4T) && secondary_compat == T(V6_M)))
13385 newtag = T(V4T_PLUS_V6_M);
13386
13387 tagl = (oldtag < newtag) ? oldtag : newtag;
13388 result = tagh = (oldtag > newtag) ? oldtag : newtag;
13389
13390 /* Architectures before V6KZ add features monotonically. */
13391 if (tagh <= TAG_CPU_ARCH_V6KZ)
13392 return result;
13393
4ed7ed8d 13394 result = comb[tagh - T(V6T2)] ? comb[tagh - T(V6T2)][tagl] : -1;
91e22acd
AS		 13395
13396 /* Use Tag_CPU_arch == V4T and Tag_also_compatible_with (Tag_CPU_arch V6_M)
13397 as the canonical version. */
13398 if (result == T(V4T_PLUS_V6_M))
13399 {
13400 result = T(V4T);
13401 *secondary_compat_out = T(V6_M);
13402 }
13403 else
13404 *secondary_compat_out = -1;
13405
13406 if (result == -1)
13407 {
3895f852 13408 _bfd_error_handler (_("error: %B: Conflicting CPU architectures %d/%d"),
91e22acd
AS		 13409 ibfd, oldtag, newtag);
13410 return -1;
13411 }
13412
13413 return result;
13414#undef T
8e79c3df
CM		 13415}
13416
ac56ee8f
MGD		 13417/* Query attributes object to see if integer divide instructions may be
13418 present in an object. */
13419static bfd_boolean
13420elf32_arm_attributes_accept_div (const obj_attribute *attr)
13421{
13422 int arch = attr[Tag_CPU_arch].i;
13423 int profile = attr[Tag_CPU_arch_profile].i;
13424
13425 switch (attr[Tag_DIV_use].i)
13426 {
13427 case 0:
13428 /* Integer divide allowed if instruction contained in archetecture. */
13429 if (arch == TAG_CPU_ARCH_V7 && (profile == 'R' || profile == 'M'))
13430 return TRUE;
13431 else if (arch >= TAG_CPU_ARCH_V7E_M)
13432 return TRUE;
13433 else
13434 return FALSE;
13435
13436 case 1:
13437 /* Integer divide explicitly prohibited. */
13438 return FALSE;
13439
13440 default:
13441 /* Unrecognised case - treat as allowing divide everywhere. */
13442 case 2:
13443 /* Integer divide allowed in ARM state. */
13444 return TRUE;
13445 }
13446}
13447
13448/* Query attributes object to see if integer divide instructions are
13449 forbidden to be in the object. This is not the inverse of
13450 elf32_arm_attributes_accept_div. */
13451static bfd_boolean
13452elf32_arm_attributes_forbid_div (const obj_attribute *attr)
13453{
13454 return attr[Tag_DIV_use].i == 1;
13455}
13456
ee065d83
PB		 13457/* Merge EABI object attributes from IBFD into OBFD. Raise an error if there
13458 are conflicting attributes. */
906e58ca 13459
ee065d83
PB		 13460static bfd_boolean
13461elf32_arm_merge_eabi_attributes (bfd *ibfd, bfd *obfd)
13462{
104d59d1
JM		 13463 obj_attribute *in_attr;
13464 obj_attribute *out_attr;
ee065d83
PB		 13465 /* Some tags have 0 = don't care, 1 = strong requirement,
13466 2 = weak requirement. */
91e22acd 13467 static const int order_021[3] = {0, 2, 1};
ee065d83 13468 int i;
91e22acd 13469 bfd_boolean result = TRUE;
9274e9de 13470 const char *sec_name = get_elf_backend_data (ibfd)->obj_attrs_section;
ee065d83 13471
3e6b1042
DJ		 13472 /* Skip the linker stubs file. This preserves previous behavior
13473 of accepting unknown attributes in the first input file - but
13474 is that a bug? */
13475 if (ibfd->flags & BFD_LINKER_CREATED)
13476 return TRUE;
13477
9274e9de
TG		 13478 /* Skip any input that hasn't attribute section.
13479 This enables to link object files without attribute section with
13480 any others. */
13481 if (bfd_get_section_by_name (ibfd, sec_name) == NULL)
13482 return TRUE;
13483
104d59d1 13484 if (!elf_known_obj_attributes_proc (obfd)[0].i)
ee065d83
PB		 13485 {
13486 /* This is the first object. Copy the attributes. */
104d59d1 13487 _bfd_elf_copy_obj_attributes (ibfd, obfd);
004ae526 13488
cd21e546
MGD		 13489 out_attr = elf_known_obj_attributes_proc (obfd);
13490
004ae526
PB		 13491 /* Use the Tag_null value to indicate the attributes have been
13492 initialized. */
cd21e546 13493 out_attr[0].i = 1;
004ae526 13494
cd21e546
MGD		 13495 /* We do not output objects with Tag_MPextension_use_legacy - we move
13496 the attribute's value to Tag_MPextension_use. */
13497 if (out_attr[Tag_MPextension_use_legacy].i != 0)
13498 {
13499 if (out_attr[Tag_MPextension_use].i != 0
13500 && out_attr[Tag_MPextension_use_legacy].i
99059e56 13501 != out_attr[Tag_MPextension_use].i)
cd21e546
MGD		 13502 {
13503 _bfd_error_handler
13504 (_("Error: %B has both the current and legacy "
13505 "Tag_MPextension_use attributes"), ibfd);
13506 result = FALSE;
13507 }
13508
13509 out_attr[Tag_MPextension_use] =
13510 out_attr[Tag_MPextension_use_legacy];
13511 out_attr[Tag_MPextension_use_legacy].type = 0;
13512 out_attr[Tag_MPextension_use_legacy].i = 0;
13513 }
13514
13515 return result;
ee065d83
PB		 13516 }
13517
104d59d1
JM		 13518 in_attr = elf_known_obj_attributes_proc (ibfd);
13519 out_attr = elf_known_obj_attributes_proc (obfd);
ee065d83
PB		 13520 /* This needs to happen before Tag_ABI_FP_number_model is merged. */
13521 if (in_attr[Tag_ABI_VFP_args].i != out_attr[Tag_ABI_VFP_args].i)
13522 {
5c294fee
TG		 13523 /* Ignore mismatches if the object doesn't use floating point or is
13524 floating point ABI independent. */
13525 if (out_attr[Tag_ABI_FP_number_model].i == AEABI_FP_number_model_none
13526 || (in_attr[Tag_ABI_FP_number_model].i != AEABI_FP_number_model_none
13527 && out_attr[Tag_ABI_VFP_args].i == AEABI_VFP_args_compatible))
ee065d83 13528 out_attr[Tag_ABI_VFP_args].i = in_attr[Tag_ABI_VFP_args].i;
5c294fee
TG		 13529 else if (in_attr[Tag_ABI_FP_number_model].i != AEABI_FP_number_model_none
13530 && in_attr[Tag_ABI_VFP_args].i != AEABI_VFP_args_compatible)
ee065d83
PB		 13531 {
13532 _bfd_error_handler
3895f852 13533 (_("error: %B uses VFP register arguments, %B does not"),
deddc40b
NS		 13534 in_attr[Tag_ABI_VFP_args].i ? ibfd : obfd,
13535 in_attr[Tag_ABI_VFP_args].i ? obfd : ibfd);
91e22acd 13536 result = FALSE;
ee065d83
PB		 13537 }
13538 }
13539
3de4a297 13540 for (i = LEAST_KNOWN_OBJ_ATTRIBUTE; i < NUM_KNOWN_OBJ_ATTRIBUTES; i++)
ee065d83
PB		 13541 {
13542 /* Merge this attribute with existing attributes. */
13543 switch (i)
13544 {
13545 case Tag_CPU_raw_name:
13546 case Tag_CPU_name:
6a631e86 13547 /* These are merged after Tag_CPU_arch. */
ee065d83
PB		 13548 break;
13549
13550 case Tag_ABI_optimization_goals:
13551 case Tag_ABI_FP_optimization_goals:
13552 /* Use the first value seen. */
13553 break;
13554
13555 case Tag_CPU_arch:
91e22acd
AS		 13556 {
13557 int secondary_compat = -1, secondary_compat_out = -1;
13558 unsigned int saved_out_attr = out_attr[i].i;
70e99720
TG		 13559 int arch_attr;
13560 static const char *name_table[] =
13561 {
91e22acd
AS		 13562 /* These aren't real CPU names, but we can't guess
13563 that from the architecture version alone. */
13564 "Pre v4",
13565 "ARM v4",
13566 "ARM v4T",
13567 "ARM v5T",
13568 "ARM v5TE",
13569 "ARM v5TEJ",
13570 "ARM v6",
13571 "ARM v6KZ",
13572 "ARM v6T2",
13573 "ARM v6K",
13574 "ARM v7",
13575 "ARM v6-M",
bca38921 13576 "ARM v6S-M",
2fd158eb
TP		 13577 "ARM v8",
13578 "",
13579 "ARM v8-M.baseline",
13580 "ARM v8-M.mainline",
91e22acd
AS		 13581 };
13582
13583 /* Merge Tag_CPU_arch and Tag_also_compatible_with. */
13584 secondary_compat = get_secondary_compatible_arch (ibfd);
13585 secondary_compat_out = get_secondary_compatible_arch (obfd);
70e99720
TG		 13586 arch_attr = tag_cpu_arch_combine (ibfd, out_attr[i].i,
13587 &secondary_compat_out,
13588 in_attr[i].i,
13589 secondary_compat);
13590
13591 /* Return with error if failed to merge. */
13592 if (arch_attr == -1)
13593 return FALSE;
13594
13595 out_attr[i].i = arch_attr;
13596
91e22acd
AS		 13597 set_secondary_compatible_arch (obfd, secondary_compat_out);
13598
13599 /* Merge Tag_CPU_name and Tag_CPU_raw_name. */
13600 if (out_attr[i].i == saved_out_attr)
13601 ; /* Leave the names alone. */
13602 else if (out_attr[i].i == in_attr[i].i)
13603 {
13604 /* The output architecture has been changed to match the
13605 input architecture. Use the input names. */
13606 out_attr[Tag_CPU_name].s = in_attr[Tag_CPU_name].s
13607 ? _bfd_elf_attr_strdup (obfd, in_attr[Tag_CPU_name].s)
13608 : NULL;
13609 out_attr[Tag_CPU_raw_name].s = in_attr[Tag_CPU_raw_name].s
13610 ? _bfd_elf_attr_strdup (obfd, in_attr[Tag_CPU_raw_name].s)
13611 : NULL;
13612 }
13613 else
13614 {
13615 out_attr[Tag_CPU_name].s = NULL;
13616 out_attr[Tag_CPU_raw_name].s = NULL;
13617 }
13618
13619 /* If we still don't have a value for Tag_CPU_name,
13620 make one up now. Tag_CPU_raw_name remains blank. */
13621 if (out_attr[Tag_CPU_name].s == NULL
13622 && out_attr[i].i < ARRAY_SIZE (name_table))
13623 out_attr[Tag_CPU_name].s =
13624 _bfd_elf_attr_strdup (obfd, name_table[out_attr[i].i]);
13625 }
13626 break;
13627
ee065d83
PB		 13628 case Tag_ARM_ISA_use:
13629 case Tag_THUMB_ISA_use:
ee065d83 13630 case Tag_WMMX_arch:
91e22acd
AS		 13631 case Tag_Advanced_SIMD_arch:
13632 /* ??? Do Advanced_SIMD (NEON) and WMMX conflict? */
ee065d83 13633 case Tag_ABI_FP_rounding:
ee065d83
PB		 13634 case Tag_ABI_FP_exceptions:
13635 case Tag_ABI_FP_user_exceptions:
13636 case Tag_ABI_FP_number_model:
75375b3e 13637 case Tag_FP_HP_extension:
91e22acd
AS		 13638 case Tag_CPU_unaligned_access:
13639 case Tag_T2EE_use:
91e22acd 13640 case Tag_MPextension_use:
ee065d83
PB		 13641 /* Use the largest value specified. */
13642 if (in_attr[i].i > out_attr[i].i)
13643 out_attr[i].i = in_attr[i].i;
13644 break;
13645
75375b3e 13646 case Tag_ABI_align_preserved:
91e22acd
AS		 13647 case Tag_ABI_PCS_RO_data:
13648 /* Use the smallest value specified. */
13649 if (in_attr[i].i < out_attr[i].i)
13650 out_attr[i].i = in_attr[i].i;
13651 break;
13652
75375b3e 13653 case Tag_ABI_align_needed:
91e22acd 13654 if ((in_attr[i].i > 0 || out_attr[i].i > 0)
75375b3e
MGD		 13655 && (in_attr[Tag_ABI_align_preserved].i == 0
13656 || out_attr[Tag_ABI_align_preserved].i == 0))
ee065d83 13657 {
91e22acd
AS		 13658 /* This error message should be enabled once all non-conformant
13659 binaries in the toolchain have had the attributes set
13660 properly.
ee065d83 13661 _bfd_error_handler
3895f852 13662 (_("error: %B: 8-byte data alignment conflicts with %B"),
91e22acd
AS		 13663 obfd, ibfd);
13664 result = FALSE; */
ee065d83 13665 }
91e22acd
AS		 13666 /* Fall through. */
13667 case Tag_ABI_FP_denormal:
13668 case Tag_ABI_PCS_GOT_use:
13669 /* Use the "greatest" from the sequence 0, 2, 1, or the largest
13670 value if greater than 2 (for future-proofing). */
13671 if ((in_attr[i].i > 2 && in_attr[i].i > out_attr[i].i)
13672 || (in_attr[i].i <= 2 && out_attr[i].i <= 2
13673 && order_021[in_attr[i].i] > order_021[out_attr[i].i]))
ee065d83
PB		 13674 out_attr[i].i = in_attr[i].i;
13675 break;
91e22acd 13676
75375b3e
MGD		 13677 case Tag_Virtualization_use:
13678 /* The virtualization tag effectively stores two bits of
13679 information: the intended use of TrustZone (in bit 0), and the
13680 intended use of Virtualization (in bit 1). */
13681 if (out_attr[i].i == 0)
13682 out_attr[i].i = in_attr[i].i;
13683 else if (in_attr[i].i != 0
13684 && in_attr[i].i != out_attr[i].i)
13685 {
13686 if (in_attr[i].i <= 3 && out_attr[i].i <= 3)
13687 out_attr[i].i = 3;
13688 else
13689 {
13690 _bfd_error_handler
13691 (_("error: %B: unable to merge virtualization attributes "
13692 "with %B"),
13693 obfd, ibfd);
13694 result = FALSE;
13695 }
13696 }
13697 break;
91e22acd
AS		 13698
13699 case Tag_CPU_arch_profile:
13700 if (out_attr[i].i != in_attr[i].i)
13701 {
13702 /* 0 will merge with anything.
13703 'A' and 'S' merge to 'A'.
13704 'R' and 'S' merge to 'R'.
99059e56 13705 'M' and 'A|R|S' is an error. */
91e22acd
AS		 13706 if (out_attr[i].i == 0
13707 || (out_attr[i].i == 'S'
13708 && (in_attr[i].i == 'A' || in_attr[i].i == 'R')))
13709 out_attr[i].i = in_attr[i].i;
13710 else if (in_attr[i].i == 0
13711 || (in_attr[i].i == 'S'
13712 && (out_attr[i].i == 'A' || out_attr[i].i == 'R')))
6a631e86 13713 ; /* Do nothing. */
91e22acd
AS		 13714 else
13715 {
13716 _bfd_error_handler
3895f852 13717 (_("error: %B: Conflicting architecture profiles %c/%c"),
91e22acd
AS		 13718 ibfd,
13719 in_attr[i].i ? in_attr[i].i : '0',
13720 out_attr[i].i ? out_attr[i].i : '0');
13721 result = FALSE;
13722 }
13723 }
13724 break;
15afaa63
TP		 13725
13726 case Tag_DSP_extension:
13727 /* No need to change output value if any of:
13728 - pre (<=) ARMv5T input architecture (do not have DSP)
13729 - M input profile not ARMv7E-M and do not have DSP. */
13730 if (in_attr[Tag_CPU_arch].i <= 3
13731 || (in_attr[Tag_CPU_arch_profile].i == 'M'
13732 && in_attr[Tag_CPU_arch].i != 13
13733 && in_attr[i].i == 0))
13734 ; /* Do nothing. */
13735 /* Output value should be 0 if DSP part of architecture, ie.
13736 - post (>=) ARMv5te architecture output
13737 - A, R or S profile output or ARMv7E-M output architecture. */
13738 else if (out_attr[Tag_CPU_arch].i >= 4
13739 && (out_attr[Tag_CPU_arch_profile].i == 'A'
13740 || out_attr[Tag_CPU_arch_profile].i == 'R'
13741 || out_attr[Tag_CPU_arch_profile].i == 'S'
13742 || out_attr[Tag_CPU_arch].i == 13))
13743 out_attr[i].i = 0;
13744 /* Otherwise, DSP instructions are added and not part of output
13745 architecture. */
13746 else
13747 out_attr[i].i = 1;
13748 break;
13749
75375b3e 13750 case Tag_FP_arch:
62f3b8c8 13751 {
4547cb56
NC		 13752 /* Tag_ABI_HardFP_use is handled along with Tag_FP_arch since
13753 the meaning of Tag_ABI_HardFP_use depends on Tag_FP_arch
13754 when it's 0. It might mean absence of FP hardware if
99654aaf 13755 Tag_FP_arch is zero. */
4547cb56 13756
a715796b 13757#define VFP_VERSION_COUNT 9
62f3b8c8
PB		 13758 static const struct
13759 {
13760 int ver;
13761 int regs;
bca38921 13762 } vfp_versions[VFP_VERSION_COUNT] =
62f3b8c8
PB		 13763 {
13764 {0, 0},
13765 {1, 16},
13766 {2, 16},
13767 {3, 32},
13768 {3, 16},
13769 {4, 32},
bca38921 13770 {4, 16},
a715796b
TG		 13771 {8, 32},
13772 {8, 16}
62f3b8c8
PB		 13773 };
13774 int ver;
13775 int regs;
13776 int newval;
13777
4547cb56
NC		 13778 /* If the output has no requirement about FP hardware,
13779 follow the requirement of the input. */
13780 if (out_attr[i].i == 0)
13781 {
13782 BFD_ASSERT (out_attr[Tag_ABI_HardFP_use].i == 0);
13783 out_attr[i].i = in_attr[i].i;
13784 out_attr[Tag_ABI_HardFP_use].i
13785 = in_attr[Tag_ABI_HardFP_use].i;
13786 break;
13787 }
13788 /* If the input has no requirement about FP hardware, do
13789 nothing. */
13790 else if (in_attr[i].i == 0)
13791 {
13792 BFD_ASSERT (in_attr[Tag_ABI_HardFP_use].i == 0);
13793 break;
13794 }
13795
13796 /* Both the input and the output have nonzero Tag_FP_arch.
99654aaf 13797 So Tag_ABI_HardFP_use is implied by Tag_FP_arch when it's zero. */
4547cb56
NC		 13798
13799 /* If both the input and the output have zero Tag_ABI_HardFP_use,
13800 do nothing. */
13801 if (in_attr[Tag_ABI_HardFP_use].i == 0
13802 && out_attr[Tag_ABI_HardFP_use].i == 0)
13803 ;
13804 /* If the input and the output have different Tag_ABI_HardFP_use,
99654aaf 13805 the combination of them is 0 (implied by Tag_FP_arch). */
4547cb56
NC		 13806 else if (in_attr[Tag_ABI_HardFP_use].i
13807 != out_attr[Tag_ABI_HardFP_use].i)
99654aaf 13808 out_attr[Tag_ABI_HardFP_use].i = 0;
4547cb56
NC		 13809
13810 /* Now we can handle Tag_FP_arch. */
13811
bca38921
MGD		 13812 /* Values of VFP_VERSION_COUNT or more aren't defined, so just
13813 pick the biggest. */
13814 if (in_attr[i].i >= VFP_VERSION_COUNT
13815 && in_attr[i].i > out_attr[i].i)
62f3b8c8
PB		 13816 {
13817 out_attr[i] = in_attr[i];
13818 break;
13819 }
13820 /* The output uses the superset of input features
13821 (ISA version) and registers. */
13822 ver = vfp_versions[in_attr[i].i].ver;
13823 if (ver < vfp_versions[out_attr[i].i].ver)
13824 ver = vfp_versions[out_attr[i].i].ver;
13825 regs = vfp_versions[in_attr[i].i].regs;
13826 if (regs < vfp_versions[out_attr[i].i].regs)
13827 regs = vfp_versions[out_attr[i].i].regs;
13828 /* This assumes all possible supersets are also a valid
99059e56 13829 options. */
bca38921 13830 for (newval = VFP_VERSION_COUNT - 1; newval > 0; newval--)
62f3b8c8
PB		 13831 {
13832 if (regs == vfp_versions[newval].regs
13833 && ver == vfp_versions[newval].ver)
13834 break;
13835 }
13836 out_attr[i].i = newval;
13837 }
b1cc4aeb 13838 break;
ee065d83
PB		 13839 case Tag_PCS_config:
13840 if (out_attr[i].i == 0)
13841 out_attr[i].i = in_attr[i].i;
b6009aca 13842 else if (in_attr[i].i != 0 && out_attr[i].i != in_attr[i].i)
ee065d83
PB		 13843 {
13844 /* It's sometimes ok to mix different configs, so this is only
99059e56 13845 a warning. */
ee065d83
PB		 13846 _bfd_error_handler
13847 (_("Warning: %B: Conflicting platform configuration"), ibfd);
13848 }
13849 break;
13850 case Tag_ABI_PCS_R9_use:
004ae526
PB		 13851 if (in_attr[i].i != out_attr[i].i
13852 && out_attr[i].i != AEABI_R9_unused
ee065d83
PB		 13853 && in_attr[i].i != AEABI_R9_unused)
13854 {
13855 _bfd_error_handler
3895f852 13856 (_("error: %B: Conflicting use of R9"), ibfd);
91e22acd 13857 result = FALSE;
ee065d83
PB		 13858 }
13859 if (out_attr[i].i == AEABI_R9_unused)
13860 out_attr[i].i = in_attr[i].i;
13861 break;
13862 case Tag_ABI_PCS_RW_data:
13863 if (in_attr[i].i == AEABI_PCS_RW_data_SBrel
13864 && out_attr[Tag_ABI_PCS_R9_use].i != AEABI_R9_SB
13865 && out_attr[Tag_ABI_PCS_R9_use].i != AEABI_R9_unused)
13866 {
13867 _bfd_error_handler
3895f852 13868 (_("error: %B: SB relative addressing conflicts with use of R9"),
ee065d83 13869 ibfd);
91e22acd 13870 result = FALSE;
ee065d83
PB		 13871 }
13872 /* Use the smallest value specified. */
13873 if (in_attr[i].i < out_attr[i].i)
13874 out_attr[i].i = in_attr[i].i;
13875 break;
ee065d83 13876 case Tag_ABI_PCS_wchar_t:
a9dc9481
JM		 13877 if (out_attr[i].i && in_attr[i].i && out_attr[i].i != in_attr[i].i
13878 && !elf_arm_tdata (obfd)->no_wchar_size_warning)
ee065d83
PB		 13879 {
13880 _bfd_error_handler
a9dc9481
JM		 13881 (_("warning: %B uses %u-byte wchar_t yet the output is to use %u-byte wchar_t; use of wchar_t values across objects may fail"),
13882 ibfd, in_attr[i].i, out_attr[i].i);
ee065d83 13883 }
a9dc9481 13884 else if (in_attr[i].i && !out_attr[i].i)
ee065d83
PB		 13885 out_attr[i].i = in_attr[i].i;
13886 break;
ee065d83
PB		 13887 case Tag_ABI_enum_size:
13888 if (in_attr[i].i != AEABI_enum_unused)
13889 {
13890 if (out_attr[i].i == AEABI_enum_unused
13891 || out_attr[i].i == AEABI_enum_forced_wide)
13892 {
13893 /* The existing object is compatible with anything.
13894 Use whatever requirements the new object has. */
13895 out_attr[i].i = in_attr[i].i;
13896 }
13897 else if (in_attr[i].i != AEABI_enum_forced_wide
bf21ed78 13898 && out_attr[i].i != in_attr[i].i
0ffa91dd 13899 && !elf_arm_tdata (obfd)->no_enum_size_warning)
ee065d83 13900 {
91e22acd 13901 static const char *aeabi_enum_names[] =
bf21ed78 13902 { "", "variable-size", "32-bit", "" };
91e22acd
AS		 13903 const char *in_name =
13904 in_attr[i].i < ARRAY_SIZE(aeabi_enum_names)
13905 ? aeabi_enum_names[in_attr[i].i]
13906 : "<unknown>";
13907 const char *out_name =
13908 out_attr[i].i < ARRAY_SIZE(aeabi_enum_names)
13909 ? aeabi_enum_names[out_attr[i].i]
13910 : "<unknown>";
ee065d83 13911 _bfd_error_handler
bf21ed78 13912 (_("warning: %B uses %s enums yet the output is to use %s enums; use of enum values across objects may fail"),
91e22acd 13913 ibfd, in_name, out_name);
ee065d83
PB		 13914 }
13915 }
13916 break;
13917 case Tag_ABI_VFP_args:
13918 /* Aready done. */
13919 break;
13920 case Tag_ABI_WMMX_args:
13921 if (in_attr[i].i != out_attr[i].i)
13922 {
13923 _bfd_error_handler
3895f852 13924 (_("error: %B uses iWMMXt register arguments, %B does not"),
ee065d83 13925 ibfd, obfd);
91e22acd 13926 result = FALSE;
ee065d83
PB		 13927 }
13928 break;
7b86a9fa
AS		 13929 case Tag_compatibility:
13930 /* Merged in target-independent code. */
13931 break;
91e22acd 13932 case Tag_ABI_HardFP_use:
4547cb56 13933 /* This is handled along with Tag_FP_arch. */
91e22acd
AS		 13934 break;
13935 case Tag_ABI_FP_16bit_format:
13936 if (in_attr[i].i != 0 && out_attr[i].i != 0)
13937 {
13938 if (in_attr[i].i != out_attr[i].i)
13939 {
13940 _bfd_error_handler
3895f852 13941 (_("error: fp16 format mismatch between %B and %B"),
91e22acd
AS		 13942 ibfd, obfd);
13943 result = FALSE;
13944 }
13945 }
13946 if (in_attr[i].i != 0)
13947 out_attr[i].i = in_attr[i].i;
13948 break;
7b86a9fa 13949
cd21e546 13950 case Tag_DIV_use:
ac56ee8f
MGD		 13951 /* A value of zero on input means that the divide instruction may
13952 be used if available in the base architecture as specified via
13953 Tag_CPU_arch and Tag_CPU_arch_profile. A value of 1 means that
13954 the user did not want divide instructions. A value of 2
13955 explicitly means that divide instructions were allowed in ARM
13956 and Thumb state. */
13957 if (in_attr[i].i == out_attr[i].i)
13958 /* Do nothing. */ ;
13959 else if (elf32_arm_attributes_forbid_div (in_attr)
13960 && !elf32_arm_attributes_accept_div (out_attr))
13961 out_attr[i].i = 1;
13962 else if (elf32_arm_attributes_forbid_div (out_attr)
13963 && elf32_arm_attributes_accept_div (in_attr))
13964 out_attr[i].i = in_attr[i].i;
13965 else if (in_attr[i].i == 2)
13966 out_attr[i].i = in_attr[i].i;
cd21e546
MGD		 13967 break;
13968
13969 case Tag_MPextension_use_legacy:
13970 /* We don't output objects with Tag_MPextension_use_legacy - we
13971 move the value to Tag_MPextension_use. */
13972 if (in_attr[i].i != 0 && in_attr[Tag_MPextension_use].i != 0)
13973 {
13974 if (in_attr[Tag_MPextension_use].i != in_attr[i].i)
13975 {
13976 _bfd_error_handler
13977 (_("%B has has both the current and legacy "
b38cadfb 13978 "Tag_MPextension_use attributes"),
cd21e546
MGD		 13979 ibfd);
13980 result = FALSE;
13981 }
13982 }
13983
13984 if (in_attr[i].i > out_attr[Tag_MPextension_use].i)
13985 out_attr[Tag_MPextension_use] = in_attr[i];
13986
13987 break;
13988
91e22acd 13989 case Tag_nodefaults:
2d0bb761
AS		 13990 /* This tag is set if it exists, but the value is unused (and is
13991 typically zero). We don't actually need to do anything here -
13992 the merge happens automatically when the type flags are merged
13993 below. */
91e22acd
AS		 13994 break;
13995 case Tag_also_compatible_with:
13996 /* Already done in Tag_CPU_arch. */
13997 break;
13998 case Tag_conformance:
13999 /* Keep the attribute if it matches. Throw it away otherwise.
14000 No attribute means no claim to conform. */
14001 if (!in_attr[i].s || !out_attr[i].s
14002 || strcmp (in_attr[i].s, out_attr[i].s) != 0)
14003 out_attr[i].s = NULL;
14004 break;
3cfad14c 14005
91e22acd 14006 default:
e8b36cd1
JM		 14007 result
14008 = result && _bfd_elf_merge_unknown_attribute_low (ibfd, obfd, i);
91e22acd
AS		 14009 }
14010
14011 /* If out_attr was copied from in_attr then it won't have a type yet. */
14012 if (in_attr[i].type && !out_attr[i].type)
14013 out_attr[i].type = in_attr[i].type;
ee065d83
PB		 14014 }
14015
104d59d1 14016 /* Merge Tag_compatibility attributes and any common GNU ones. */
5488d830
MGD		 14017 if (!_bfd_elf_merge_object_attributes (ibfd, obfd))
14018 return FALSE;
ee065d83 14019
104d59d1 14020 /* Check for any attributes not known on ARM. */
e8b36cd1 14021 result &= _bfd_elf_merge_unknown_attribute_list (ibfd, obfd);
91e22acd 14022
91e22acd 14023 return result;
252b5132
RH		 14024}
14025
3a4a14e9
PB		 14026
14027/* Return TRUE if the two EABI versions are incompatible. */
14028
14029static bfd_boolean
14030elf32_arm_versions_compatible (unsigned iver, unsigned over)
14031{
14032 /* v4 and v5 are the same spec before and after it was released,
14033 so allow mixing them. */
14034 if ((iver == EF_ARM_EABI_VER4 && over == EF_ARM_EABI_VER5)
14035 || (iver == EF_ARM_EABI_VER5 && over == EF_ARM_EABI_VER4))
14036 return TRUE;
14037
14038 return (iver == over);
14039}
14040
252b5132
RH		 14041/* Merge backend specific data from an object file to the output
14042 object file when linking. */
9b485d32 14043
b34976b6 14044static bfd_boolean
21d799b5 14045elf32_arm_merge_private_bfd_data (bfd * ibfd, bfd * obfd);
252b5132 14046
9b485d32
NC		 14047/* Display the flags field. */
14048
b34976b6 14049static bfd_boolean
57e8b36a 14050elf32_arm_print_private_bfd_data (bfd *abfd, void * ptr)
252b5132 14051{
fc830a83
NC		 14052 FILE * file = (FILE *) ptr;
14053 unsigned long flags;
252b5132
RH		 14054
14055 BFD_ASSERT (abfd != NULL && ptr != NULL);
14056
14057 /* Print normal ELF private data. */
14058 _bfd_elf_print_private_bfd_data (abfd, ptr);
14059
fc830a83 14060 flags = elf_elfheader (abfd)->e_flags;
9b485d32
NC		 14061 /* Ignore init flag - it may not be set, despite the flags field
14062 containing valid data. */
252b5132
RH		 14063
14064 /* xgettext:c-format */
9b485d32 14065 fprintf (file, _("private flags = %lx:"), elf_elfheader (abfd)->e_flags);
252b5132 14066
fc830a83
NC		 14067 switch (EF_ARM_EABI_VERSION (flags))
14068 {
14069 case EF_ARM_EABI_UNKNOWN:
4cc11e76 14070 /* The following flag bits are GNU extensions and not part of the
fc830a83
NC		 14071 official ARM ELF extended ABI. Hence they are only decoded if
14072 the EABI version is not set. */
fd2ec330 14073 if (flags & EF_ARM_INTERWORK)
9b485d32 14074 fprintf (file, _(" [interworking enabled]"));
9a5aca8c 14075
fd2ec330 14076 if (flags & EF_ARM_APCS_26)
6c571f00 14077 fprintf (file, " [APCS-26]");
fc830a83 14078 else
6c571f00 14079 fprintf (file, " [APCS-32]");
9a5aca8c 14080
96a846ea
RE		 14081 if (flags & EF_ARM_VFP_FLOAT)
14082 fprintf (file, _(" [VFP float format]"));
fde78edd
NC		 14083 else if (flags & EF_ARM_MAVERICK_FLOAT)
14084 fprintf (file, _(" [Maverick float format]"));
96a846ea
RE		 14085 else
14086 fprintf (file, _(" [FPA float format]"));
14087
fd2ec330 14088 if (flags & EF_ARM_APCS_FLOAT)
9b485d32 14089 fprintf (file, _(" [floats passed in float registers]"));
9a5aca8c 14090
fd2ec330 14091 if (flags & EF_ARM_PIC)
9b485d32 14092 fprintf (file, _(" [position independent]"));
fc830a83 14093
fd2ec330 14094 if (flags & EF_ARM_NEW_ABI)
9b485d32 14095 fprintf (file, _(" [new ABI]"));
9a5aca8c 14096
fd2ec330 14097 if (flags & EF_ARM_OLD_ABI)
9b485d32 14098 fprintf (file, _(" [old ABI]"));
9a5aca8c 14099
fd2ec330 14100 if (flags & EF_ARM_SOFT_FLOAT)
9b485d32 14101 fprintf (file, _(" [software FP]"));
9a5aca8c 14102
96a846ea
RE		 14103 flags &= ~(EF_ARM_INTERWORK | EF_ARM_APCS_26 | EF_ARM_APCS_FLOAT
14104 | EF_ARM_PIC | EF_ARM_NEW_ABI | EF_ARM_OLD_ABI
fde78edd
NC		 14105 | EF_ARM_SOFT_FLOAT | EF_ARM_VFP_FLOAT
14106 | EF_ARM_MAVERICK_FLOAT);
fc830a83 14107 break;
9a5aca8c 14108
fc830a83 14109 case EF_ARM_EABI_VER1:
9b485d32 14110 fprintf (file, _(" [Version1 EABI]"));
9a5aca8c 14111
fc830a83 14112 if (flags & EF_ARM_SYMSARESORTED)
9b485d32 14113 fprintf (file, _(" [sorted symbol table]"));
fc830a83 14114 else
9b485d32 14115 fprintf (file, _(" [unsorted symbol table]"));
9a5aca8c 14116
fc830a83
NC		 14117 flags &= ~ EF_ARM_SYMSARESORTED;
14118 break;
9a5aca8c 14119
fd2ec330
PB		 14120 case EF_ARM_EABI_VER2:
14121 fprintf (file, _(" [Version2 EABI]"));
14122
14123 if (flags & EF_ARM_SYMSARESORTED)
14124 fprintf (file, _(" [sorted symbol table]"));
14125 else
14126 fprintf (file, _(" [unsorted symbol table]"));
14127
14128 if (flags & EF_ARM_DYNSYMSUSESEGIDX)
14129 fprintf (file, _(" [dynamic symbols use segment index]"));
14130
14131 if (flags & EF_ARM_MAPSYMSFIRST)
14132 fprintf (file, _(" [mapping symbols precede others]"));
14133
99e4ae17 14134 flags &= ~(EF_ARM_SYMSARESORTED | EF_ARM_DYNSYMSUSESEGIDX
fd2ec330
PB		 14135 | EF_ARM_MAPSYMSFIRST);
14136 break;
14137
d507cf36
PB		 14138 case EF_ARM_EABI_VER3:
14139 fprintf (file, _(" [Version3 EABI]"));
8cb51566
PB		 14140 break;
14141
14142 case EF_ARM_EABI_VER4:
14143 fprintf (file, _(" [Version4 EABI]"));
3a4a14e9 14144 goto eabi;
d507cf36 14145
3a4a14e9
PB		 14146 case EF_ARM_EABI_VER5:
14147 fprintf (file, _(" [Version5 EABI]"));
3bfcb652
NC		 14148
14149 if (flags & EF_ARM_ABI_FLOAT_SOFT)
14150 fprintf (file, _(" [soft-float ABI]"));
14151
14152 if (flags & EF_ARM_ABI_FLOAT_HARD)
14153 fprintf (file, _(" [hard-float ABI]"));
14154
14155 flags &= ~(EF_ARM_ABI_FLOAT_SOFT | EF_ARM_ABI_FLOAT_HARD);
14156
3a4a14e9 14157 eabi:
d507cf36
PB		 14158 if (flags & EF_ARM_BE8)
14159 fprintf (file, _(" [BE8]"));
14160
14161 if (flags & EF_ARM_LE8)
14162 fprintf (file, _(" [LE8]"));
14163
14164 flags &= ~(EF_ARM_LE8 | EF_ARM_BE8);
14165 break;
14166
fc830a83 14167 default:
9b485d32 14168 fprintf (file, _(" <EABI version unrecognised>"));
fc830a83
NC		 14169 break;
14170 }
252b5132 14171
fc830a83 14172 flags &= ~ EF_ARM_EABIMASK;
252b5132 14173
fc830a83 14174 if (flags & EF_ARM_RELEXEC)
9b485d32 14175 fprintf (file, _(" [relocatable executable]"));
252b5132 14176
a5721edd 14177 flags &= ~EF_ARM_RELEXEC;
fc830a83
NC		 14178
14179 if (flags)
9b485d32 14180 fprintf (file, _("<Unrecognised flag bits set>"));
9a5aca8c 14181
252b5132
RH		 14182 fputc ('\n', file);
14183
b34976b6 14184 return TRUE;
252b5132
RH		 14185}
14186
14187static int
57e8b36a 14188elf32_arm_get_symbol_type (Elf_Internal_Sym * elf_sym, int type)
252b5132 14189{
2f0ca46a
NC		 14190 switch (ELF_ST_TYPE (elf_sym->st_info))
14191 {
14192 case STT_ARM_TFUNC:
14193 return ELF_ST_TYPE (elf_sym->st_info);
ce855c42 14194
2f0ca46a
NC		 14195 case STT_ARM_16BIT:
14196 /* If the symbol is not an object, return the STT_ARM_16BIT flag.
14197 This allows us to distinguish between data used by Thumb instructions
14198 and non-data (which is probably code) inside Thumb regions of an
14199 executable. */
1a0eb693 14200 if (type != STT_OBJECT && type != STT_TLS)
2f0ca46a
NC		 14201 return ELF_ST_TYPE (elf_sym->st_info);
14202 break;
9a5aca8c 14203
ce855c42
NC		 14204 default:
14205 break;
2f0ca46a
NC		 14206 }
14207
14208 return type;
252b5132 14209}
f21f3fe0 14210
252b5132 14211static asection *
07adf181
AM		 14212elf32_arm_gc_mark_hook (asection *sec,
14213 struct bfd_link_info *info,
14214 Elf_Internal_Rela *rel,
14215 struct elf_link_hash_entry *h,
14216 Elf_Internal_Sym *sym)
252b5132
RH		 14217{
14218 if (h != NULL)
07adf181 14219 switch (ELF32_R_TYPE (rel->r_info))
252b5132
RH		 14220 {
14221 case R_ARM_GNU_VTINHERIT:
14222 case R_ARM_GNU_VTENTRY:
07adf181
AM		 14223 return NULL;
14224 }
9ad5cbcf 14225
07adf181 14226 return _bfd_elf_gc_mark_hook (sec, info, rel, h, sym);
252b5132
RH		 14227}
14228
780a67af
NC		 14229/* Update the got entry reference counts for the section being removed. */
14230
b34976b6 14231static bfd_boolean
ba93b8ac
DJ		 14232elf32_arm_gc_sweep_hook (bfd * abfd,
14233 struct bfd_link_info * info,
14234 asection * sec,
14235 const Elf_Internal_Rela * relocs)
252b5132 14236{
5e681ec4
PB		 14237 Elf_Internal_Shdr *symtab_hdr;
14238 struct elf_link_hash_entry **sym_hashes;
14239 bfd_signed_vma *local_got_refcounts;
14240 const Elf_Internal_Rela *rel, *relend;
eb043451
PB		 14241 struct elf32_arm_link_hash_table * globals;
14242
0e1862bb 14243 if (bfd_link_relocatable (info))
7dda2462
TG		 14244 return TRUE;
14245
eb043451 14246 globals = elf32_arm_hash_table (info);
4dfe6ac6
NC		 14247 if (globals == NULL)
14248 return FALSE;
5e681ec4
PB		 14249
14250 elf_section_data (sec)->local_dynrel = NULL;
14251
0ffa91dd 14252 symtab_hdr = & elf_symtab_hdr (abfd);
5e681ec4
PB		 14253 sym_hashes = elf_sym_hashes (abfd);
14254 local_got_refcounts = elf_local_got_refcounts (abfd);
14255
906e58ca 14256 check_use_blx (globals);
bd97cb95 14257
5e681ec4
PB		 14258 relend = relocs + sec->reloc_count;
14259 for (rel = relocs; rel < relend; rel++)
eb043451 14260 {
3eb128b2
AM		 14261 unsigned long r_symndx;
14262 struct elf_link_hash_entry *h = NULL;
f6e32f6d 14263 struct elf32_arm_link_hash_entry *eh;
eb043451 14264 int r_type;
34e77a92 14265 bfd_boolean call_reloc_p;
f6e32f6d
RS		 14266 bfd_boolean may_become_dynamic_p;
14267 bfd_boolean may_need_local_target_p;
34e77a92
RS		 14268 union gotplt_union *root_plt;
14269 struct arm_plt_info *arm_plt;
5e681ec4 14270
3eb128b2
AM		 14271 r_symndx = ELF32_R_SYM (rel->r_info);
14272 if (r_symndx >= symtab_hdr->sh_info)
14273 {
14274 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
14275 while (h->root.type == bfd_link_hash_indirect
14276 || h->root.type == bfd_link_hash_warning)
14277 h = (struct elf_link_hash_entry *) h->root.u.i.link;
14278 }
f6e32f6d
RS		 14279 eh = (struct elf32_arm_link_hash_entry *) h;
14280
34e77a92 14281 call_reloc_p = FALSE;
f6e32f6d
RS		 14282 may_become_dynamic_p = FALSE;
14283 may_need_local_target_p = FALSE;
3eb128b2 14284
eb043451 14285 r_type = ELF32_R_TYPE (rel->r_info);
eb043451 14286 r_type = arm_real_reloc_type (globals, r_type);
eb043451
PB		 14287 switch (r_type)
14288 {
14289 case R_ARM_GOT32:
eb043451 14290 case R_ARM_GOT_PREL:
ba93b8ac
DJ		 14291 case R_ARM_TLS_GD32:
14292 case R_ARM_TLS_IE32:
3eb128b2 14293 if (h != NULL)
eb043451 14294 {
eb043451
PB		 14295 if (h->got.refcount > 0)
14296 h->got.refcount -= 1;
14297 }
14298 else if (local_got_refcounts != NULL)
14299 {
14300 if (local_got_refcounts[r_symndx] > 0)
14301 local_got_refcounts[r_symndx] -= 1;
14302 }
14303 break;
14304
ba93b8ac 14305 case R_ARM_TLS_LDM32:
4dfe6ac6 14306 globals->tls_ldm_got.refcount -= 1;
ba93b8ac
DJ		 14307 break;
14308
eb043451
PB		 14309 case R_ARM_PC24:
14310 case R_ARM_PLT32:
5b5bb741
PB		 14311 case R_ARM_CALL:
14312 case R_ARM_JUMP24:
eb043451 14313 case R_ARM_PREL31:
c19d1205 14314 case R_ARM_THM_CALL:
bd97cb95
DJ		 14315 case R_ARM_THM_JUMP24:
14316 case R_ARM_THM_JUMP19:
34e77a92 14317 call_reloc_p = TRUE;
f6e32f6d
RS		 14318 may_need_local_target_p = TRUE;
14319 break;
14320
14321 case R_ARM_ABS12:
14322 if (!globals->vxworks_p)
14323 {
14324 may_need_local_target_p = TRUE;
14325 break;
14326 }
14327 /* Fall through. */
14328 case R_ARM_ABS32:
14329 case R_ARM_ABS32_NOI:
14330 case R_ARM_REL32:
14331 case R_ARM_REL32_NOI:
b6895b4f
PB		 14332 case R_ARM_MOVW_ABS_NC:
14333 case R_ARM_MOVT_ABS:
14334 case R_ARM_MOVW_PREL_NC:
14335 case R_ARM_MOVT_PREL:
14336 case R_ARM_THM_MOVW_ABS_NC:
14337 case R_ARM_THM_MOVT_ABS:
14338 case R_ARM_THM_MOVW_PREL_NC:
14339 case R_ARM_THM_MOVT_PREL:
b7693d02 14340 /* Should the interworking branches be here also? */
0e1862bb 14341 if ((bfd_link_pic (info) || globals->root.is_relocatable_executable)
34e77a92
RS		 14342 && (sec->flags & SEC_ALLOC) != 0)
14343 {
14344 if (h == NULL
469a3493 14345 && elf32_arm_howto_from_type (r_type)->pc_relative)
34e77a92
RS		 14346 {
14347 call_reloc_p = TRUE;
14348 may_need_local_target_p = TRUE;
14349 }
14350 else
14351 may_become_dynamic_p = TRUE;
14352 }
f6e32f6d
RS		 14353 else
14354 may_need_local_target_p = TRUE;
14355 break;
b7693d02 14356
f6e32f6d
RS		 14357 default:
14358 break;
14359 }
5e681ec4 14360
34e77a92 14361 if (may_need_local_target_p
4ba2ef8f
TP		 14362 && elf32_arm_get_plt_info (abfd, globals, eh, r_symndx, &root_plt,
14363 &arm_plt))
f6e32f6d 14364 {
27586251
HPN		 14365 /* If PLT refcount book-keeping is wrong and too low, we'll
14366 see a zero value (going to -1) for the root PLT reference
14367 count. */
14368 if (root_plt->refcount >= 0)
14369 {
14370 BFD_ASSERT (root_plt->refcount != 0);
14371 root_plt->refcount -= 1;
14372 }
14373 else
14374 /* A value of -1 means the symbol has become local, forced
14375 or seeing a hidden definition. Any other negative value
14376 is an error. */
14377 BFD_ASSERT (root_plt->refcount == -1);
34e77a92
RS		 14378
14379 if (!call_reloc_p)
14380 arm_plt->noncall_refcount--;
5e681ec4 14381
f6e32f6d 14382 if (r_type == R_ARM_THM_CALL)
34e77a92 14383 arm_plt->maybe_thumb_refcount--;
bd97cb95 14384
f6e32f6d
RS		 14385 if (r_type == R_ARM_THM_JUMP24
14386 || r_type == R_ARM_THM_JUMP19)
34e77a92 14387 arm_plt->thumb_refcount--;
f6e32f6d 14388 }
5e681ec4 14389
34e77a92 14390 if (may_become_dynamic_p)
f6e32f6d
RS		 14391 {
14392 struct elf_dyn_relocs **pp;
14393 struct elf_dyn_relocs *p;
5e681ec4 14394
34e77a92 14395 if (h != NULL)
9c489990 14396 pp = &(eh->dyn_relocs);
34e77a92
RS		 14397 else
14398 {
14399 Elf_Internal_Sym *isym;
14400
14401 isym = bfd_sym_from_r_symndx (&globals->sym_cache,
14402 abfd, r_symndx);
14403 if (isym == NULL)
14404 return FALSE;
14405 pp = elf32_arm_get_local_dynreloc_list (abfd, r_symndx, isym);
14406 if (pp == NULL)
14407 return FALSE;
14408 }
9c489990 14409 for (; (p = *pp) != NULL; pp = &p->next)
f6e32f6d
RS		 14410 if (p->sec == sec)
14411 {
14412 /* Everything must go for SEC. */
14413 *pp = p->next;
14414 break;
14415 }
eb043451
PB		 14416 }
14417 }
5e681ec4 14418
b34976b6 14419 return TRUE;
252b5132
RH		 14420}
14421
780a67af
NC		 14422/* Look through the relocs for a section during the first phase. */
14423
b34976b6 14424static bfd_boolean
57e8b36a
NC		 14425elf32_arm_check_relocs (bfd *abfd, struct bfd_link_info *info,
14426 asection *sec, const Elf_Internal_Rela *relocs)
252b5132 14427{
b34976b6
AM		 14428 Elf_Internal_Shdr *symtab_hdr;
14429 struct elf_link_hash_entry **sym_hashes;
b34976b6
AM		 14430 const Elf_Internal_Rela *rel;
14431 const Elf_Internal_Rela *rel_end;
14432 bfd *dynobj;
5e681ec4 14433 asection *sreloc;
5e681ec4 14434 struct elf32_arm_link_hash_table *htab;
f6e32f6d
RS		 14435 bfd_boolean call_reloc_p;
14436 bfd_boolean may_become_dynamic_p;
14437 bfd_boolean may_need_local_target_p;
ce98a316 14438 unsigned long nsyms;
9a5aca8c 14439
0e1862bb 14440 if (bfd_link_relocatable (info))
b34976b6 14441 return TRUE;
9a5aca8c 14442
0ffa91dd
NC		 14443 BFD_ASSERT (is_arm_elf (abfd));
14444
5e681ec4 14445 htab = elf32_arm_hash_table (info);
4dfe6ac6
NC		 14446 if (htab == NULL)
14447 return FALSE;
14448
5e681ec4 14449 sreloc = NULL;
9a5aca8c 14450
67687978
PB		 14451 /* Create dynamic sections for relocatable executables so that we can
14452 copy relocations. */
14453 if (htab->root.is_relocatable_executable
14454 && ! htab->root.dynamic_sections_created)
14455 {
14456 if (! _bfd_elf_link_create_dynamic_sections (abfd, info))
14457 return FALSE;
14458 }
14459
cbc704f3
RS		 14460 if (htab->root.dynobj == NULL)
14461 htab->root.dynobj = abfd;
34e77a92
RS		 14462 if (!create_ifunc_sections (info))
14463 return FALSE;
cbc704f3
RS		 14464
14465 dynobj = htab->root.dynobj;
14466
0ffa91dd 14467 symtab_hdr = & elf_symtab_hdr (abfd);
252b5132 14468 sym_hashes = elf_sym_hashes (abfd);
ce98a316 14469 nsyms = NUM_SHDR_ENTRIES (symtab_hdr);
b38cadfb 14470
252b5132
RH		 14471 rel_end = relocs + sec->reloc_count;
14472 for (rel = relocs; rel < rel_end; rel++)
14473 {
34e77a92 14474 Elf_Internal_Sym *isym;
252b5132 14475 struct elf_link_hash_entry *h;
b7693d02 14476 struct elf32_arm_link_hash_entry *eh;
252b5132 14477 unsigned long r_symndx;
eb043451 14478 int r_type;
9a5aca8c 14479
252b5132 14480 r_symndx = ELF32_R_SYM (rel->r_info);
eb043451 14481 r_type = ELF32_R_TYPE (rel->r_info);
eb043451 14482 r_type = arm_real_reloc_type (htab, r_type);
ba93b8ac 14483
ce98a316
NC		 14484 if (r_symndx >= nsyms
14485 /* PR 9934: It is possible to have relocations that do not
14486 refer to symbols, thus it is also possible to have an
14487 object file containing relocations but no symbol table. */
cf35638d 14488 && (r_symndx > STN_UNDEF || nsyms > 0))
ba93b8ac
DJ		 14489 {
14490 (*_bfd_error_handler) (_("%B: bad symbol index: %d"), abfd,
ce98a316 14491 r_symndx);
ba93b8ac
DJ		 14492 return FALSE;
14493 }
14494
34e77a92
RS		 14495 h = NULL;
14496 isym = NULL;
14497 if (nsyms > 0)
973a3492 14498 {
34e77a92
RS		 14499 if (r_symndx < symtab_hdr->sh_info)
14500 {
14501 /* A local symbol. */
14502 isym = bfd_sym_from_r_symndx (&htab->sym_cache,
14503 abfd, r_symndx);
14504 if (isym == NULL)
14505 return FALSE;
14506 }
14507 else
14508 {
14509 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
14510 while (h->root.type == bfd_link_hash_indirect
14511 || h->root.type == bfd_link_hash_warning)
14512 h = (struct elf_link_hash_entry *) h->root.u.i.link;
81fbe831
AM		 14513
14514 /* PR15323, ref flags aren't set for references in the
14515 same object. */
14516 h->root.non_ir_ref = 1;
34e77a92 14517 }
973a3492 14518 }
9a5aca8c 14519
b7693d02
DJ		 14520 eh = (struct elf32_arm_link_hash_entry *) h;
14521
f6e32f6d
RS		 14522 call_reloc_p = FALSE;
14523 may_become_dynamic_p = FALSE;
14524 may_need_local_target_p = FALSE;
14525
0855e32b
NS		 14526 /* Could be done earlier, if h were already available. */
14527 r_type = elf32_arm_tls_transition (info, r_type, h);
eb043451 14528 switch (r_type)
99059e56 14529 {
5e681ec4 14530 case R_ARM_GOT32:
eb043451 14531 case R_ARM_GOT_PREL:
ba93b8ac
DJ		 14532 case R_ARM_TLS_GD32:
14533 case R_ARM_TLS_IE32:
0855e32b
NS		 14534 case R_ARM_TLS_GOTDESC:
14535 case R_ARM_TLS_DESCSEQ:
14536 case R_ARM_THM_TLS_DESCSEQ:
14537 case R_ARM_TLS_CALL:
14538 case R_ARM_THM_TLS_CALL:
5e681ec4 14539 /* This symbol requires a global offset table entry. */
ba93b8ac
DJ		 14540 {
14541 int tls_type, old_tls_type;
5e681ec4 14542
ba93b8ac
DJ		 14543 switch (r_type)
14544 {
14545 case R_ARM_TLS_GD32: tls_type = GOT_TLS_GD; break;
b38cadfb 14546
ba93b8ac 14547 case R_ARM_TLS_IE32: tls_type = GOT_TLS_IE; break;
b38cadfb 14548
0855e32b
NS		 14549 case R_ARM_TLS_GOTDESC:
14550 case R_ARM_TLS_CALL: case R_ARM_THM_TLS_CALL:
14551 case R_ARM_TLS_DESCSEQ: case R_ARM_THM_TLS_DESCSEQ:
14552 tls_type = GOT_TLS_GDESC; break;
b38cadfb 14553
ba93b8ac
DJ		 14554 default: tls_type = GOT_NORMAL; break;
14555 }
252b5132 14556
0e1862bb 14557 if (!bfd_link_executable (info) && (tls_type & GOT_TLS_IE))
eea6dad2
KM		 14558 info->flags |= DF_STATIC_TLS;
14559
ba93b8ac
DJ		 14560 if (h != NULL)
14561 {
14562 h->got.refcount++;
14563 old_tls_type = elf32_arm_hash_entry (h)->tls_type;
14564 }
14565 else
14566 {
ba93b8ac 14567 /* This is a global offset table entry for a local symbol. */
34e77a92
RS		 14568 if (!elf32_arm_allocate_local_sym_info (abfd))
14569 return FALSE;
14570 elf_local_got_refcounts (abfd)[r_symndx] += 1;
ba93b8ac
DJ		 14571 old_tls_type = elf32_arm_local_got_tls_type (abfd) [r_symndx];
14572 }
14573
0855e32b 14574 /* If a variable is accessed with both tls methods, two
99059e56 14575 slots may be created. */
0855e32b
NS		 14576 if (GOT_TLS_GD_ANY_P (old_tls_type)
14577 && GOT_TLS_GD_ANY_P (tls_type))
14578 tls_type |= old_tls_type;
14579
14580 /* We will already have issued an error message if there
14581 is a TLS/non-TLS mismatch, based on the symbol
14582 type. So just combine any TLS types needed. */
ba93b8ac
DJ		 14583 if (old_tls_type != GOT_UNKNOWN && old_tls_type != GOT_NORMAL
14584 && tls_type != GOT_NORMAL)
14585 tls_type |= old_tls_type;
14586
0855e32b 14587 /* If the symbol is accessed in both IE and GDESC
99059e56
RM		 14588 method, we're able to relax. Turn off the GDESC flag,
14589 without messing up with any other kind of tls types
6a631e86 14590 that may be involved. */
0855e32b
NS		 14591 if ((tls_type & GOT_TLS_IE) && (tls_type & GOT_TLS_GDESC))
14592 tls_type &= ~GOT_TLS_GDESC;
14593
ba93b8ac
DJ		 14594 if (old_tls_type != tls_type)
14595 {
14596 if (h != NULL)
14597 elf32_arm_hash_entry (h)->tls_type = tls_type;
14598 else
14599 elf32_arm_local_got_tls_type (abfd) [r_symndx] = tls_type;
14600 }
14601 }
8029a119 14602 /* Fall through. */
ba93b8ac
DJ		 14603
14604 case R_ARM_TLS_LDM32:
14605 if (r_type == R_ARM_TLS_LDM32)
14606 htab->tls_ldm_got.refcount++;
8029a119 14607 /* Fall through. */
252b5132 14608
c19d1205 14609 case R_ARM_GOTOFF32:
5e681ec4 14610 case R_ARM_GOTPC:
cbc704f3
RS		 14611 if (htab->root.sgot == NULL
14612 && !create_got_section (htab->root.dynobj, info))
14613 return FALSE;
252b5132
RH		 14614 break;
14615
252b5132 14616 case R_ARM_PC24:
7359ea65 14617 case R_ARM_PLT32:
5b5bb741
PB		 14618 case R_ARM_CALL:
14619 case R_ARM_JUMP24:
eb043451 14620 case R_ARM_PREL31:
c19d1205 14621 case R_ARM_THM_CALL:
bd97cb95
DJ		 14622 case R_ARM_THM_JUMP24:
14623 case R_ARM_THM_JUMP19:
f6e32f6d
RS		 14624 call_reloc_p = TRUE;
14625 may_need_local_target_p = TRUE;
14626 break;
14627
14628 case R_ARM_ABS12:
14629 /* VxWorks uses dynamic R_ARM_ABS12 relocations for
14630 ldr __GOTT_INDEX__ offsets. */
14631 if (!htab->vxworks_p)
14632 {
14633 may_need_local_target_p = TRUE;
14634 break;
14635 }
aebf9be7
NC		 14636 else goto jump_over;
14637
f6e32f6d 14638 /* Fall through. */
39623e12 14639
96c23d59
JM		 14640 case R_ARM_MOVW_ABS_NC:
14641 case R_ARM_MOVT_ABS:
14642 case R_ARM_THM_MOVW_ABS_NC:
14643 case R_ARM_THM_MOVT_ABS:
0e1862bb 14644 if (bfd_link_pic (info))
96c23d59
JM		 14645 {
14646 (*_bfd_error_handler)
14647 (_("%B: relocation %s against `%s' can not be used when making a shared object; recompile with -fPIC"),
14648 abfd, elf32_arm_howto_table_1[r_type].name,
14649 (h) ? h->root.root.string : "a local symbol");
14650 bfd_set_error (bfd_error_bad_value);
14651 return FALSE;
14652 }
14653
14654 /* Fall through. */
39623e12
PB		 14655 case R_ARM_ABS32:
14656 case R_ARM_ABS32_NOI:
aebf9be7 14657 jump_over:
0e1862bb 14658 if (h != NULL && bfd_link_executable (info))
97323ad1
WN		 14659 {
14660 h->pointer_equality_needed = 1;
14661 }
14662 /* Fall through. */
39623e12
PB		 14663 case R_ARM_REL32:
14664 case R_ARM_REL32_NOI:
b6895b4f
PB		 14665 case R_ARM_MOVW_PREL_NC:
14666 case R_ARM_MOVT_PREL:
b6895b4f
PB		 14667 case R_ARM_THM_MOVW_PREL_NC:
14668 case R_ARM_THM_MOVT_PREL:
39623e12 14669
b7693d02 14670 /* Should the interworking branches be listed here? */
0e1862bb 14671 if ((bfd_link_pic (info) || htab->root.is_relocatable_executable)
34e77a92
RS		 14672 && (sec->flags & SEC_ALLOC) != 0)
14673 {
14674 if (h == NULL
469a3493 14675 && elf32_arm_howto_from_type (r_type)->pc_relative)
34e77a92
RS		 14676 {
14677 /* In shared libraries and relocatable executables,
14678 we treat local relative references as calls;
14679 see the related SYMBOL_CALLS_LOCAL code in
14680 allocate_dynrelocs. */
14681 call_reloc_p = TRUE;
14682 may_need_local_target_p = TRUE;
14683 }
14684 else
14685 /* We are creating a shared library or relocatable
14686 executable, and this is a reloc against a global symbol,
14687 or a non-PC-relative reloc against a local symbol.
14688 We may need to copy the reloc into the output. */
14689 may_become_dynamic_p = TRUE;
14690 }
f6e32f6d
RS		 14691 else
14692 may_need_local_target_p = TRUE;
252b5132
RH		 14693 break;
14694
99059e56
RM		 14695 /* This relocation describes the C++ object vtable hierarchy.
14696 Reconstruct it for later use during GC. */
14697 case R_ARM_GNU_VTINHERIT:
14698 if (!bfd_elf_gc_record_vtinherit (abfd, sec, h, rel->r_offset))
14699 return FALSE;
14700 break;
14701
14702 /* This relocation describes which C++ vtable entries are actually
14703 used. Record for later use during GC. */
14704 case R_ARM_GNU_VTENTRY:
14705 BFD_ASSERT (h != NULL);
14706 if (h != NULL
14707 && !bfd_elf_gc_record_vtentry (abfd, sec, h, rel->r_offset))
14708 return FALSE;
14709 break;
14710 }
f6e32f6d
RS		 14711
14712 if (h != NULL)
14713 {
14714 if (call_reloc_p)
14715 /* We may need a .plt entry if the function this reloc
14716 refers to is in a different object, regardless of the
14717 symbol's type. We can't tell for sure yet, because
14718 something later might force the symbol local. */
14719 h->needs_plt = 1;
14720 else if (may_need_local_target_p)
14721 /* If this reloc is in a read-only section, we might
14722 need a copy reloc. We can't check reliably at this
14723 stage whether the section is read-only, as input
14724 sections have not yet been mapped to output sections.
14725 Tentatively set the flag for now, and correct in
14726 adjust_dynamic_symbol. */
14727 h->non_got_ref = 1;
14728 }
14729
34e77a92
RS		 14730 if (may_need_local_target_p
14731 && (h != NULL || ELF32_ST_TYPE (isym->st_info) == STT_GNU_IFUNC))
f6e32f6d 14732 {
34e77a92
RS		 14733 union gotplt_union *root_plt;
14734 struct arm_plt_info *arm_plt;
14735 struct arm_local_iplt_info *local_iplt;
14736
14737 if (h != NULL)
14738 {
14739 root_plt = &h->plt;
14740 arm_plt = &eh->plt;
14741 }
14742 else
14743 {
14744 local_iplt = elf32_arm_create_local_iplt (abfd, r_symndx);
14745 if (local_iplt == NULL)
14746 return FALSE;
14747 root_plt = &local_iplt->root;
14748 arm_plt = &local_iplt->arm;
14749 }
14750
f6e32f6d
RS		 14751 /* If the symbol is a function that doesn't bind locally,
14752 this relocation will need a PLT entry. */
a8c887dd
NC		 14753 if (root_plt->refcount != -1)
14754 root_plt->refcount += 1;
34e77a92
RS		 14755
14756 if (!call_reloc_p)
14757 arm_plt->noncall_refcount++;
f6e32f6d
RS		 14758
14759 /* It's too early to use htab->use_blx here, so we have to
14760 record possible blx references separately from
14761 relocs that definitely need a thumb stub. */
14762
14763 if (r_type == R_ARM_THM_CALL)
34e77a92 14764 arm_plt->maybe_thumb_refcount += 1;
f6e32f6d
RS		 14765
14766 if (r_type == R_ARM_THM_JUMP24
14767 || r_type == R_ARM_THM_JUMP19)
34e77a92 14768 arm_plt->thumb_refcount += 1;
f6e32f6d
RS		 14769 }
14770
14771 if (may_become_dynamic_p)
14772 {
14773 struct elf_dyn_relocs *p, **head;
14774
14775 /* Create a reloc section in dynobj. */
14776 if (sreloc == NULL)
14777 {
14778 sreloc = _bfd_elf_make_dynamic_reloc_section
14779 (sec, dynobj, 2, abfd, ! htab->use_rel);
14780
14781 if (sreloc == NULL)
14782 return FALSE;
14783
14784 /* BPABI objects never have dynamic relocations mapped. */
14785 if (htab->symbian_p)
14786 {
14787 flagword flags;
14788
14789 flags = bfd_get_section_flags (dynobj, sreloc);
14790 flags &= ~(SEC_LOAD | SEC_ALLOC);
14791 bfd_set_section_flags (dynobj, sreloc, flags);
14792 }
14793 }
14794
14795 /* If this is a global symbol, count the number of
14796 relocations we need for this symbol. */
14797 if (h != NULL)
14798 head = &((struct elf32_arm_link_hash_entry *) h)->dyn_relocs;
14799 else
14800 {
34e77a92
RS		 14801 head = elf32_arm_get_local_dynreloc_list (abfd, r_symndx, isym);
14802 if (head == NULL)
f6e32f6d 14803 return FALSE;
f6e32f6d
RS		 14804 }
14805
14806 p = *head;
14807 if (p == NULL || p->sec != sec)
14808 {
14809 bfd_size_type amt = sizeof *p;
14810
14811 p = (struct elf_dyn_relocs *) bfd_alloc (htab->root.dynobj, amt);
14812 if (p == NULL)
14813 return FALSE;
14814 p->next = *head;
14815 *head = p;
14816 p->sec = sec;
14817 p->count = 0;
14818 p->pc_count = 0;
14819 }
14820
469a3493 14821 if (elf32_arm_howto_from_type (r_type)->pc_relative)
f6e32f6d
RS		 14822 p->pc_count += 1;
14823 p->count += 1;
14824 }
252b5132 14825 }
f21f3fe0 14826
b34976b6 14827 return TRUE;
252b5132
RH		 14828}
14829
6a5bb875 14830/* Unwinding tables are not referenced directly. This pass marks them as
4ba2ef8f
TP		 14831 required if the corresponding code section is marked. Similarly, ARMv8-M
14832 secure entry functions can only be referenced by SG veneers which are
14833 created after the GC process. They need to be marked in case they reside in
14834 their own section (as would be the case if code was compiled with
14835 -ffunction-sections). */
6a5bb875
PB		 14836
14837static bfd_boolean
906e58ca
NC		 14838elf32_arm_gc_mark_extra_sections (struct bfd_link_info *info,
14839 elf_gc_mark_hook_fn gc_mark_hook)
6a5bb875
PB		 14840{
14841 bfd *sub;
14842 Elf_Internal_Shdr **elf_shdrp;
4ba2ef8f
TP		 14843 asection *cmse_sec;
14844 obj_attribute *out_attr;
14845 Elf_Internal_Shdr *symtab_hdr;
14846 unsigned i, sym_count, ext_start;
14847 const struct elf_backend_data *bed;
14848 struct elf_link_hash_entry **sym_hashes;
14849 struct elf32_arm_link_hash_entry *cmse_hash;
14850 bfd_boolean again, is_v8m, first_bfd_browse = TRUE;
6a5bb875 14851
7f6ab9f8
AM		 14852 _bfd_elf_gc_mark_extra_sections (info, gc_mark_hook);
14853
4ba2ef8f
TP		 14854 out_attr = elf_known_obj_attributes_proc (info->output_bfd);
14855 is_v8m = out_attr[Tag_CPU_arch].i >= TAG_CPU_ARCH_V8M_BASE
14856 && out_attr[Tag_CPU_arch_profile].i == 'M';
14857
6a5bb875
PB		 14858 /* Marking EH data may cause additional code sections to be marked,
14859 requiring multiple passes. */
14860 again = TRUE;
14861 while (again)
14862 {
14863 again = FALSE;
c72f2fb2 14864 for (sub = info->input_bfds; sub != NULL; sub = sub->link.next)
6a5bb875
PB		 14865 {
14866 asection *o;
14867
0ffa91dd 14868 if (! is_arm_elf (sub))
6a5bb875
PB		 14869 continue;
14870
14871 elf_shdrp = elf_elfsections (sub);
14872 for (o = sub->sections; o != NULL; o = o->next)
14873 {
14874 Elf_Internal_Shdr *hdr;
0ffa91dd 14875
6a5bb875 14876 hdr = &elf_section_data (o)->this_hdr;
4fbb74a6
AM		 14877 if (hdr->sh_type == SHT_ARM_EXIDX
14878 && hdr->sh_link
14879 && hdr->sh_link < elf_numsections (sub)
6a5bb875
PB		 14880 && !o->gc_mark
14881 && elf_shdrp[hdr->sh_link]->bfd_section->gc_mark)
14882 {
14883 again = TRUE;
14884 if (!_bfd_elf_gc_mark (info, o, gc_mark_hook))
14885 return FALSE;
14886 }
14887 }
4ba2ef8f
TP		 14888
14889 /* Mark section holding ARMv8-M secure entry functions. We mark all
14890 of them so no need for a second browsing. */
14891 if (is_v8m && first_bfd_browse)
14892 {
14893 sym_hashes = elf_sym_hashes (sub);
14894 bed = get_elf_backend_data (sub);
14895 symtab_hdr = &elf_tdata (sub)->symtab_hdr;
14896 sym_count = symtab_hdr->sh_size / bed->s->sizeof_sym;
14897 ext_start = symtab_hdr->sh_info;
14898
14899 /* Scan symbols. */
14900 for (i = ext_start; i < sym_count; i++)
14901 {
14902 cmse_hash = elf32_arm_hash_entry (sym_hashes[i - ext_start]);
14903
14904 /* Assume it is a special symbol. If not, cmse_scan will
14905 warn about it and user can do something about it. */
14906 if (ARM_GET_SYM_CMSE_SPCL (cmse_hash->root.target_internal))
14907 {
14908 cmse_sec = cmse_hash->root.root.u.def.section;
14909 if (!_bfd_elf_gc_mark (info, cmse_sec, gc_mark_hook))
14910 return FALSE;
14911 }
14912 }
14913 }
6a5bb875 14914 }
4ba2ef8f 14915 first_bfd_browse = FALSE;
6a5bb875
PB		 14916 }
14917
14918 return TRUE;
14919}
14920
3c9458e9
NC		 14921/* Treat mapping symbols as special target symbols. */
14922
14923static bfd_boolean
14924elf32_arm_is_target_special_symbol (bfd * abfd ATTRIBUTE_UNUSED, asymbol * sym)
14925{
b0796911
PB		 14926 return bfd_is_arm_special_symbol_name (sym->name,
14927 BFD_ARM_SPECIAL_SYM_TYPE_ANY);
3c9458e9
NC		 14928}
14929
0367ecfb
NC		 14930/* This is a copy of elf_find_function() from elf.c except that
14931 ARM mapping symbols are ignored when looking for function names
14932 and STT_ARM_TFUNC is considered to a function type. */
252b5132 14933
0367ecfb
NC		 14934static bfd_boolean
14935arm_elf_find_function (bfd * abfd ATTRIBUTE_UNUSED,
0367ecfb 14936 asymbol ** symbols,
fb167eb2 14937 asection * section,
0367ecfb
NC		 14938 bfd_vma offset,
14939 const char ** filename_ptr,
14940 const char ** functionname_ptr)
14941{
14942 const char * filename = NULL;
14943 asymbol * func = NULL;
14944 bfd_vma low_func = 0;
14945 asymbol ** p;
252b5132
RH		 14946
14947 for (p = symbols; *p != NULL; p++)
14948 {
14949 elf_symbol_type *q;
14950
14951 q = (elf_symbol_type *) *p;
14952
252b5132
RH		 14953 switch (ELF_ST_TYPE (q->internal_elf_sym.st_info))
14954 {
14955 default:
14956 break;
14957 case STT_FILE:
14958 filename = bfd_asymbol_name (&q->symbol);
14959 break;
252b5132
RH		 14960 case STT_FUNC:
14961 case STT_ARM_TFUNC:
9d2da7ca 14962 case STT_NOTYPE:
b0796911 14963 /* Skip mapping symbols. */
0367ecfb 14964 if ((q->symbol.flags & BSF_LOCAL)
b0796911
PB		 14965 && bfd_is_arm_special_symbol_name (q->symbol.name,
14966 BFD_ARM_SPECIAL_SYM_TYPE_ANY))
0367ecfb
NC		 14967 continue;
14968 /* Fall through. */
6b40fcba 14969 if (bfd_get_section (&q->symbol) == section
252b5132
RH		 14970 && q->symbol.value >= low_func
14971 && q->symbol.value <= offset)
14972 {
14973 func = (asymbol *) q;
14974 low_func = q->symbol.value;
14975 }
14976 break;
14977 }
14978 }
14979
14980 if (func == NULL)
b34976b6 14981 return FALSE;
252b5132 14982
0367ecfb
NC		 14983 if (filename_ptr)
14984 *filename_ptr = filename;
14985 if (functionname_ptr)
14986 *functionname_ptr = bfd_asymbol_name (func);
14987
14988 return TRUE;
906e58ca 14989}
0367ecfb
NC		 14990
14991
14992/* Find the nearest line to a particular section and offset, for error
14993 reporting. This code is a duplicate of the code in elf.c, except
14994 that it uses arm_elf_find_function. */
14995
14996static bfd_boolean
14997elf32_arm_find_nearest_line (bfd * abfd,
0367ecfb 14998 asymbol ** symbols,
fb167eb2 14999 asection * section,
0367ecfb
NC		 15000 bfd_vma offset,
15001 const char ** filename_ptr,
15002 const char ** functionname_ptr,
fb167eb2
AM		 15003 unsigned int * line_ptr,
15004 unsigned int * discriminator_ptr)
0367ecfb
NC		 15005{
15006 bfd_boolean found = FALSE;
15007
fb167eb2 15008 if (_bfd_dwarf2_find_nearest_line (abfd, symbols, NULL, section, offset,
0367ecfb 15009 filename_ptr, functionname_ptr,
fb167eb2
AM		 15010 line_ptr, discriminator_ptr,
15011 dwarf_debug_sections, 0,
0367ecfb
NC		 15012 & elf_tdata (abfd)->dwarf2_find_line_info))
15013 {
15014 if (!*functionname_ptr)
fb167eb2 15015 arm_elf_find_function (abfd, symbols, section, offset,
0367ecfb
NC		 15016 *filename_ptr ? NULL : filename_ptr,
15017 functionname_ptr);
f21f3fe0 15018
0367ecfb
NC		 15019 return TRUE;
15020 }
15021
fb167eb2
AM		 15022 /* Skip _bfd_dwarf1_find_nearest_line since no known ARM toolchain
15023 uses DWARF1. */
15024
0367ecfb
NC		 15025 if (! _bfd_stab_section_find_nearest_line (abfd, symbols, section, offset,
15026 & found, filename_ptr,
15027 functionname_ptr, line_ptr,
15028 & elf_tdata (abfd)->line_info))
15029 return FALSE;
15030
15031 if (found && (*functionname_ptr || *line_ptr))
15032 return TRUE;
15033
15034 if (symbols == NULL)
15035 return FALSE;
15036
fb167eb2 15037 if (! arm_elf_find_function (abfd, symbols, section, offset,
0367ecfb
NC		 15038 filename_ptr, functionname_ptr))
15039 return FALSE;
15040
15041 *line_ptr = 0;
b34976b6 15042 return TRUE;
252b5132
RH		 15043}
15044
4ab527b0
FF		 15045static bfd_boolean
15046elf32_arm_find_inliner_info (bfd * abfd,
15047 const char ** filename_ptr,
15048 const char ** functionname_ptr,
15049 unsigned int * line_ptr)
15050{
15051 bfd_boolean found;
15052 found = _bfd_dwarf2_find_inliner_info (abfd, filename_ptr,
15053 functionname_ptr, line_ptr,
15054 & elf_tdata (abfd)->dwarf2_find_line_info);
15055 return found;
15056}
15057
252b5132
RH		 15058/* Adjust a symbol defined by a dynamic object and referenced by a
15059 regular object. The current definition is in some section of the
15060 dynamic object, but we're not including those sections. We have to
15061 change the definition to something the rest of the link can
15062 understand. */
15063
b34976b6 15064static bfd_boolean
57e8b36a
NC		 15065elf32_arm_adjust_dynamic_symbol (struct bfd_link_info * info,
15066 struct elf_link_hash_entry * h)
252b5132
RH		 15067{
15068 bfd * dynobj;
15069 asection * s;
b7693d02 15070 struct elf32_arm_link_hash_entry * eh;
67687978 15071 struct elf32_arm_link_hash_table *globals;
252b5132 15072
67687978 15073 globals = elf32_arm_hash_table (info);
4dfe6ac6
NC		 15074 if (globals == NULL)
15075 return FALSE;
15076
252b5132
RH		 15077 dynobj = elf_hash_table (info)->dynobj;
15078
15079 /* Make sure we know what is going on here. */
15080 BFD_ASSERT (dynobj != NULL
f5385ebf 15081 && (h->needs_plt
34e77a92 15082 || h->type == STT_GNU_IFUNC
f6e332e6 15083 || h->u.weakdef != NULL
f5385ebf
AM		 15084 || (h->def_dynamic
15085 && h->ref_regular
15086 && !h->def_regular)));
252b5132 15087
b7693d02
DJ		 15088 eh = (struct elf32_arm_link_hash_entry *) h;
15089
252b5132
RH		 15090 /* If this is a function, put it in the procedure linkage table. We
15091 will fill in the contents of the procedure linkage table later,
15092 when we know the address of the .got section. */
34e77a92 15093 if (h->type == STT_FUNC || h->type == STT_GNU_IFUNC || h->needs_plt)
252b5132 15094 {
34e77a92
RS		 15095 /* Calls to STT_GNU_IFUNC symbols always use a PLT, even if the
15096 symbol binds locally. */
5e681ec4 15097 if (h->plt.refcount <= 0
34e77a92
RS		 15098 || (h->type != STT_GNU_IFUNC
15099 && (SYMBOL_CALLS_LOCAL (info, h)
15100 || (ELF_ST_VISIBILITY (h->other) != STV_DEFAULT
15101 && h->root.type == bfd_link_hash_undefweak))))
252b5132
RH		 15102 {
15103 /* This case can occur if we saw a PLT32 reloc in an input
5e681ec4
PB		 15104 file, but the symbol was never referred to by a dynamic
15105 object, or if all references were garbage collected. In
15106 such a case, we don't actually need to build a procedure
15107 linkage table, and we can just do a PC24 reloc instead. */
15108 h->plt.offset = (bfd_vma) -1;
34e77a92
RS		 15109 eh->plt.thumb_refcount = 0;
15110 eh->plt.maybe_thumb_refcount = 0;
15111 eh->plt.noncall_refcount = 0;
f5385ebf 15112 h->needs_plt = 0;
252b5132
RH		 15113 }
15114
b34976b6 15115 return TRUE;
252b5132 15116 }
5e681ec4 15117 else
b7693d02
DJ		 15118 {
15119 /* It's possible that we incorrectly decided a .plt reloc was
15120 needed for an R_ARM_PC24 or similar reloc to a non-function sym
15121 in check_relocs. We can't decide accurately between function
15122 and non-function syms in check-relocs; Objects loaded later in
15123 the link may change h->type. So fix it now. */
15124 h->plt.offset = (bfd_vma) -1;
34e77a92
RS		 15125 eh->plt.thumb_refcount = 0;
15126 eh->plt.maybe_thumb_refcount = 0;
15127 eh->plt.noncall_refcount = 0;
b7693d02 15128 }
252b5132
RH		 15129
15130 /* If this is a weak symbol, and there is a real definition, the
15131 processor independent code will have arranged for us to see the
15132 real definition first, and we can just use the same value. */
f6e332e6 15133 if (h->u.weakdef != NULL)
252b5132 15134 {
f6e332e6
AM		 15135 BFD_ASSERT (h->u.weakdef->root.type == bfd_link_hash_defined
15136 || h->u.weakdef->root.type == bfd_link_hash_defweak);
15137 h->root.u.def.section = h->u.weakdef->root.u.def.section;
15138 h->root.u.def.value = h->u.weakdef->root.u.def.value;
b34976b6 15139 return TRUE;
252b5132
RH		 15140 }
15141
ba93b8ac
DJ		 15142 /* If there are no non-GOT references, we do not need a copy
15143 relocation. */
15144 if (!h->non_got_ref)
15145 return TRUE;
15146
252b5132
RH		 15147 /* This is a reference to a symbol defined by a dynamic object which
15148 is not a function. */
15149
15150 /* If we are creating a shared library, we must presume that the
15151 only references to the symbol are via the global offset table.
15152 For such cases we need not do anything here; the relocations will
67687978
PB		 15153 be handled correctly by relocate_section. Relocatable executables
15154 can reference data in shared objects directly, so we don't need to
15155 do anything here. */
0e1862bb 15156 if (bfd_link_pic (info) || globals->root.is_relocatable_executable)
b34976b6 15157 return TRUE;
252b5132
RH		 15158
15159 /* We must allocate the symbol in our .dynbss section, which will
15160 become part of the .bss section of the executable. There will be
15161 an entry for this symbol in the .dynsym section. The dynamic
15162 object will contain position independent code, so all references
15163 from the dynamic object to this symbol will go through the global
15164 offset table. The dynamic linker will use the .dynsym entry to
15165 determine the address it must put in the global offset table, so
15166 both the dynamic object and the regular object will refer to the
15167 same memory location for the variable. */
3d4d4302 15168 s = bfd_get_linker_section (dynobj, ".dynbss");
252b5132
RH		 15169 BFD_ASSERT (s != NULL);
15170
5522f910
NC		 15171 /* If allowed, we must generate a R_ARM_COPY reloc to tell the dynamic
15172 linker to copy the initial value out of the dynamic object and into
15173 the runtime process image. We need to remember the offset into the
00a97672 15174 .rel(a).bss section we are going to use. */
5522f910
NC		 15175 if (info->nocopyreloc == 0
15176 && (h->root.u.def.section->flags & SEC_ALLOC) != 0
5522f910 15177 && h->size != 0)
252b5132
RH		 15178 {
15179 asection *srel;
15180
3d4d4302 15181 srel = bfd_get_linker_section (dynobj, RELOC_SECTION (globals, ".bss"));
47beaa6a 15182 elf32_arm_allocate_dynrelocs (info, srel, 1);
f5385ebf 15183 h->needs_copy = 1;
252b5132
RH		 15184 }
15185
6cabe1ea 15186 return _bfd_elf_adjust_dynamic_copy (info, h, s);
252b5132
RH		 15187}
15188
5e681ec4
PB		 15189/* Allocate space in .plt, .got and associated reloc sections for
15190 dynamic relocs. */
15191
15192static bfd_boolean
47beaa6a 15193allocate_dynrelocs_for_symbol (struct elf_link_hash_entry *h, void * inf)
5e681ec4
PB		 15194{
15195 struct bfd_link_info *info;
15196 struct elf32_arm_link_hash_table *htab;
15197 struct elf32_arm_link_hash_entry *eh;
0bdcacaf 15198 struct elf_dyn_relocs *p;
5e681ec4
PB		 15199
15200 if (h->root.type == bfd_link_hash_indirect)
15201 return TRUE;
15202
e6a6bb22
AM		 15203 eh = (struct elf32_arm_link_hash_entry *) h;
15204
5e681ec4
PB		 15205 info = (struct bfd_link_info *) inf;
15206 htab = elf32_arm_hash_table (info);
4dfe6ac6
NC		 15207 if (htab == NULL)
15208 return FALSE;
5e681ec4 15209
34e77a92 15210 if ((htab->root.dynamic_sections_created || h->type == STT_GNU_IFUNC)
5e681ec4
PB		 15211 && h->plt.refcount > 0)
15212 {
15213 /* Make sure this symbol is output as a dynamic symbol.
15214 Undefined weak syms won't yet be marked as dynamic. */
15215 if (h->dynindx == -1
f5385ebf 15216 && !h->forced_local)
5e681ec4 15217 {
c152c796 15218 if (! bfd_elf_link_record_dynamic_symbol (info, h))
5e681ec4
PB		 15219 return FALSE;
15220 }
15221
34e77a92
RS		 15222 /* If the call in the PLT entry binds locally, the associated
15223 GOT entry should use an R_ARM_IRELATIVE relocation instead of
15224 the usual R_ARM_JUMP_SLOT. Put it in the .iplt section rather
15225 than the .plt section. */
15226 if (h->type == STT_GNU_IFUNC && SYMBOL_CALLS_LOCAL (info, h))
15227 {
15228 eh->is_iplt = 1;
15229 if (eh->plt.noncall_refcount == 0
15230 && SYMBOL_REFERENCES_LOCAL (info, h))
15231 /* All non-call references can be resolved directly.
15232 This means that they can (and in some cases, must)
15233 resolve directly to the run-time target, rather than
15234 to the PLT. That in turns means that any .got entry
15235 would be equal to the .igot.plt entry, so there's
15236 no point having both. */
15237 h->got.refcount = 0;
15238 }
15239
0e1862bb 15240 if (bfd_link_pic (info)
34e77a92 15241 || eh->is_iplt
7359ea65 15242 || WILL_CALL_FINISH_DYNAMIC_SYMBOL (1, 0, h))
5e681ec4 15243 {
34e77a92 15244 elf32_arm_allocate_plt_entry (info, eh->is_iplt, &h->plt, &eh->plt);
b7693d02 15245
5e681ec4
PB		 15246 /* If this symbol is not defined in a regular file, and we are
15247 not generating a shared library, then set the symbol to this
15248 location in the .plt. This is required to make function
15249 pointers compare as equal between the normal executable and
15250 the shared library. */
0e1862bb 15251 if (! bfd_link_pic (info)
f5385ebf 15252 && !h->def_regular)
5e681ec4 15253 {
34e77a92 15254 h->root.u.def.section = htab->root.splt;
5e681ec4 15255 h->root.u.def.value = h->plt.offset;
5e681ec4 15256
67d74e43
DJ		 15257 /* Make sure the function is not marked as Thumb, in case
15258 it is the target of an ABS32 relocation, which will
15259 point to the PLT entry. */
39d911fc 15260 ARM_SET_SYM_BRANCH_TYPE (h->target_internal, ST_BRANCH_TO_ARM);
67d74e43 15261 }
022f8312 15262
00a97672
RS		 15263 /* VxWorks executables have a second set of relocations for
15264 each PLT entry. They go in a separate relocation section,
15265 which is processed by the kernel loader. */
0e1862bb 15266 if (htab->vxworks_p && !bfd_link_pic (info))
00a97672
RS		 15267 {
15268 /* There is a relocation for the initial PLT entry:
15269 an R_ARM_32 relocation for _GLOBAL_OFFSET_TABLE_. */
15270 if (h->plt.offset == htab->plt_header_size)
47beaa6a 15271 elf32_arm_allocate_dynrelocs (info, htab->srelplt2, 1);
00a97672
RS		 15272
15273 /* There are two extra relocations for each subsequent
15274 PLT entry: an R_ARM_32 relocation for the GOT entry,
15275 and an R_ARM_32 relocation for the PLT entry. */
47beaa6a 15276 elf32_arm_allocate_dynrelocs (info, htab->srelplt2, 2);
00a97672 15277 }
5e681ec4
PB		 15278 }
15279 else
15280 {
15281 h->plt.offset = (bfd_vma) -1;
f5385ebf 15282 h->needs_plt = 0;
5e681ec4
PB		 15283 }
15284 }
15285 else
15286 {
15287 h->plt.offset = (bfd_vma) -1;
f5385ebf 15288 h->needs_plt = 0;
5e681ec4
PB		 15289 }
15290
0855e32b
NS		 15291 eh = (struct elf32_arm_link_hash_entry *) h;
15292 eh->tlsdesc_got = (bfd_vma) -1;
15293
5e681ec4
PB		 15294 if (h->got.refcount > 0)
15295 {
15296 asection *s;
15297 bfd_boolean dyn;
ba93b8ac
DJ		 15298 int tls_type = elf32_arm_hash_entry (h)->tls_type;
15299 int indx;
5e681ec4
PB		 15300
15301 /* Make sure this symbol is output as a dynamic symbol.
15302 Undefined weak syms won't yet be marked as dynamic. */
15303 if (h->dynindx == -1
f5385ebf 15304 && !h->forced_local)
5e681ec4 15305 {
c152c796 15306 if (! bfd_elf_link_record_dynamic_symbol (info, h))
5e681ec4
PB		 15307 return FALSE;
15308 }
15309
e5a52504
MM		 15310 if (!htab->symbian_p)
15311 {
362d30a1 15312 s = htab->root.sgot;
e5a52504 15313 h->got.offset = s->size;
ba93b8ac
DJ		 15314
15315 if (tls_type == GOT_UNKNOWN)
15316 abort ();
15317
15318 if (tls_type == GOT_NORMAL)
15319 /* Non-TLS symbols need one GOT slot. */
15320 s->size += 4;
15321 else
15322 {
99059e56
RM		 15323 if (tls_type & GOT_TLS_GDESC)
15324 {
0855e32b 15325 /* R_ARM_TLS_DESC needs 2 GOT slots. */
99059e56 15326 eh->tlsdesc_got
0855e32b
NS		 15327 = (htab->root.sgotplt->size
15328 - elf32_arm_compute_jump_table_size (htab));
99059e56
RM		 15329 htab->root.sgotplt->size += 8;
15330 h->got.offset = (bfd_vma) -2;
34e77a92 15331 /* plt.got_offset needs to know there's a TLS_DESC
0855e32b 15332 reloc in the middle of .got.plt. */
99059e56
RM		 15333 htab->num_tls_desc++;
15334 }
0855e32b 15335
ba93b8ac 15336 if (tls_type & GOT_TLS_GD)
0855e32b
NS		 15337 {
15338 /* R_ARM_TLS_GD32 needs 2 consecutive GOT slots. If
15339 the symbol is both GD and GDESC, got.offset may
15340 have been overwritten. */
15341 h->got.offset = s->size;
15342 s->size += 8;
15343 }
15344
ba93b8ac
DJ		 15345 if (tls_type & GOT_TLS_IE)
15346 /* R_ARM_TLS_IE32 needs one GOT slot. */
15347 s->size += 4;
15348 }
15349
e5a52504 15350 dyn = htab->root.dynamic_sections_created;
ba93b8ac
DJ		 15351
15352 indx = 0;
0e1862bb
L		 15353 if (WILL_CALL_FINISH_DYNAMIC_SYMBOL (dyn,
15354 bfd_link_pic (info),
15355 h)
15356 && (!bfd_link_pic (info)
ba93b8ac
DJ		 15357 || !SYMBOL_REFERENCES_LOCAL (info, h)))
15358 indx = h->dynindx;
15359
15360 if (tls_type != GOT_NORMAL
0e1862bb 15361 && (bfd_link_pic (info) || indx != 0)
ba93b8ac
DJ		 15362 && (ELF_ST_VISIBILITY (h->other) == STV_DEFAULT
15363 || h->root.type != bfd_link_hash_undefweak))
15364 {
15365 if (tls_type & GOT_TLS_IE)
47beaa6a 15366 elf32_arm_allocate_dynrelocs (info, htab->root.srelgot, 1);
ba93b8ac
DJ		 15367
15368 if (tls_type & GOT_TLS_GD)
47beaa6a 15369 elf32_arm_allocate_dynrelocs (info, htab->root.srelgot, 1);
ba93b8ac 15370
b38cadfb 15371 if (tls_type & GOT_TLS_GDESC)
0855e32b 15372 {
47beaa6a 15373 elf32_arm_allocate_dynrelocs (info, htab->root.srelplt, 1);
0855e32b
NS		 15374 /* GDESC needs a trampoline to jump to. */
15375 htab->tls_trampoline = -1;
15376 }
15377
15378 /* Only GD needs it. GDESC just emits one relocation per
15379 2 entries. */
b38cadfb 15380 if ((tls_type & GOT_TLS_GD) && indx != 0)
47beaa6a 15381 elf32_arm_allocate_dynrelocs (info, htab->root.srelgot, 1);
ba93b8ac 15382 }
6f820c85 15383 else if (indx != -1 && !SYMBOL_REFERENCES_LOCAL (info, h))
b436d854
RS		 15384 {
15385 if (htab->root.dynamic_sections_created)
15386 /* Reserve room for the GOT entry's R_ARM_GLOB_DAT relocation. */
15387 elf32_arm_allocate_dynrelocs (info, htab->root.srelgot, 1);
15388 }
34e77a92
RS		 15389 else if (h->type == STT_GNU_IFUNC
15390 && eh->plt.noncall_refcount == 0)
15391 /* No non-call references resolve the STT_GNU_IFUNC's PLT entry;
15392 they all resolve dynamically instead. Reserve room for the
15393 GOT entry's R_ARM_IRELATIVE relocation. */
15394 elf32_arm_allocate_irelocs (info, htab->root.srelgot, 1);
0e1862bb
L		 15395 else if (bfd_link_pic (info)
15396 && (ELF_ST_VISIBILITY (h->other) == STV_DEFAULT
15397 || h->root.type != bfd_link_hash_undefweak))
b436d854 15398 /* Reserve room for the GOT entry's R_ARM_RELATIVE relocation. */
47beaa6a 15399 elf32_arm_allocate_dynrelocs (info, htab->root.srelgot, 1);
e5a52504 15400 }
5e681ec4
PB		 15401 }
15402 else
15403 h->got.offset = (bfd_vma) -1;
15404
a4fd1a8e
PB		 15405 /* Allocate stubs for exported Thumb functions on v4t. */
15406 if (!htab->use_blx && h->dynindx != -1
0eaedd0e 15407 && h->def_regular
39d911fc 15408 && ARM_GET_SYM_BRANCH_TYPE (h->target_internal) == ST_BRANCH_TO_THUMB
a4fd1a8e
PB		 15409 && ELF_ST_VISIBILITY (h->other) == STV_DEFAULT)
15410 {
15411 struct elf_link_hash_entry * th;
15412 struct bfd_link_hash_entry * bh;
15413 struct elf_link_hash_entry * myh;
15414 char name[1024];
15415 asection *s;
15416 bh = NULL;
15417 /* Create a new symbol to regist the real location of the function. */
15418 s = h->root.u.def.section;
906e58ca 15419 sprintf (name, "__real_%s", h->root.root.string);
a4fd1a8e
PB		 15420 _bfd_generic_link_add_one_symbol (info, s->owner,
15421 name, BSF_GLOBAL, s,
15422 h->root.u.def.value,
15423 NULL, TRUE, FALSE, &bh);
15424
15425 myh = (struct elf_link_hash_entry *) bh;
35fc36a8 15426 myh->type = ELF_ST_INFO (STB_LOCAL, STT_FUNC);
a4fd1a8e 15427 myh->forced_local = 1;
39d911fc 15428 ARM_SET_SYM_BRANCH_TYPE (myh->target_internal, ST_BRANCH_TO_THUMB);
a4fd1a8e
PB		 15429 eh->export_glue = myh;
15430 th = record_arm_to_thumb_glue (info, h);
15431 /* Point the symbol at the stub. */
15432 h->type = ELF_ST_INFO (ELF_ST_BIND (h->type), STT_FUNC);
39d911fc 15433 ARM_SET_SYM_BRANCH_TYPE (h->target_internal, ST_BRANCH_TO_ARM);
a4fd1a8e
PB		 15434 h->root.u.def.section = th->root.u.def.section;
15435 h->root.u.def.value = th->root.u.def.value & ~1;
15436 }
15437
0bdcacaf 15438 if (eh->dyn_relocs == NULL)
5e681ec4
PB		 15439 return TRUE;
15440
15441 /* In the shared -Bsymbolic case, discard space allocated for
15442 dynamic pc-relative relocs against symbols which turn out to be
15443 defined in regular objects. For the normal shared case, discard
15444 space for pc-relative relocs that have become local due to symbol
15445 visibility changes. */
15446
0e1862bb 15447 if (bfd_link_pic (info) || htab->root.is_relocatable_executable)
5e681ec4 15448 {
469a3493
RM		 15449 /* Relocs that use pc_count are PC-relative forms, which will appear
15450 on something like ".long foo - ." or "movw REG, foo - .". We want
15451 calls to protected symbols to resolve directly to the function
15452 rather than going via the plt. If people want function pointer
15453 comparisons to work as expected then they should avoid writing
15454 assembly like ".long foo - .". */
ba93b8ac
DJ		 15455 if (SYMBOL_CALLS_LOCAL (info, h))
15456 {
0bdcacaf 15457 struct elf_dyn_relocs **pp;
ba93b8ac 15458
0bdcacaf 15459 for (pp = &eh->dyn_relocs; (p = *pp) != NULL; )
ba93b8ac
DJ		 15460 {
15461 p->count -= p->pc_count;
15462 p->pc_count = 0;
15463 if (p->count == 0)
15464 *pp = p->next;
15465 else
15466 pp = &p->next;
15467 }
15468 }
15469
4dfe6ac6 15470 if (htab->vxworks_p)
3348747a 15471 {
0bdcacaf 15472 struct elf_dyn_relocs **pp;
3348747a 15473
0bdcacaf 15474 for (pp = &eh->dyn_relocs; (p = *pp) != NULL; )
3348747a 15475 {
0bdcacaf 15476 if (strcmp (p->sec->output_section->name, ".tls_vars") == 0)
3348747a
NS		 15477 *pp = p->next;
15478 else
15479 pp = &p->next;
15480 }
15481 }
15482
ba93b8ac 15483 /* Also discard relocs on undefined weak syms with non-default
99059e56 15484 visibility. */
0bdcacaf 15485 if (eh->dyn_relocs != NULL
5e681ec4 15486 && h->root.type == bfd_link_hash_undefweak)
22d606e9
AM		 15487 {
15488 if (ELF_ST_VISIBILITY (h->other) != STV_DEFAULT)
0bdcacaf 15489 eh->dyn_relocs = NULL;
22d606e9
AM		 15490
15491 /* Make sure undefined weak symbols are output as a dynamic
15492 symbol in PIEs. */
15493 else if (h->dynindx == -1
15494 && !h->forced_local)
15495 {
15496 if (! bfd_elf_link_record_dynamic_symbol (info, h))
15497 return FALSE;
15498 }
15499 }
15500
67687978
PB		 15501 else if (htab->root.is_relocatable_executable && h->dynindx == -1
15502 && h->root.type == bfd_link_hash_new)
15503 {
15504 /* Output absolute symbols so that we can create relocations
15505 against them. For normal symbols we output a relocation
15506 against the section that contains them. */
15507 if (! bfd_elf_link_record_dynamic_symbol (info, h))
15508 return FALSE;
15509 }
15510
5e681ec4
PB		 15511 }
15512 else
15513 {
15514 /* For the non-shared case, discard space for relocs against
15515 symbols which turn out to need copy relocs or are not
15516 dynamic. */
15517
f5385ebf
AM		 15518 if (!h->non_got_ref
15519 && ((h->def_dynamic
15520 && !h->def_regular)
5e681ec4
PB		 15521 || (htab->root.dynamic_sections_created
15522 && (h->root.type == bfd_link_hash_undefweak
15523 || h->root.type == bfd_link_hash_undefined))))
15524 {
15525 /* Make sure this symbol is output as a dynamic symbol.
15526 Undefined weak syms won't yet be marked as dynamic. */
15527 if (h->dynindx == -1
f5385ebf 15528 && !h->forced_local)
5e681ec4 15529 {
c152c796 15530 if (! bfd_elf_link_record_dynamic_symbol (info, h))
5e681ec4
PB		 15531 return FALSE;
15532 }
15533
15534 /* If that succeeded, we know we'll be keeping all the
15535 relocs. */
15536 if (h->dynindx != -1)
15537 goto keep;
15538 }
15539
0bdcacaf 15540 eh->dyn_relocs = NULL;
5e681ec4
PB		 15541
15542 keep: ;
15543 }
15544
15545 /* Finally, allocate space. */
0bdcacaf 15546 for (p = eh->dyn_relocs; p != NULL; p = p->next)
5e681ec4 15547 {
0bdcacaf 15548 asection *sreloc = elf_section_data (p->sec)->sreloc;
34e77a92
RS		 15549 if (h->type == STT_GNU_IFUNC
15550 && eh->plt.noncall_refcount == 0
15551 && SYMBOL_REFERENCES_LOCAL (info, h))
15552 elf32_arm_allocate_irelocs (info, sreloc, p->count);
15553 else
15554 elf32_arm_allocate_dynrelocs (info, sreloc, p->count);
5e681ec4
PB		 15555 }
15556
15557 return TRUE;
15558}
15559
08d1f311
DJ		 15560/* Find any dynamic relocs that apply to read-only sections. */
15561
15562static bfd_boolean
8029a119 15563elf32_arm_readonly_dynrelocs (struct elf_link_hash_entry * h, void * inf)
08d1f311 15564{
8029a119 15565 struct elf32_arm_link_hash_entry * eh;
0bdcacaf 15566 struct elf_dyn_relocs * p;
08d1f311 15567
08d1f311 15568 eh = (struct elf32_arm_link_hash_entry *) h;
0bdcacaf 15569 for (p = eh->dyn_relocs; p != NULL; p = p->next)
08d1f311 15570 {
0bdcacaf 15571 asection *s = p->sec;
08d1f311
DJ		 15572
15573 if (s != NULL && (s->flags & SEC_READONLY) != 0)
15574 {
15575 struct bfd_link_info *info = (struct bfd_link_info *) inf;
15576
15577 info->flags |= DF_TEXTREL;
15578
15579 /* Not an error, just cut short the traversal. */
15580 return FALSE;
15581 }
15582 }
15583 return TRUE;
15584}
15585
d504ffc8
DJ		 15586void
15587bfd_elf32_arm_set_byteswap_code (struct bfd_link_info *info,
15588 int byteswap_code)
15589{
15590 struct elf32_arm_link_hash_table *globals;
15591
15592 globals = elf32_arm_hash_table (info);
4dfe6ac6
NC		 15593 if (globals == NULL)
15594 return;
15595
d504ffc8
DJ		 15596 globals->byteswap_code = byteswap_code;
15597}
15598
252b5132
RH		 15599/* Set the sizes of the dynamic sections. */
15600
b34976b6 15601static bfd_boolean
57e8b36a
NC		 15602elf32_arm_size_dynamic_sections (bfd * output_bfd ATTRIBUTE_UNUSED,
15603 struct bfd_link_info * info)
252b5132
RH		 15604{
15605 bfd * dynobj;
15606 asection * s;
b34976b6
AM		 15607 bfd_boolean plt;
15608 bfd_boolean relocs;
5e681ec4
PB		 15609 bfd *ibfd;
15610 struct elf32_arm_link_hash_table *htab;
252b5132 15611
5e681ec4 15612 htab = elf32_arm_hash_table (info);
4dfe6ac6
NC		 15613 if (htab == NULL)
15614 return FALSE;
15615
252b5132
RH		 15616 dynobj = elf_hash_table (info)->dynobj;
15617 BFD_ASSERT (dynobj != NULL);
39b41c9c 15618 check_use_blx (htab);
252b5132
RH		 15619
15620 if (elf_hash_table (info)->dynamic_sections_created)
15621 {
15622 /* Set the contents of the .interp section to the interpreter. */
9b8b325a 15623 if (bfd_link_executable (info) && !info->nointerp)
252b5132 15624 {
3d4d4302 15625 s = bfd_get_linker_section (dynobj, ".interp");
252b5132 15626 BFD_ASSERT (s != NULL);
eea6121a 15627 s->size = sizeof ELF_DYNAMIC_INTERPRETER;
252b5132
RH		 15628 s->contents = (unsigned char *) ELF_DYNAMIC_INTERPRETER;
15629 }
15630 }
5e681ec4
PB		 15631
15632 /* Set up .got offsets for local syms, and space for local dynamic
15633 relocs. */
c72f2fb2 15634 for (ibfd = info->input_bfds; ibfd != NULL; ibfd = ibfd->link.next)
252b5132 15635 {
5e681ec4
PB		 15636 bfd_signed_vma *local_got;
15637 bfd_signed_vma *end_local_got;
34e77a92 15638 struct arm_local_iplt_info **local_iplt_ptr, *local_iplt;
5e681ec4 15639 char *local_tls_type;
0855e32b 15640 bfd_vma *local_tlsdesc_gotent;
5e681ec4
PB		 15641 bfd_size_type locsymcount;
15642 Elf_Internal_Shdr *symtab_hdr;
15643 asection *srel;
4dfe6ac6 15644 bfd_boolean is_vxworks = htab->vxworks_p;
34e77a92 15645 unsigned int symndx;
5e681ec4 15646
0ffa91dd 15647 if (! is_arm_elf (ibfd))
5e681ec4
PB		 15648 continue;
15649
15650 for (s = ibfd->sections; s != NULL; s = s->next)
15651 {
0bdcacaf 15652 struct elf_dyn_relocs *p;
5e681ec4 15653
0bdcacaf 15654 for (p = (struct elf_dyn_relocs *)
99059e56 15655 elf_section_data (s)->local_dynrel; p != NULL; p = p->next)
5e681ec4 15656 {
0bdcacaf
RS		 15657 if (!bfd_is_abs_section (p->sec)
15658 && bfd_is_abs_section (p->sec->output_section))
5e681ec4
PB		 15659 {
15660 /* Input section has been discarded, either because
15661 it is a copy of a linkonce section or due to
15662 linker script /DISCARD/, so we'll be discarding
15663 the relocs too. */
15664 }
3348747a 15665 else if (is_vxworks
0bdcacaf 15666 && strcmp (p->sec->output_section->name,
3348747a
NS		 15667 ".tls_vars") == 0)
15668 {
15669 /* Relocations in vxworks .tls_vars sections are
15670 handled specially by the loader. */
15671 }
5e681ec4
PB		 15672 else if (p->count != 0)
15673 {
0bdcacaf 15674 srel = elf_section_data (p->sec)->sreloc;
47beaa6a 15675 elf32_arm_allocate_dynrelocs (info, srel, p->count);
0bdcacaf 15676 if ((p->sec->output_section->flags & SEC_READONLY) != 0)
5e681ec4
PB		 15677 info->flags |= DF_TEXTREL;
15678 }
15679 }
15680 }
15681
15682 local_got = elf_local_got_refcounts (ibfd);
15683 if (!local_got)
15684 continue;
15685
0ffa91dd 15686 symtab_hdr = & elf_symtab_hdr (ibfd);
5e681ec4
PB		 15687 locsymcount = symtab_hdr->sh_info;
15688 end_local_got = local_got + locsymcount;
34e77a92 15689 local_iplt_ptr = elf32_arm_local_iplt (ibfd);
ba93b8ac 15690 local_tls_type = elf32_arm_local_got_tls_type (ibfd);
0855e32b 15691 local_tlsdesc_gotent = elf32_arm_local_tlsdesc_gotent (ibfd);
34e77a92 15692 symndx = 0;
362d30a1
RS		 15693 s = htab->root.sgot;
15694 srel = htab->root.srelgot;
0855e32b 15695 for (; local_got < end_local_got;
34e77a92
RS		 15696 ++local_got, ++local_iplt_ptr, ++local_tls_type,
15697 ++local_tlsdesc_gotent, ++symndx)
5e681ec4 15698 {
0855e32b 15699 *local_tlsdesc_gotent = (bfd_vma) -1;
34e77a92
RS		 15700 local_iplt = *local_iplt_ptr;
15701 if (local_iplt != NULL)
15702 {
15703 struct elf_dyn_relocs *p;
15704
15705 if (local_iplt->root.refcount > 0)
15706 {
15707 elf32_arm_allocate_plt_entry (info, TRUE,
15708 &local_iplt->root,
15709 &local_iplt->arm);
15710 if (local_iplt->arm.noncall_refcount == 0)
15711 /* All references to the PLT are calls, so all
15712 non-call references can resolve directly to the
15713 run-time target. This means that the .got entry
15714 would be the same as the .igot.plt entry, so there's
15715 no point creating both. */
15716 *local_got = 0;
15717 }
15718 else
15719 {
15720 BFD_ASSERT (local_iplt->arm.noncall_refcount == 0);
15721 local_iplt->root.offset = (bfd_vma) -1;
15722 }
15723
15724 for (p = local_iplt->dyn_relocs; p != NULL; p = p->next)
15725 {
15726 asection *psrel;
15727
15728 psrel = elf_section_data (p->sec)->sreloc;
15729 if (local_iplt->arm.noncall_refcount == 0)
15730 elf32_arm_allocate_irelocs (info, psrel, p->count);
15731 else
15732 elf32_arm_allocate_dynrelocs (info, psrel, p->count);
15733 }
15734 }
5e681ec4
PB		 15735 if (*local_got > 0)
15736 {
34e77a92
RS		 15737 Elf_Internal_Sym *isym;
15738
eea6121a 15739 *local_got = s->size;
ba93b8ac
DJ		 15740 if (*local_tls_type & GOT_TLS_GD)
15741 /* TLS_GD relocs need an 8-byte structure in the GOT. */
15742 s->size += 8;
0855e32b
NS		 15743 if (*local_tls_type & GOT_TLS_GDESC)
15744 {
15745 *local_tlsdesc_gotent = htab->root.sgotplt->size
15746 - elf32_arm_compute_jump_table_size (htab);
15747 htab->root.sgotplt->size += 8;
15748 *local_got = (bfd_vma) -2;
34e77a92 15749 /* plt.got_offset needs to know there's a TLS_DESC
0855e32b 15750 reloc in the middle of .got.plt. */
99059e56 15751 htab->num_tls_desc++;
0855e32b 15752 }
ba93b8ac
DJ		 15753 if (*local_tls_type & GOT_TLS_IE)
15754 s->size += 4;
ba93b8ac 15755
0855e32b
NS		 15756 if (*local_tls_type & GOT_NORMAL)
15757 {
15758 /* If the symbol is both GD and GDESC, *local_got
15759 may have been overwritten. */
15760 *local_got = s->size;
15761 s->size += 4;
15762 }
15763
34e77a92
RS		 15764 isym = bfd_sym_from_r_symndx (&htab->sym_cache, ibfd, symndx);
15765 if (isym == NULL)
15766 return FALSE;
15767
15768 /* If all references to an STT_GNU_IFUNC PLT are calls,
15769 then all non-call references, including this GOT entry,
15770 resolve directly to the run-time target. */
15771 if (ELF32_ST_TYPE (isym->st_info) == STT_GNU_IFUNC
15772 && (local_iplt == NULL
15773 || local_iplt->arm.noncall_refcount == 0))
15774 elf32_arm_allocate_irelocs (info, srel, 1);
0e1862bb 15775 else if (bfd_link_pic (info) || output_bfd->flags & DYNAMIC)
0855e32b 15776 {
0e1862bb 15777 if ((bfd_link_pic (info) && !(*local_tls_type & GOT_TLS_GDESC))
3064e1ff
JB		 15778 || *local_tls_type & GOT_TLS_GD)
15779 elf32_arm_allocate_dynrelocs (info, srel, 1);
99059e56 15780
0e1862bb 15781 if (bfd_link_pic (info) && *local_tls_type & GOT_TLS_GDESC)
3064e1ff
JB		 15782 {
15783 elf32_arm_allocate_dynrelocs (info,
15784 htab->root.srelplt, 1);
15785 htab->tls_trampoline = -1;
15786 }
0855e32b 15787 }
5e681ec4
PB		 15788 }
15789 else
15790 *local_got = (bfd_vma) -1;
15791 }
252b5132
RH		 15792 }
15793
ba93b8ac
DJ		 15794 if (htab->tls_ldm_got.refcount > 0)
15795 {
15796 /* Allocate two GOT entries and one dynamic relocation (if necessary)
15797 for R_ARM_TLS_LDM32 relocations. */
362d30a1
RS		 15798 htab->tls_ldm_got.offset = htab->root.sgot->size;
15799 htab->root.sgot->size += 8;
0e1862bb 15800 if (bfd_link_pic (info))
47beaa6a 15801 elf32_arm_allocate_dynrelocs (info, htab->root.srelgot, 1);
ba93b8ac
DJ		 15802 }
15803 else
15804 htab->tls_ldm_got.offset = -1;
15805
5e681ec4
PB		 15806 /* Allocate global sym .plt and .got entries, and space for global
15807 sym dynamic relocs. */
47beaa6a 15808 elf_link_hash_traverse (& htab->root, allocate_dynrelocs_for_symbol, info);
252b5132 15809
d504ffc8 15810 /* Here we rummage through the found bfds to collect glue information. */
c72f2fb2 15811 for (ibfd = info->input_bfds; ibfd != NULL; ibfd = ibfd->link.next)
c7b8f16e 15812 {
0ffa91dd 15813 if (! is_arm_elf (ibfd))
e44a2c9c
AM		 15814 continue;
15815
c7b8f16e
JB		 15816 /* Initialise mapping tables for code/data. */
15817 bfd_elf32_arm_init_maps (ibfd);
906e58ca 15818
c7b8f16e 15819 if (!bfd_elf32_arm_process_before_allocation (ibfd, info)
a504d23a
LA		 15820 || !bfd_elf32_arm_vfp11_erratum_scan (ibfd, info)
15821 || !bfd_elf32_arm_stm32l4xx_erratum_scan (ibfd, info))
99059e56
RM		 15822 /* xgettext:c-format */
15823 _bfd_error_handler (_("Errors encountered processing file %s"),
c7b8f16e
JB		 15824 ibfd->filename);
15825 }
d504ffc8 15826
3e6b1042
DJ		 15827 /* Allocate space for the glue sections now that we've sized them. */
15828 bfd_elf32_arm_allocate_interworking_sections (info);
15829
0855e32b
NS		 15830 /* For every jump slot reserved in the sgotplt, reloc_count is
15831 incremented. However, when we reserve space for TLS descriptors,
15832 it's not incremented, so in order to compute the space reserved
15833 for them, it suffices to multiply the reloc count by the jump
15834 slot size. */
15835 if (htab->root.srelplt)
15836 htab->sgotplt_jump_table_size = elf32_arm_compute_jump_table_size(htab);
15837
15838 if (htab->tls_trampoline)
15839 {
15840 if (htab->root.splt->size == 0)
15841 htab->root.splt->size += htab->plt_header_size;
b38cadfb 15842
0855e32b
NS		 15843 htab->tls_trampoline = htab->root.splt->size;
15844 htab->root.splt->size += htab->plt_entry_size;
b38cadfb 15845
0855e32b 15846 /* If we're not using lazy TLS relocations, don't generate the
99059e56 15847 PLT and GOT entries they require. */
0855e32b
NS		 15848 if (!(info->flags & DF_BIND_NOW))
15849 {
15850 htab->dt_tlsdesc_got = htab->root.sgot->size;
15851 htab->root.sgot->size += 4;
15852
15853 htab->dt_tlsdesc_plt = htab->root.splt->size;
15854 htab->root.splt->size += 4 * ARRAY_SIZE (dl_tlsdesc_lazy_trampoline);
15855 }
15856 }
15857
252b5132
RH		 15858 /* The check_relocs and adjust_dynamic_symbol entry points have
15859 determined the sizes of the various dynamic sections. Allocate
15860 memory for them. */
b34976b6
AM		 15861 plt = FALSE;
15862 relocs = FALSE;
252b5132
RH		 15863 for (s = dynobj->sections; s != NULL; s = s->next)
15864 {
15865 const char * name;
252b5132
RH		 15866
15867 if ((s->flags & SEC_LINKER_CREATED) == 0)
15868 continue;
15869
15870 /* It's OK to base decisions on the section name, because none
15871 of the dynobj section names depend upon the input files. */
15872 name = bfd_get_section_name (dynobj, s);
15873
34e77a92 15874 if (s == htab->root.splt)
252b5132 15875 {
c456f082
AM		 15876 /* Remember whether there is a PLT. */
15877 plt = s->size != 0;
252b5132 15878 }
0112cd26 15879 else if (CONST_STRNEQ (name, ".rel"))
252b5132 15880 {
c456f082 15881 if (s->size != 0)
252b5132 15882 {
252b5132 15883 /* Remember whether there are any reloc sections other
00a97672 15884 than .rel(a).plt and .rela.plt.unloaded. */
362d30a1 15885 if (s != htab->root.srelplt && s != htab->srelplt2)
b34976b6 15886 relocs = TRUE;
252b5132
RH		 15887
15888 /* We use the reloc_count field as a counter if we need
15889 to copy relocs into the output file. */
15890 s->reloc_count = 0;
15891 }
15892 }
34e77a92
RS		 15893 else if (s != htab->root.sgot
15894 && s != htab->root.sgotplt
15895 && s != htab->root.iplt
15896 && s != htab->root.igotplt
15897 && s != htab->sdynbss)
252b5132
RH		 15898 {
15899 /* It's not one of our sections, so don't allocate space. */
15900 continue;
15901 }
15902
c456f082 15903 if (s->size == 0)
252b5132 15904 {
c456f082 15905 /* If we don't need this section, strip it from the
00a97672
RS		 15906 output file. This is mostly to handle .rel(a).bss and
15907 .rel(a).plt. We must create both sections in
c456f082
AM		 15908 create_dynamic_sections, because they must be created
15909 before the linker maps input sections to output
15910 sections. The linker does that before
15911 adjust_dynamic_symbol is called, and it is that
15912 function which decides whether anything needs to go
15913 into these sections. */
8423293d 15914 s->flags |= SEC_EXCLUDE;
252b5132
RH		 15915 continue;
15916 }
15917
c456f082
AM		 15918 if ((s->flags & SEC_HAS_CONTENTS) == 0)
15919 continue;
15920
252b5132 15921 /* Allocate memory for the section contents. */
21d799b5 15922 s->contents = (unsigned char *) bfd_zalloc (dynobj, s->size);
c456f082 15923 if (s->contents == NULL)
b34976b6 15924 return FALSE;
252b5132
RH		 15925 }
15926
15927 if (elf_hash_table (info)->dynamic_sections_created)
15928 {
15929 /* Add some entries to the .dynamic section. We fill in the
15930 values later, in elf32_arm_finish_dynamic_sections, but we
15931 must add the entries now so that we get the correct size for
15932 the .dynamic section. The DT_DEBUG entry is filled in by the
15933 dynamic linker and used by the debugger. */
dc810e39 15934#define add_dynamic_entry(TAG, VAL) \
5a580b3a 15935 _bfd_elf_add_dynamic_entry (info, TAG, VAL)
dc810e39 15936
0e1862bb 15937 if (bfd_link_executable (info))
252b5132 15938 {
dc810e39 15939 if (!add_dynamic_entry (DT_DEBUG, 0))
b34976b6 15940 return FALSE;
252b5132
RH		 15941 }
15942
15943 if (plt)
15944 {
dc810e39
AM		 15945 if ( !add_dynamic_entry (DT_PLTGOT, 0)
15946 || !add_dynamic_entry (DT_PLTRELSZ, 0)
00a97672
RS		 15947 || !add_dynamic_entry (DT_PLTREL,
15948 htab->use_rel ? DT_REL : DT_RELA)
dc810e39 15949 || !add_dynamic_entry (DT_JMPREL, 0))
b34976b6 15950 return FALSE;
0855e32b
NS		 15951
15952 if (htab->dt_tlsdesc_plt &&
b38cadfb 15953 (!add_dynamic_entry (DT_TLSDESC_PLT,0)
0855e32b 15954 || !add_dynamic_entry (DT_TLSDESC_GOT,0)))
b38cadfb 15955 return FALSE;
252b5132
RH		 15956 }
15957
15958 if (relocs)
15959 {
00a97672
RS		 15960 if (htab->use_rel)
15961 {
15962 if (!add_dynamic_entry (DT_REL, 0)
15963 || !add_dynamic_entry (DT_RELSZ, 0)
15964 || !add_dynamic_entry (DT_RELENT, RELOC_SIZE (htab)))
15965 return FALSE;
15966 }
15967 else
15968 {
15969 if (!add_dynamic_entry (DT_RELA, 0)
15970 || !add_dynamic_entry (DT_RELASZ, 0)
15971 || !add_dynamic_entry (DT_RELAENT, RELOC_SIZE (htab)))
15972 return FALSE;
15973 }
252b5132
RH		 15974 }
15975
08d1f311
DJ		 15976 /* If any dynamic relocs apply to a read-only section,
15977 then we need a DT_TEXTREL entry. */
15978 if ((info->flags & DF_TEXTREL) == 0)
8029a119
NC		 15979 elf_link_hash_traverse (& htab->root, elf32_arm_readonly_dynrelocs,
15980 info);
08d1f311 15981
99e4ae17 15982 if ((info->flags & DF_TEXTREL) != 0)
252b5132 15983 {
dc810e39 15984 if (!add_dynamic_entry (DT_TEXTREL, 0))
b34976b6 15985 return FALSE;
252b5132 15986 }
7a2b07ff
NS		 15987 if (htab->vxworks_p
15988 && !elf_vxworks_add_dynamic_entries (output_bfd, info))
15989 return FALSE;
252b5132 15990 }
8532796c 15991#undef add_dynamic_entry
252b5132 15992
b34976b6 15993 return TRUE;
252b5132
RH		 15994}
15995
0855e32b
NS		 15996/* Size sections even though they're not dynamic. We use it to setup
15997 _TLS_MODULE_BASE_, if needed. */
15998
15999static bfd_boolean
16000elf32_arm_always_size_sections (bfd *output_bfd,
99059e56 16001 struct bfd_link_info *info)
0855e32b
NS		 16002{
16003 asection *tls_sec;
16004
0e1862bb 16005 if (bfd_link_relocatable (info))
0855e32b
NS		 16006 return TRUE;
16007
16008 tls_sec = elf_hash_table (info)->tls_sec;
16009
16010 if (tls_sec)
16011 {
16012 struct elf_link_hash_entry *tlsbase;
16013
16014 tlsbase = elf_link_hash_lookup
16015 (elf_hash_table (info), "_TLS_MODULE_BASE_", TRUE, TRUE, FALSE);
16016
16017 if (tlsbase)
99059e56
RM		 16018 {
16019 struct bfd_link_hash_entry *bh = NULL;
0855e32b 16020 const struct elf_backend_data *bed
99059e56 16021 = get_elf_backend_data (output_bfd);
0855e32b 16022
99059e56 16023 if (!(_bfd_generic_link_add_one_symbol
0855e32b
NS		 16024 (info, output_bfd, "_TLS_MODULE_BASE_", BSF_LOCAL,
16025 tls_sec, 0, NULL, FALSE,
16026 bed->collect, &bh)))
16027 return FALSE;
b38cadfb 16028
99059e56
RM		 16029 tlsbase->type = STT_TLS;
16030 tlsbase = (struct elf_link_hash_entry *)bh;
16031 tlsbase->def_regular = 1;
16032 tlsbase->other = STV_HIDDEN;
16033 (*bed->elf_backend_hide_symbol) (info, tlsbase, TRUE);
0855e32b
NS		 16034 }
16035 }
16036 return TRUE;
16037}
16038
252b5132
RH		 16039/* Finish up dynamic symbol handling. We set the contents of various
16040 dynamic sections here. */
16041
b34976b6 16042static bfd_boolean
906e58ca
NC		 16043elf32_arm_finish_dynamic_symbol (bfd * output_bfd,
16044 struct bfd_link_info * info,
16045 struct elf_link_hash_entry * h,
16046 Elf_Internal_Sym * sym)
252b5132 16047{
e5a52504 16048 struct elf32_arm_link_hash_table *htab;
b7693d02 16049 struct elf32_arm_link_hash_entry *eh;
252b5132 16050
e5a52504 16051 htab = elf32_arm_hash_table (info);
4dfe6ac6
NC		 16052 if (htab == NULL)
16053 return FALSE;
16054
b7693d02 16055 eh = (struct elf32_arm_link_hash_entry *) h;
252b5132
RH		 16056
16057 if (h->plt.offset != (bfd_vma) -1)
16058 {
34e77a92 16059 if (!eh->is_iplt)
e5a52504 16060 {
34e77a92 16061 BFD_ASSERT (h->dynindx != -1);
57460bcf
NC		 16062 if (! elf32_arm_populate_plt_entry (output_bfd, info, &h->plt, &eh->plt,
16063 h->dynindx, 0))
16064 return FALSE;
e5a52504 16065 }
57e8b36a 16066
f5385ebf 16067 if (!h->def_regular)
252b5132
RH		 16068 {
16069 /* Mark the symbol as undefined, rather than as defined in
3a635617 16070 the .plt section. */
252b5132 16071 sym->st_shndx = SHN_UNDEF;
3a635617 16072 /* If the symbol is weak we need to clear the value.
d982ba73
PB		 16073 Otherwise, the PLT entry would provide a definition for
16074 the symbol even if the symbol wasn't defined anywhere,
3a635617
WN		 16075 and so the symbol would never be NULL. Leave the value if
16076 there were any relocations where pointer equality matters
16077 (this is a clue for the dynamic linker, to make function
16078 pointer comparisons work between an application and shared
16079 library). */
97323ad1 16080 if (!h->ref_regular_nonweak || !h->pointer_equality_needed)
d982ba73 16081 sym->st_value = 0;
252b5132 16082 }
34e77a92
RS		 16083 else if (eh->is_iplt && eh->plt.noncall_refcount != 0)
16084 {
16085 /* At least one non-call relocation references this .iplt entry,
16086 so the .iplt entry is the function's canonical address. */
16087 sym->st_info = ELF_ST_INFO (ELF_ST_BIND (sym->st_info), STT_FUNC);
39d911fc 16088 ARM_SET_SYM_BRANCH_TYPE (sym->st_target_internal, ST_BRANCH_TO_ARM);
34e77a92
RS		 16089 sym->st_shndx = (_bfd_elf_section_from_bfd_section
16090 (output_bfd, htab->root.iplt->output_section));
16091 sym->st_value = (h->plt.offset
16092 + htab->root.iplt->output_section->vma
16093 + htab->root.iplt->output_offset);
16094 }
252b5132
RH		 16095 }
16096
f5385ebf 16097 if (h->needs_copy)
252b5132
RH		 16098 {
16099 asection * s;
947216bf 16100 Elf_Internal_Rela rel;
252b5132
RH		 16101
16102 /* This symbol needs a copy reloc. Set it up. */
252b5132
RH		 16103 BFD_ASSERT (h->dynindx != -1
16104 && (h->root.type == bfd_link_hash_defined
16105 || h->root.type == bfd_link_hash_defweak));
16106
362d30a1 16107 s = htab->srelbss;
252b5132
RH		 16108 BFD_ASSERT (s != NULL);
16109
00a97672 16110 rel.r_addend = 0;
252b5132
RH		 16111 rel.r_offset = (h->root.u.def.value
16112 + h->root.u.def.section->output_section->vma
16113 + h->root.u.def.section->output_offset);
16114 rel.r_info = ELF32_R_INFO (h->dynindx, R_ARM_COPY);
47beaa6a 16115 elf32_arm_add_dynreloc (output_bfd, info, s, &rel);
252b5132
RH		 16116 }
16117
00a97672
RS		 16118 /* Mark _DYNAMIC and _GLOBAL_OFFSET_TABLE_ as absolute. On VxWorks,
16119 the _GLOBAL_OFFSET_TABLE_ symbol is not absolute: it is relative
16120 to the ".got" section. */
9637f6ef 16121 if (h == htab->root.hdynamic
00a97672 16122 || (!htab->vxworks_p && h == htab->root.hgot))
252b5132
RH		 16123 sym->st_shndx = SHN_ABS;
16124
b34976b6 16125 return TRUE;
252b5132
RH		 16126}
16127
0855e32b
NS		 16128static void
16129arm_put_trampoline (struct elf32_arm_link_hash_table *htab, bfd *output_bfd,
16130 void *contents,
16131 const unsigned long *template, unsigned count)
16132{
16133 unsigned ix;
b38cadfb 16134
0855e32b
NS		 16135 for (ix = 0; ix != count; ix++)
16136 {
16137 unsigned long insn = template[ix];
16138
16139 /* Emit mov pc,rx if bx is not permitted. */
16140 if (htab->fix_v4bx == 1 && (insn & 0x0ffffff0) == 0x012fff10)
16141 insn = (insn & 0xf000000f) | 0x01a0f000;
16142 put_arm_insn (htab, output_bfd, insn, (char *)contents + ix*4);
16143 }
16144}
16145
99059e56
RM		 16146/* Install the special first PLT entry for elf32-arm-nacl. Unlike
16147 other variants, NaCl needs this entry in a static executable's
16148 .iplt too. When we're handling that case, GOT_DISPLACEMENT is
16149 zero. For .iplt really only the last bundle is useful, and .iplt
16150 could have a shorter first entry, with each individual PLT entry's
16151 relative branch calculated differently so it targets the last
16152 bundle instead of the instruction before it (labelled .Lplt_tail
16153 above). But it's simpler to keep the size and layout of PLT0
16154 consistent with the dynamic case, at the cost of some dead code at
16155 the start of .iplt and the one dead store to the stack at the start
16156 of .Lplt_tail. */
16157static void
16158arm_nacl_put_plt0 (struct elf32_arm_link_hash_table *htab, bfd *output_bfd,
16159 asection *plt, bfd_vma got_displacement)
16160{
16161 unsigned int i;
16162
16163 put_arm_insn (htab, output_bfd,
16164 elf32_arm_nacl_plt0_entry[0]
16165 | arm_movw_immediate (got_displacement),
16166 plt->contents + 0);
16167 put_arm_insn (htab, output_bfd,
16168 elf32_arm_nacl_plt0_entry[1]
16169 | arm_movt_immediate (got_displacement),
16170 plt->contents + 4);
16171
16172 for (i = 2; i < ARRAY_SIZE (elf32_arm_nacl_plt0_entry); ++i)
16173 put_arm_insn (htab, output_bfd,
16174 elf32_arm_nacl_plt0_entry[i],
16175 plt->contents + (i * 4));
16176}
16177
252b5132
RH		 16178/* Finish up the dynamic sections. */
16179
b34976b6 16180static bfd_boolean
57e8b36a 16181elf32_arm_finish_dynamic_sections (bfd * output_bfd, struct bfd_link_info * info)
252b5132
RH		 16182{
16183 bfd * dynobj;
16184 asection * sgot;
16185 asection * sdyn;
4dfe6ac6
NC		 16186 struct elf32_arm_link_hash_table *htab;
16187
16188 htab = elf32_arm_hash_table (info);
16189 if (htab == NULL)
16190 return FALSE;
252b5132
RH		 16191
16192 dynobj = elf_hash_table (info)->dynobj;
16193
362d30a1 16194 sgot = htab->root.sgotplt;
894891db
NC		 16195 /* A broken linker script might have discarded the dynamic sections.
16196 Catch this here so that we do not seg-fault later on. */
16197 if (sgot != NULL && bfd_is_abs_section (sgot->output_section))
16198 return FALSE;
3d4d4302 16199 sdyn = bfd_get_linker_section (dynobj, ".dynamic");
252b5132
RH		 16200
16201 if (elf_hash_table (info)->dynamic_sections_created)
16202 {
16203 asection *splt;
16204 Elf32_External_Dyn *dyncon, *dynconend;
16205
362d30a1 16206 splt = htab->root.splt;
24a1ba0f 16207 BFD_ASSERT (splt != NULL && sdyn != NULL);
cbc704f3 16208 BFD_ASSERT (htab->symbian_p || sgot != NULL);
252b5132
RH		 16209
16210 dyncon = (Elf32_External_Dyn *) sdyn->contents;
eea6121a 16211 dynconend = (Elf32_External_Dyn *) (sdyn->contents + sdyn->size);
9b485d32 16212
252b5132
RH		 16213 for (; dyncon < dynconend; dyncon++)
16214 {
16215 Elf_Internal_Dyn dyn;
16216 const char * name;
16217 asection * s;
16218
16219 bfd_elf32_swap_dyn_in (dynobj, dyncon, &dyn);
16220
16221 switch (dyn.d_tag)
16222 {
229fcec5
MM		 16223 unsigned int type;
16224
252b5132 16225 default:
7a2b07ff
NS		 16226 if (htab->vxworks_p
16227 && elf_vxworks_finish_dynamic_entry (output_bfd, &dyn))
16228 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
252b5132
RH		 16229 break;
16230
229fcec5
MM		 16231 case DT_HASH:
16232 name = ".hash";
16233 goto get_vma_if_bpabi;
16234 case DT_STRTAB:
16235 name = ".dynstr";
16236 goto get_vma_if_bpabi;
16237 case DT_SYMTAB:
16238 name = ".dynsym";
16239 goto get_vma_if_bpabi;
c0042f5d
MM		 16240 case DT_VERSYM:
16241 name = ".gnu.version";
16242 goto get_vma_if_bpabi;
16243 case DT_VERDEF:
16244 name = ".gnu.version_d";
16245 goto get_vma_if_bpabi;
16246 case DT_VERNEED:
16247 name = ".gnu.version_r";
16248 goto get_vma_if_bpabi;
16249
252b5132 16250 case DT_PLTGOT:
4ade44b7 16251 name = htab->symbian_p ? ".got" : ".got.plt";
252b5132
RH		 16252 goto get_vma;
16253 case DT_JMPREL:
00a97672 16254 name = RELOC_SECTION (htab, ".plt");
252b5132 16255 get_vma:
4ade44b7 16256 s = bfd_get_linker_section (dynobj, name);
05456594
NC		 16257 if (s == NULL)
16258 {
05456594 16259 (*_bfd_error_handler)
4ade44b7 16260 (_("could not find section %s"), name);
05456594
NC		 16261 bfd_set_error (bfd_error_invalid_operation);
16262 return FALSE;
16263 }
229fcec5 16264 if (!htab->symbian_p)
4ade44b7 16265 dyn.d_un.d_ptr = s->output_section->vma + s->output_offset;
229fcec5
MM		 16266 else
16267 /* In the BPABI, tags in the PT_DYNAMIC section point
16268 at the file offset, not the memory address, for the
16269 convenience of the post linker. */
4ade44b7 16270 dyn.d_un.d_ptr = s->output_section->filepos + s->output_offset;
252b5132
RH		 16271 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
16272 break;
16273
229fcec5
MM		 16274 get_vma_if_bpabi:
16275 if (htab->symbian_p)
16276 goto get_vma;
16277 break;
16278
252b5132 16279 case DT_PLTRELSZ:
362d30a1 16280 s = htab->root.srelplt;
252b5132 16281 BFD_ASSERT (s != NULL);
eea6121a 16282 dyn.d_un.d_val = s->size;
252b5132
RH		 16283 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
16284 break;
906e58ca 16285
252b5132 16286 case DT_RELSZ:
00a97672 16287 case DT_RELASZ:
229fcec5
MM		 16288 if (!htab->symbian_p)
16289 {
16290 /* My reading of the SVR4 ABI indicates that the
16291 procedure linkage table relocs (DT_JMPREL) should be
16292 included in the overall relocs (DT_REL). This is
16293 what Solaris does. However, UnixWare can not handle
16294 that case. Therefore, we override the DT_RELSZ entry
16295 here to make it not include the JMPREL relocs. Since
00a97672 16296 the linker script arranges for .rel(a).plt to follow all
229fcec5
MM		 16297 other relocation sections, we don't have to worry
16298 about changing the DT_REL entry. */
362d30a1 16299 s = htab->root.srelplt;
229fcec5
MM		 16300 if (s != NULL)
16301 dyn.d_un.d_val -= s->size;
16302 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
16303 break;
16304 }
8029a119 16305 /* Fall through. */
229fcec5
MM		 16306
16307 case DT_REL:
16308 case DT_RELA:
229fcec5
MM		 16309 /* In the BPABI, the DT_REL tag must point at the file
16310 offset, not the VMA, of the first relocation
16311 section. So, we use code similar to that in
16312 elflink.c, but do not check for SHF_ALLOC on the
16313 relcoation section, since relocations sections are
16314 never allocated under the BPABI. The comments above
16315 about Unixware notwithstanding, we include all of the
16316 relocations here. */
16317 if (htab->symbian_p)
16318 {
16319 unsigned int i;
16320 type = ((dyn.d_tag == DT_REL || dyn.d_tag == DT_RELSZ)
16321 ? SHT_REL : SHT_RELA);
16322 dyn.d_un.d_val = 0;
16323 for (i = 1; i < elf_numsections (output_bfd); i++)
16324 {
906e58ca 16325 Elf_Internal_Shdr *hdr
229fcec5
MM		 16326 = elf_elfsections (output_bfd)[i];
16327 if (hdr->sh_type == type)
16328 {
906e58ca 16329 if (dyn.d_tag == DT_RELSZ
229fcec5
MM		 16330 || dyn.d_tag == DT_RELASZ)
16331 dyn.d_un.d_val += hdr->sh_size;
de52dba4
AM		 16332 else if ((ufile_ptr) hdr->sh_offset
16333 <= dyn.d_un.d_val - 1)
229fcec5
MM		 16334 dyn.d_un.d_val = hdr->sh_offset;
16335 }
16336 }
16337 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
16338 }
252b5132 16339 break;
88f7bcd5 16340
0855e32b 16341 case DT_TLSDESC_PLT:
99059e56 16342 s = htab->root.splt;
0855e32b
NS		 16343 dyn.d_un.d_ptr = (s->output_section->vma + s->output_offset
16344 + htab->dt_tlsdesc_plt);
16345 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
16346 break;
16347
16348 case DT_TLSDESC_GOT:
99059e56 16349 s = htab->root.sgot;
0855e32b 16350 dyn.d_un.d_ptr = (s->output_section->vma + s->output_offset
99059e56 16351 + htab->dt_tlsdesc_got);
0855e32b
NS		 16352 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
16353 break;
16354
88f7bcd5
NC		 16355 /* Set the bottom bit of DT_INIT/FINI if the
16356 corresponding function is Thumb. */
16357 case DT_INIT:
16358 name = info->init_function;
16359 goto get_sym;
16360 case DT_FINI:
16361 name = info->fini_function;
16362 get_sym:
16363 /* If it wasn't set by elf_bfd_final_link
4cc11e76 16364 then there is nothing to adjust. */
88f7bcd5
NC		 16365 if (dyn.d_un.d_val != 0)
16366 {
16367 struct elf_link_hash_entry * eh;
16368
16369 eh = elf_link_hash_lookup (elf_hash_table (info), name,
b34976b6 16370 FALSE, FALSE, TRUE);
39d911fc
TP		 16371 if (eh != NULL
16372 && ARM_GET_SYM_BRANCH_TYPE (eh->target_internal)
16373 == ST_BRANCH_TO_THUMB)
88f7bcd5
NC		 16374 {
16375 dyn.d_un.d_val |= 1;
b34976b6 16376 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
88f7bcd5
NC		 16377 }
16378 }
16379 break;
252b5132
RH		 16380 }
16381 }
16382
24a1ba0f 16383 /* Fill in the first entry in the procedure linkage table. */
4dfe6ac6 16384 if (splt->size > 0 && htab->plt_header_size)
f7a74f8c 16385 {
00a97672
RS		 16386 const bfd_vma *plt0_entry;
16387 bfd_vma got_address, plt_address, got_displacement;
16388
16389 /* Calculate the addresses of the GOT and PLT. */
16390 got_address = sgot->output_section->vma + sgot->output_offset;
16391 plt_address = splt->output_section->vma + splt->output_offset;
16392
16393 if (htab->vxworks_p)
16394 {
16395 /* The VxWorks GOT is relocated by the dynamic linker.
16396 Therefore, we must emit relocations rather than simply
16397 computing the values now. */
16398 Elf_Internal_Rela rel;
16399
16400 plt0_entry = elf32_arm_vxworks_exec_plt0_entry;
52ab56c2
PB		 16401 put_arm_insn (htab, output_bfd, plt0_entry[0],
16402 splt->contents + 0);
16403 put_arm_insn (htab, output_bfd, plt0_entry[1],
16404 splt->contents + 4);
16405 put_arm_insn (htab, output_bfd, plt0_entry[2],
16406 splt->contents + 8);
00a97672
RS		 16407 bfd_put_32 (output_bfd, got_address, splt->contents + 12);
16408
8029a119 16409 /* Generate a relocation for _GLOBAL_OFFSET_TABLE_. */
00a97672
RS		 16410 rel.r_offset = plt_address + 12;
16411 rel.r_info = ELF32_R_INFO (htab->root.hgot->indx, R_ARM_ABS32);
16412 rel.r_addend = 0;
16413 SWAP_RELOC_OUT (htab) (output_bfd, &rel,
16414 htab->srelplt2->contents);
16415 }
b38cadfb 16416 else if (htab->nacl_p)
99059e56
RM		 16417 arm_nacl_put_plt0 (htab, output_bfd, splt,
16418 got_address + 8 - (plt_address + 16));
eed94f8f
NC		 16419 else if (using_thumb_only (htab))
16420 {
16421 got_displacement = got_address - (plt_address + 12);
16422
16423 plt0_entry = elf32_thumb2_plt0_entry;
16424 put_arm_insn (htab, output_bfd, plt0_entry[0],
16425 splt->contents + 0);
16426 put_arm_insn (htab, output_bfd, plt0_entry[1],
16427 splt->contents + 4);
16428 put_arm_insn (htab, output_bfd, plt0_entry[2],
16429 splt->contents + 8);
16430
16431 bfd_put_32 (output_bfd, got_displacement, splt->contents + 12);
16432 }
00a97672
RS		 16433 else
16434 {
16435 got_displacement = got_address - (plt_address + 16);
16436
16437 plt0_entry = elf32_arm_plt0_entry;
52ab56c2
PB		 16438 put_arm_insn (htab, output_bfd, plt0_entry[0],
16439 splt->contents + 0);
16440 put_arm_insn (htab, output_bfd, plt0_entry[1],
16441 splt->contents + 4);
16442 put_arm_insn (htab, output_bfd, plt0_entry[2],
16443 splt->contents + 8);
16444 put_arm_insn (htab, output_bfd, plt0_entry[3],
16445 splt->contents + 12);
5e681ec4 16446
5e681ec4 16447#ifdef FOUR_WORD_PLT
00a97672
RS		 16448 /* The displacement value goes in the otherwise-unused
16449 last word of the second entry. */
16450 bfd_put_32 (output_bfd, got_displacement, splt->contents + 28);
5e681ec4 16451#else
00a97672 16452 bfd_put_32 (output_bfd, got_displacement, splt->contents + 16);
5e681ec4 16453#endif
00a97672 16454 }
f7a74f8c 16455 }
252b5132
RH		 16456
16457 /* UnixWare sets the entsize of .plt to 4, although that doesn't
16458 really seem like the right value. */
74541ad4
AM		 16459 if (splt->output_section->owner == output_bfd)
16460 elf_section_data (splt->output_section)->this_hdr.sh_entsize = 4;
00a97672 16461
0855e32b
NS		 16462 if (htab->dt_tlsdesc_plt)
16463 {
16464 bfd_vma got_address
16465 = sgot->output_section->vma + sgot->output_offset;
16466 bfd_vma gotplt_address = (htab->root.sgot->output_section->vma
16467 + htab->root.sgot->output_offset);
16468 bfd_vma plt_address
16469 = splt->output_section->vma + splt->output_offset;
16470
b38cadfb 16471 arm_put_trampoline (htab, output_bfd,
0855e32b
NS		 16472 splt->contents + htab->dt_tlsdesc_plt,
16473 dl_tlsdesc_lazy_trampoline, 6);
16474
16475 bfd_put_32 (output_bfd,
16476 gotplt_address + htab->dt_tlsdesc_got
16477 - (plt_address + htab->dt_tlsdesc_plt)
16478 - dl_tlsdesc_lazy_trampoline[6],
16479 splt->contents + htab->dt_tlsdesc_plt + 24);
16480 bfd_put_32 (output_bfd,
16481 got_address - (plt_address + htab->dt_tlsdesc_plt)
16482 - dl_tlsdesc_lazy_trampoline[7],
16483 splt->contents + htab->dt_tlsdesc_plt + 24 + 4);
16484 }
16485
16486 if (htab->tls_trampoline)
16487 {
b38cadfb 16488 arm_put_trampoline (htab, output_bfd,
0855e32b
NS		 16489 splt->contents + htab->tls_trampoline,
16490 tls_trampoline, 3);
16491#ifdef FOUR_WORD_PLT
16492 bfd_put_32 (output_bfd, 0x00000000,
16493 splt->contents + htab->tls_trampoline + 12);
b38cadfb 16494#endif
0855e32b
NS		 16495 }
16496
0e1862bb
L		 16497 if (htab->vxworks_p
16498 && !bfd_link_pic (info)
16499 && htab->root.splt->size > 0)
00a97672
RS		 16500 {
16501 /* Correct the .rel(a).plt.unloaded relocations. They will have
16502 incorrect symbol indexes. */
16503 int num_plts;
eed62c48 16504 unsigned char *p;
00a97672 16505
362d30a1 16506 num_plts = ((htab->root.splt->size - htab->plt_header_size)
00a97672
RS		 16507 / htab->plt_entry_size);
16508 p = htab->srelplt2->contents + RELOC_SIZE (htab);
16509
16510 for (; num_plts; num_plts--)
16511 {
16512 Elf_Internal_Rela rel;
16513
16514 SWAP_RELOC_IN (htab) (output_bfd, p, &rel);
16515 rel.r_info = ELF32_R_INFO (htab->root.hgot->indx, R_ARM_ABS32);
16516 SWAP_RELOC_OUT (htab) (output_bfd, &rel, p);
16517 p += RELOC_SIZE (htab);
16518
16519 SWAP_RELOC_IN (htab) (output_bfd, p, &rel);
16520 rel.r_info = ELF32_R_INFO (htab->root.hplt->indx, R_ARM_ABS32);
16521 SWAP_RELOC_OUT (htab) (output_bfd, &rel, p);
16522 p += RELOC_SIZE (htab);
16523 }
16524 }
252b5132
RH		 16525 }
16526
99059e56
RM		 16527 if (htab->nacl_p && htab->root.iplt != NULL && htab->root.iplt->size > 0)
16528 /* NaCl uses a special first entry in .iplt too. */
16529 arm_nacl_put_plt0 (htab, output_bfd, htab->root.iplt, 0);
16530
252b5132 16531 /* Fill in the first three entries in the global offset table. */
229fcec5 16532 if (sgot)
252b5132 16533 {
229fcec5
MM		 16534 if (sgot->size > 0)
16535 {
16536 if (sdyn == NULL)
16537 bfd_put_32 (output_bfd, (bfd_vma) 0, sgot->contents);
16538 else
16539 bfd_put_32 (output_bfd,
16540 sdyn->output_section->vma + sdyn->output_offset,
16541 sgot->contents);
16542 bfd_put_32 (output_bfd, (bfd_vma) 0, sgot->contents + 4);
16543 bfd_put_32 (output_bfd, (bfd_vma) 0, sgot->contents + 8);
16544 }
252b5132 16545
229fcec5
MM		 16546 elf_section_data (sgot->output_section)->this_hdr.sh_entsize = 4;
16547 }
252b5132 16548
b34976b6 16549 return TRUE;
252b5132
RH		 16550}
16551
ba96a88f 16552static void
57e8b36a 16553elf32_arm_post_process_headers (bfd * abfd, struct bfd_link_info * link_info ATTRIBUTE_UNUSED)
ba96a88f 16554{
9b485d32 16555 Elf_Internal_Ehdr * i_ehdrp; /* ELF file header, internal form. */
e489d0ae 16556 struct elf32_arm_link_hash_table *globals;
ac4c9b04 16557 struct elf_segment_map *m;
ba96a88f
NC		 16558
16559 i_ehdrp = elf_elfheader (abfd);
16560
94a3258f
PB		 16561 if (EF_ARM_EABI_VERSION (i_ehdrp->e_flags) == EF_ARM_EABI_UNKNOWN)
16562 i_ehdrp->e_ident[EI_OSABI] = ELFOSABI_ARM;
16563 else
7394f108 16564 _bfd_elf_post_process_headers (abfd, link_info);
ba96a88f 16565 i_ehdrp->e_ident[EI_ABIVERSION] = ARM_ELF_ABI_VERSION;
e489d0ae 16566
93204d3a
PB		 16567 if (link_info)
16568 {
16569 globals = elf32_arm_hash_table (link_info);
4dfe6ac6 16570 if (globals != NULL && globals->byteswap_code)
93204d3a
PB		 16571 i_ehdrp->e_flags |= EF_ARM_BE8;
16572 }
3bfcb652
NC		 16573
16574 if (EF_ARM_EABI_VERSION (i_ehdrp->e_flags) == EF_ARM_EABI_VER5
16575 && ((i_ehdrp->e_type == ET_DYN) || (i_ehdrp->e_type == ET_EXEC)))
16576 {
16577 int abi = bfd_elf_get_obj_attr_int (abfd, OBJ_ATTR_PROC, Tag_ABI_VFP_args);
5c294fee 16578 if (abi == AEABI_VFP_args_vfp)
3bfcb652
NC		 16579 i_ehdrp->e_flags |= EF_ARM_ABI_FLOAT_HARD;
16580 else
16581 i_ehdrp->e_flags |= EF_ARM_ABI_FLOAT_SOFT;
16582 }
ac4c9b04
MG		 16583
16584 /* Scan segment to set p_flags attribute if it contains only sections with
f0728ee3 16585 SHF_ARM_PURECODE flag. */
ac4c9b04
MG		 16586 for (m = elf_seg_map (abfd); m != NULL; m = m->next)
16587 {
16588 unsigned int j;
16589
16590 if (m->count == 0)
16591 continue;
16592 for (j = 0; j < m->count; j++)
16593 {
f0728ee3 16594 if (!(elf_section_flags (m->sections[j]) & SHF_ARM_PURECODE))
ac4c9b04
MG		 16595 break;
16596 }
16597 if (j == m->count)
16598 {
16599 m->p_flags = PF_X;
16600 m->p_flags_valid = 1;
16601 }
16602 }
ba96a88f
NC		 16603}
16604
99e4ae17 16605static enum elf_reloc_type_class
7e612e98
AM		 16606elf32_arm_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,
16607 const asection *rel_sec ATTRIBUTE_UNUSED,
16608 const Elf_Internal_Rela *rela)
99e4ae17 16609{
f51e552e 16610 switch ((int) ELF32_R_TYPE (rela->r_info))
99e4ae17
AJ		 16611 {
16612 case R_ARM_RELATIVE:
16613 return reloc_class_relative;
16614 case R_ARM_JUMP_SLOT:
16615 return reloc_class_plt;
16616 case R_ARM_COPY:
16617 return reloc_class_copy;
109575d7
JW		 16618 case R_ARM_IRELATIVE:
16619 return reloc_class_ifunc;
99e4ae17
AJ		 16620 default:
16621 return reloc_class_normal;
16622 }
16623}
16624
e489d0ae 16625static void
57e8b36a 16626elf32_arm_final_write_processing (bfd *abfd, bfd_boolean linker ATTRIBUTE_UNUSED)
e16bb312 16627{
5a6c6817 16628 bfd_arm_update_notes (abfd, ARM_NOTE_SECTION);
e16bb312
NC		 16629}
16630
40a18ebd
NC		 16631/* Return TRUE if this is an unwinding table entry. */
16632
16633static bfd_boolean
16634is_arm_elf_unwind_section_name (bfd * abfd ATTRIBUTE_UNUSED, const char * name)
16635{
0112cd26
NC		 16636 return (CONST_STRNEQ (name, ELF_STRING_ARM_unwind)
16637 || CONST_STRNEQ (name, ELF_STRING_ARM_unwind_once));
40a18ebd
NC		 16638}
16639
16640
16641/* Set the type and flags for an ARM section. We do this by
16642 the section name, which is a hack, but ought to work. */
16643
16644static bfd_boolean
16645elf32_arm_fake_sections (bfd * abfd, Elf_Internal_Shdr * hdr, asection * sec)
16646{
16647 const char * name;
16648
16649 name = bfd_get_section_name (abfd, sec);
16650
16651 if (is_arm_elf_unwind_section_name (abfd, name))
16652 {
16653 hdr->sh_type = SHT_ARM_EXIDX;
16654 hdr->sh_flags |= SHF_LINK_ORDER;
16655 }
ac4c9b04 16656
f0728ee3
AV		 16657 if (sec->flags & SEC_ELF_PURECODE)
16658 hdr->sh_flags |= SHF_ARM_PURECODE;
ac4c9b04 16659
40a18ebd
NC		 16660 return TRUE;
16661}
16662
6dc132d9
L		 16663/* Handle an ARM specific section when reading an object file. This is
16664 called when bfd_section_from_shdr finds a section with an unknown
16665 type. */
40a18ebd
NC		 16666
16667static bfd_boolean
16668elf32_arm_section_from_shdr (bfd *abfd,
16669 Elf_Internal_Shdr * hdr,
6dc132d9
L		 16670 const char *name,
16671 int shindex)
40a18ebd
NC		 16672{
16673 /* There ought to be a place to keep ELF backend specific flags, but
16674 at the moment there isn't one. We just keep track of the
16675 sections by their name, instead. Fortunately, the ABI gives
16676 names for all the ARM specific sections, so we will probably get
16677 away with this. */
16678 switch (hdr->sh_type)
16679 {
16680 case SHT_ARM_EXIDX:
0951f019
RE		 16681 case SHT_ARM_PREEMPTMAP:
16682 case SHT_ARM_ATTRIBUTES:
40a18ebd
NC		 16683 break;
16684
16685 default:
16686 return FALSE;
16687 }
16688
6dc132d9 16689 if (! _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex))
40a18ebd
NC		 16690 return FALSE;
16691
16692 return TRUE;
16693}
e489d0ae 16694
44444f50
NC		 16695static _arm_elf_section_data *
16696get_arm_elf_section_data (asection * sec)
16697{
47b2e99c
JZ		 16698 if (sec && sec->owner && is_arm_elf (sec->owner))
16699 return elf32_arm_section_data (sec);
44444f50
NC		 16700 else
16701 return NULL;
8e3de13a
NC		 16702}
16703
4e617b1e
PB		 16704typedef struct
16705{
57402f1e 16706 void *flaginfo;
4e617b1e 16707 struct bfd_link_info *info;
91a5743d
PB		 16708 asection *sec;
16709 int sec_shndx;
6e0b88f1
AM		 16710 int (*func) (void *, const char *, Elf_Internal_Sym *,
16711 asection *, struct elf_link_hash_entry *);
4e617b1e
PB		 16712} output_arch_syminfo;
16713
16714enum map_symbol_type
16715{
16716 ARM_MAP_ARM,
16717 ARM_MAP_THUMB,
16718 ARM_MAP_DATA
16719};
16720
16721
7413f23f 16722/* Output a single mapping symbol. */
4e617b1e
PB		 16723
16724static bfd_boolean
7413f23f
DJ		 16725elf32_arm_output_map_sym (output_arch_syminfo *osi,
16726 enum map_symbol_type type,
16727 bfd_vma offset)
4e617b1e
PB		 16728{
16729 static const char *names[3] = {"$a", "$t", "$d"};
4e617b1e
PB		 16730 Elf_Internal_Sym sym;
16731
91a5743d
PB		 16732 sym.st_value = osi->sec->output_section->vma
16733 + osi->sec->output_offset
16734 + offset;
4e617b1e
PB		 16735 sym.st_size = 0;
16736 sym.st_other = 0;
16737 sym.st_info = ELF_ST_INFO (STB_LOCAL, STT_NOTYPE);
91a5743d 16738 sym.st_shndx = osi->sec_shndx;
35fc36a8 16739 sym.st_target_internal = 0;
fe33d2fa 16740 elf32_arm_section_map_add (osi->sec, names[type][1], offset);
57402f1e 16741 return osi->func (osi->flaginfo, names[type], &sym, osi->sec, NULL) == 1;
4e617b1e
PB		 16742}
16743
34e77a92
RS		 16744/* Output mapping symbols for the PLT entry described by ROOT_PLT and ARM_PLT.
16745 IS_IPLT_ENTRY_P says whether the PLT is in .iplt rather than .plt. */
4e617b1e
PB		 16746
16747static bfd_boolean
34e77a92
RS		 16748elf32_arm_output_plt_map_1 (output_arch_syminfo *osi,
16749 bfd_boolean is_iplt_entry_p,
16750 union gotplt_union *root_plt,
16751 struct arm_plt_info *arm_plt)
4e617b1e 16752{
4e617b1e 16753 struct elf32_arm_link_hash_table *htab;
34e77a92 16754 bfd_vma addr, plt_header_size;
4e617b1e 16755
34e77a92 16756 if (root_plt->offset == (bfd_vma) -1)
4e617b1e
PB		 16757 return TRUE;
16758
4dfe6ac6
NC		 16759 htab = elf32_arm_hash_table (osi->info);
16760 if (htab == NULL)
16761 return FALSE;
16762
34e77a92
RS		 16763 if (is_iplt_entry_p)
16764 {
16765 osi->sec = htab->root.iplt;
16766 plt_header_size = 0;
16767 }
16768 else
16769 {
16770 osi->sec = htab->root.splt;
16771 plt_header_size = htab->plt_header_size;
16772 }
16773 osi->sec_shndx = (_bfd_elf_section_from_bfd_section
16774 (osi->info->output_bfd, osi->sec->output_section));
16775
16776 addr = root_plt->offset & -2;
4e617b1e
PB		 16777 if (htab->symbian_p)
16778 {
7413f23f 16779 if (!elf32_arm_output_map_sym (osi, ARM_MAP_ARM, addr))
4e617b1e 16780 return FALSE;
7413f23f 16781 if (!elf32_arm_output_map_sym (osi, ARM_MAP_DATA, addr + 4))
4e617b1e
PB		 16782 return FALSE;
16783 }
16784 else if (htab->vxworks_p)
16785 {
7413f23f 16786 if (!elf32_arm_output_map_sym (osi, ARM_MAP_ARM, addr))
4e617b1e 16787 return FALSE;
7413f23f 16788 if (!elf32_arm_output_map_sym (osi, ARM_MAP_DATA, addr + 8))
4e617b1e 16789 return FALSE;
7413f23f 16790 if (!elf32_arm_output_map_sym (osi, ARM_MAP_ARM, addr + 12))
4e617b1e 16791 return FALSE;
7413f23f 16792 if (!elf32_arm_output_map_sym (osi, ARM_MAP_DATA, addr + 20))
4e617b1e
PB		 16793 return FALSE;
16794 }
b38cadfb
NC		 16795 else if (htab->nacl_p)
16796 {
16797 if (!elf32_arm_output_map_sym (osi, ARM_MAP_ARM, addr))
16798 return FALSE;
16799 }
eed94f8f
NC		 16800 else if (using_thumb_only (htab))
16801 {
16802 if (!elf32_arm_output_map_sym (osi, ARM_MAP_THUMB, addr))
16803 return FALSE;
6a631e86 16804 }
4e617b1e
PB		 16805 else
16806 {
34e77a92 16807 bfd_boolean thumb_stub_p;
bd97cb95 16808
34e77a92
RS		 16809 thumb_stub_p = elf32_arm_plt_needs_thumb_stub_p (osi->info, arm_plt);
16810 if (thumb_stub_p)
4e617b1e 16811 {
7413f23f 16812 if (!elf32_arm_output_map_sym (osi, ARM_MAP_THUMB, addr - 4))
4e617b1e
PB		 16813 return FALSE;
16814 }
16815#ifdef FOUR_WORD_PLT
7413f23f 16816 if (!elf32_arm_output_map_sym (osi, ARM_MAP_ARM, addr))
4e617b1e 16817 return FALSE;
7413f23f 16818 if (!elf32_arm_output_map_sym (osi, ARM_MAP_DATA, addr + 12))
4e617b1e
PB		 16819 return FALSE;
16820#else
906e58ca 16821 /* A three-word PLT with no Thumb thunk contains only Arm code,
4e617b1e
PB		 16822 so only need to output a mapping symbol for the first PLT entry and
16823 entries with thumb thunks. */
34e77a92 16824 if (thumb_stub_p || addr == plt_header_size)
4e617b1e 16825 {
7413f23f 16826 if (!elf32_arm_output_map_sym (osi, ARM_MAP_ARM, addr))
4e617b1e
PB		 16827 return FALSE;
16828 }
16829#endif
16830 }
16831
16832 return TRUE;
16833}
16834
34e77a92
RS		 16835/* Output mapping symbols for PLT entries associated with H. */
16836
16837static bfd_boolean
16838elf32_arm_output_plt_map (struct elf_link_hash_entry *h, void *inf)
16839{
16840 output_arch_syminfo *osi = (output_arch_syminfo *) inf;
16841 struct elf32_arm_link_hash_entry *eh;
16842
16843 if (h->root.type == bfd_link_hash_indirect)
16844 return TRUE;
16845
16846 if (h->root.type == bfd_link_hash_warning)
16847 /* When warning symbols are created, they **replace** the "real"
16848 entry in the hash table, thus we never get to see the real
16849 symbol in a hash traversal. So look at it now. */
16850 h = (struct elf_link_hash_entry *) h->root.u.i.link;
16851
16852 eh = (struct elf32_arm_link_hash_entry *) h;
16853 return elf32_arm_output_plt_map_1 (osi, SYMBOL_CALLS_LOCAL (osi->info, h),
16854 &h->plt, &eh->plt);
16855}
16856
4f4faa4d
TP		 16857/* Bind a veneered symbol to its veneer identified by its hash entry
16858 STUB_ENTRY. The veneered location thus loose its symbol. */
16859
16860static void
16861arm_stub_claim_sym (struct elf32_arm_stub_hash_entry *stub_entry)
16862{
16863 struct elf32_arm_link_hash_entry *hash = stub_entry->h;
16864
16865 BFD_ASSERT (hash);
16866 hash->root.root.u.def.section = stub_entry->stub_sec;
16867 hash->root.root.u.def.value = stub_entry->stub_offset;
16868 hash->root.size = stub_entry->stub_size;
16869}
16870
7413f23f
DJ		 16871/* Output a single local symbol for a generated stub. */
16872
16873static bfd_boolean
16874elf32_arm_output_stub_sym (output_arch_syminfo *osi, const char *name,
16875 bfd_vma offset, bfd_vma size)
16876{
7413f23f
DJ		 16877 Elf_Internal_Sym sym;
16878
7413f23f
DJ		 16879 sym.st_value = osi->sec->output_section->vma
16880 + osi->sec->output_offset
16881 + offset;
16882 sym.st_size = size;
16883 sym.st_other = 0;
16884 sym.st_info = ELF_ST_INFO (STB_LOCAL, STT_FUNC);
16885 sym.st_shndx = osi->sec_shndx;
35fc36a8 16886 sym.st_target_internal = 0;
57402f1e 16887 return osi->func (osi->flaginfo, name, &sym, osi->sec, NULL) == 1;
7413f23f 16888}
4e617b1e 16889
da5938a2 16890static bfd_boolean
8029a119
NC		 16891arm_map_one_stub (struct bfd_hash_entry * gen_entry,
16892 void * in_arg)
da5938a2
NC		 16893{
16894 struct elf32_arm_stub_hash_entry *stub_entry;
da5938a2
NC		 16895 asection *stub_sec;
16896 bfd_vma addr;
7413f23f 16897 char *stub_name;
9a008db3 16898 output_arch_syminfo *osi;
d3ce72d0 16899 const insn_sequence *template_sequence;
461a49ca
DJ		 16900 enum stub_insn_type prev_type;
16901 int size;
16902 int i;
16903 enum map_symbol_type sym_type;
da5938a2
NC		 16904
16905 /* Massage our args to the form they really have. */
16906 stub_entry = (struct elf32_arm_stub_hash_entry *) gen_entry;
9a008db3 16907 osi = (output_arch_syminfo *) in_arg;
da5938a2 16908
da5938a2
NC		 16909 stub_sec = stub_entry->stub_sec;
16910
16911 /* Ensure this stub is attached to the current section being
7413f23f 16912 processed. */
da5938a2
NC		 16913 if (stub_sec != osi->sec)
16914 return TRUE;
16915
7413f23f 16916 addr = (bfd_vma) stub_entry->stub_offset;
d3ce72d0 16917 template_sequence = stub_entry->stub_template;
4f4faa4d
TP		 16918
16919 if (arm_stub_sym_claimed (stub_entry->stub_type))
16920 arm_stub_claim_sym (stub_entry);
16921 else
7413f23f 16922 {
4f4faa4d
TP		 16923 stub_name = stub_entry->output_name;
16924 switch (template_sequence[0].type)
16925 {
16926 case ARM_TYPE:
16927 if (!elf32_arm_output_stub_sym (osi, stub_name, addr,
16928 stub_entry->stub_size))
16929 return FALSE;
16930 break;
16931 case THUMB16_TYPE:
16932 case THUMB32_TYPE:
16933 if (!elf32_arm_output_stub_sym (osi, stub_name, addr | 1,
16934 stub_entry->stub_size))
16935 return FALSE;
16936 break;
16937 default:
16938 BFD_FAIL ();
16939 return 0;
16940 }
7413f23f 16941 }
da5938a2 16942
461a49ca
DJ		 16943 prev_type = DATA_TYPE;
16944 size = 0;
16945 for (i = 0; i < stub_entry->stub_template_size; i++)
16946 {
d3ce72d0 16947 switch (template_sequence[i].type)
461a49ca
DJ		 16948 {
16949 case ARM_TYPE:
16950 sym_type = ARM_MAP_ARM;
16951 break;
16952
16953 case THUMB16_TYPE:
48229727 16954 case THUMB32_TYPE:
461a49ca
DJ		 16955 sym_type = ARM_MAP_THUMB;
16956 break;
16957
16958 case DATA_TYPE:
16959 sym_type = ARM_MAP_DATA;
16960 break;
16961
16962 default:
16963 BFD_FAIL ();
4e31c731 16964 return FALSE;
461a49ca
DJ		 16965 }
16966
d3ce72d0 16967 if (template_sequence[i].type != prev_type)
461a49ca 16968 {
d3ce72d0 16969 prev_type = template_sequence[i].type;
461a49ca
DJ		 16970 if (!elf32_arm_output_map_sym (osi, sym_type, addr + size))
16971 return FALSE;
16972 }
16973
d3ce72d0 16974 switch (template_sequence[i].type)
461a49ca
DJ		 16975 {
16976 case ARM_TYPE:
48229727 16977 case THUMB32_TYPE:
461a49ca
DJ		 16978 size += 4;
16979 break;
16980
16981 case THUMB16_TYPE:
16982 size += 2;
16983 break;
16984
16985 case DATA_TYPE:
16986 size += 4;
16987 break;
16988
16989 default:
16990 BFD_FAIL ();
4e31c731 16991 return FALSE;
461a49ca
DJ		 16992 }
16993 }
16994
da5938a2
NC		 16995 return TRUE;
16996}
16997
33811162
DG		 16998/* Output mapping symbols for linker generated sections,
16999 and for those data-only sections that do not have a
17000 $d. */
4e617b1e
PB		 17001
17002static bfd_boolean
17003elf32_arm_output_arch_local_syms (bfd *output_bfd,
906e58ca 17004 struct bfd_link_info *info,
57402f1e 17005 void *flaginfo,
6e0b88f1
AM		 17006 int (*func) (void *, const char *,
17007 Elf_Internal_Sym *,
17008 asection *,
17009 struct elf_link_hash_entry *))
4e617b1e
PB		 17010{
17011 output_arch_syminfo osi;
17012 struct elf32_arm_link_hash_table *htab;
91a5743d
PB		 17013 bfd_vma offset;
17014 bfd_size_type size;
33811162 17015 bfd *input_bfd;
4e617b1e
PB		 17016
17017 htab = elf32_arm_hash_table (info);
4dfe6ac6
NC		 17018 if (htab == NULL)
17019 return FALSE;
17020
906e58ca 17021 check_use_blx (htab);
91a5743d 17022
57402f1e 17023 osi.flaginfo = flaginfo;
4e617b1e
PB		 17024 osi.info = info;
17025 osi.func = func;
906e58ca 17026
33811162
DG		 17027 /* Add a $d mapping symbol to data-only sections that
17028 don't have any mapping symbol. This may result in (harmless) redundant
17029 mapping symbols. */
17030 for (input_bfd = info->input_bfds;
17031 input_bfd != NULL;
c72f2fb2 17032 input_bfd = input_bfd->link.next)
33811162
DG		 17033 {
17034 if ((input_bfd->flags & (BFD_LINKER_CREATED | HAS_SYMS)) == HAS_SYMS)
17035 for (osi.sec = input_bfd->sections;
17036 osi.sec != NULL;
17037 osi.sec = osi.sec->next)
17038 {
17039 if (osi.sec->output_section != NULL
f7dd8c79
DJ		 17040 && ((osi.sec->output_section->flags & (SEC_ALLOC | SEC_CODE))
17041 != 0)
33811162
DG		 17042 && (osi.sec->flags & (SEC_HAS_CONTENTS | SEC_LINKER_CREATED))
17043 == SEC_HAS_CONTENTS
17044 && get_arm_elf_section_data (osi.sec) != NULL
501abfe0 17045 && get_arm_elf_section_data (osi.sec)->mapcount == 0
7d500b83
CL		 17046 && osi.sec->size > 0
17047 && (osi.sec->flags & SEC_EXCLUDE) == 0)
33811162
DG		 17048 {
17049 osi.sec_shndx = _bfd_elf_section_from_bfd_section
17050 (output_bfd, osi.sec->output_section);
17051 if (osi.sec_shndx != (int)SHN_BAD)
17052 elf32_arm_output_map_sym (&osi, ARM_MAP_DATA, 0);
17053 }
17054 }
17055 }
17056
91a5743d
PB		 17057 /* ARM->Thumb glue. */
17058 if (htab->arm_glue_size > 0)
17059 {
3d4d4302
AM		 17060 osi.sec = bfd_get_linker_section (htab->bfd_of_glue_owner,
17061 ARM2THUMB_GLUE_SECTION_NAME);
91a5743d
PB		 17062
17063 osi.sec_shndx = _bfd_elf_section_from_bfd_section
17064 (output_bfd, osi.sec->output_section);
0e1862bb 17065 if (bfd_link_pic (info) || htab->root.is_relocatable_executable
91a5743d
PB		 17066 || htab->pic_veneer)
17067 size = ARM2THUMB_PIC_GLUE_SIZE;
17068 else if (htab->use_blx)
17069 size = ARM2THUMB_V5_STATIC_GLUE_SIZE;
17070 else
17071 size = ARM2THUMB_STATIC_GLUE_SIZE;
4e617b1e 17072
91a5743d
PB		 17073 for (offset = 0; offset < htab->arm_glue_size; offset += size)
17074 {
7413f23f
DJ		 17075 elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, offset);
17076 elf32_arm_output_map_sym (&osi, ARM_MAP_DATA, offset + size - 4);
91a5743d
PB		 17077 }
17078 }
17079
17080 /* Thumb->ARM glue. */
17081 if (htab->thumb_glue_size > 0)
17082 {
3d4d4302
AM		 17083 osi.sec = bfd_get_linker_section (htab->bfd_of_glue_owner,
17084 THUMB2ARM_GLUE_SECTION_NAME);
91a5743d
PB		 17085
17086 osi.sec_shndx = _bfd_elf_section_from_bfd_section
17087 (output_bfd, osi.sec->output_section);
17088 size = THUMB2ARM_GLUE_SIZE;
17089
17090 for (offset = 0; offset < htab->thumb_glue_size; offset += size)
17091 {
7413f23f
DJ		 17092 elf32_arm_output_map_sym (&osi, ARM_MAP_THUMB, offset);
17093 elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, offset + 4);
91a5743d
PB		 17094 }
17095 }
17096
845b51d6
PB		 17097 /* ARMv4 BX veneers. */
17098 if (htab->bx_glue_size > 0)
17099 {
3d4d4302
AM		 17100 osi.sec = bfd_get_linker_section (htab->bfd_of_glue_owner,
17101 ARM_BX_GLUE_SECTION_NAME);
845b51d6
PB		 17102
17103 osi.sec_shndx = _bfd_elf_section_from_bfd_section
17104 (output_bfd, osi.sec->output_section);
17105
7413f23f 17106 elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, 0);
845b51d6
PB		 17107 }
17108
8029a119
NC		 17109 /* Long calls stubs. */
17110 if (htab->stub_bfd && htab->stub_bfd->sections)
17111 {
da5938a2 17112 asection* stub_sec;
8029a119 17113
da5938a2
NC		 17114 for (stub_sec = htab->stub_bfd->sections;
17115 stub_sec != NULL;
8029a119
NC		 17116 stub_sec = stub_sec->next)
17117 {
17118 /* Ignore non-stub sections. */
17119 if (!strstr (stub_sec->name, STUB_SUFFIX))
17120 continue;
da5938a2 17121
8029a119 17122 osi.sec = stub_sec;
da5938a2 17123
8029a119
NC		 17124 osi.sec_shndx = _bfd_elf_section_from_bfd_section
17125 (output_bfd, osi.sec->output_section);
da5938a2 17126
8029a119
NC		 17127 bfd_hash_traverse (&htab->stub_hash_table, arm_map_one_stub, &osi);
17128 }
17129 }
da5938a2 17130
91a5743d 17131 /* Finally, output mapping symbols for the PLT. */
34e77a92 17132 if (htab->root.splt && htab->root.splt->size > 0)
4e617b1e 17133 {
34e77a92
RS		 17134 osi.sec = htab->root.splt;
17135 osi.sec_shndx = (_bfd_elf_section_from_bfd_section
17136 (output_bfd, osi.sec->output_section));
17137
17138 /* Output mapping symbols for the plt header. SymbianOS does not have a
17139 plt header. */
17140 if (htab->vxworks_p)
17141 {
17142 /* VxWorks shared libraries have no PLT header. */
0e1862bb 17143 if (!bfd_link_pic (info))
34e77a92
RS		 17144 {
17145 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, 0))
17146 return FALSE;
17147 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_DATA, 12))
17148 return FALSE;
17149 }
17150 }
b38cadfb
NC		 17151 else if (htab->nacl_p)
17152 {
17153 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, 0))
17154 return FALSE;
17155 }
eed94f8f
NC		 17156 else if (using_thumb_only (htab))
17157 {
17158 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_THUMB, 0))
17159 return FALSE;
17160 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_DATA, 12))
17161 return FALSE;
17162 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_THUMB, 16))
17163 return FALSE;
17164 }
34e77a92 17165 else if (!htab->symbian_p)
4e617b1e 17166 {
7413f23f 17167 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, 0))
4e617b1e 17168 return FALSE;
34e77a92
RS		 17169#ifndef FOUR_WORD_PLT
17170 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_DATA, 16))
4e617b1e 17171 return FALSE;
34e77a92 17172#endif
4e617b1e
PB		 17173 }
17174 }
99059e56
RM		 17175 if (htab->nacl_p && htab->root.iplt && htab->root.iplt->size > 0)
17176 {
17177 /* NaCl uses a special first entry in .iplt too. */
17178 osi.sec = htab->root.iplt;
17179 osi.sec_shndx = (_bfd_elf_section_from_bfd_section
17180 (output_bfd, osi.sec->output_section));
17181 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, 0))
17182 return FALSE;
17183 }
34e77a92
RS		 17184 if ((htab->root.splt && htab->root.splt->size > 0)
17185 || (htab->root.iplt && htab->root.iplt->size > 0))
4e617b1e 17186 {
34e77a92
RS		 17187 elf_link_hash_traverse (&htab->root, elf32_arm_output_plt_map, &osi);
17188 for (input_bfd = info->input_bfds;
17189 input_bfd != NULL;
c72f2fb2 17190 input_bfd = input_bfd->link.next)
34e77a92
RS		 17191 {
17192 struct arm_local_iplt_info **local_iplt;
17193 unsigned int i, num_syms;
4e617b1e 17194
34e77a92
RS		 17195 local_iplt = elf32_arm_local_iplt (input_bfd);
17196 if (local_iplt != NULL)
17197 {
17198 num_syms = elf_symtab_hdr (input_bfd).sh_info;
17199 for (i = 0; i < num_syms; i++)
17200 if (local_iplt[i] != NULL
17201 && !elf32_arm_output_plt_map_1 (&osi, TRUE,
17202 &local_iplt[i]->root,
17203 &local_iplt[i]->arm))
17204 return FALSE;
17205 }
17206 }
17207 }
0855e32b
NS		 17208 if (htab->dt_tlsdesc_plt != 0)
17209 {
17210 /* Mapping symbols for the lazy tls trampoline. */
17211 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, htab->dt_tlsdesc_plt))
17212 return FALSE;
b38cadfb 17213
0855e32b
NS		 17214 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_DATA,
17215 htab->dt_tlsdesc_plt + 24))
17216 return FALSE;
17217 }
17218 if (htab->tls_trampoline != 0)
17219 {
17220 /* Mapping symbols for the tls trampoline. */
17221 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_ARM, htab->tls_trampoline))
17222 return FALSE;
17223#ifdef FOUR_WORD_PLT
17224 if (!elf32_arm_output_map_sym (&osi, ARM_MAP_DATA,
17225 htab->tls_trampoline + 12))
17226 return FALSE;
b38cadfb 17227#endif
0855e32b 17228 }
b38cadfb 17229
4e617b1e
PB		 17230 return TRUE;
17231}
17232
54ddd295
TP		 17233/* Filter normal symbols of CMSE entry functions of ABFD to include in
17234 the import library. All SYMCOUNT symbols of ABFD can be examined
17235 from their pointers in SYMS. Pointers of symbols to keep should be
17236 stored continuously at the beginning of that array.
17237
17238 Returns the number of symbols to keep. */
17239
17240static unsigned int
17241elf32_arm_filter_cmse_symbols (bfd *abfd ATTRIBUTE_UNUSED,
17242 struct bfd_link_info *info,
17243 asymbol **syms, long symcount)
17244{
17245 size_t maxnamelen;
17246 char *cmse_name;
17247 long src_count, dst_count = 0;
17248 struct elf32_arm_link_hash_table *htab;
17249
17250 htab = elf32_arm_hash_table (info);
17251 if (!htab->stub_bfd || !htab->stub_bfd->sections)
17252 symcount = 0;
17253
17254 maxnamelen = 128;
17255 cmse_name = (char *) bfd_malloc (maxnamelen);
17256 for (src_count = 0; src_count < symcount; src_count++)
17257 {
17258 struct elf32_arm_link_hash_entry *cmse_hash;
17259 asymbol *sym;
17260 flagword flags;
17261 char *name;
17262 size_t namelen;
17263
17264 sym = syms[src_count];
17265 flags = sym->flags;
17266 name = (char *) bfd_asymbol_name (sym);
17267
17268 if ((flags & BSF_FUNCTION) != BSF_FUNCTION)
17269 continue;
17270 if (!(flags & (BSF_GLOBAL | BSF_WEAK)))
17271 continue;
17272
17273 namelen = strlen (name) + sizeof (CMSE_PREFIX) + 1;
17274 if (namelen > maxnamelen)
17275 {
17276 cmse_name = (char *)
17277 bfd_realloc (cmse_name, namelen);
17278 maxnamelen = namelen;
17279 }
17280 snprintf (cmse_name, maxnamelen, "%s%s", CMSE_PREFIX, name);
17281 cmse_hash = (struct elf32_arm_link_hash_entry *)
17282 elf_link_hash_lookup (&(htab)->root, cmse_name, FALSE, FALSE, TRUE);
17283
17284 if (!cmse_hash
17285 || (cmse_hash->root.root.type != bfd_link_hash_defined
17286 && cmse_hash->root.root.type != bfd_link_hash_defweak)
17287 || cmse_hash->root.type != STT_FUNC)
17288 continue;
17289
17290 if (!ARM_GET_SYM_CMSE_SPCL (cmse_hash->root.target_internal))
17291 continue;
17292
17293 syms[dst_count++] = sym;
17294 }
17295 free (cmse_name);
17296
17297 syms[dst_count] = NULL;
17298
17299 return dst_count;
17300}
17301
17302/* Filter symbols of ABFD to include in the import library. All
17303 SYMCOUNT symbols of ABFD can be examined from their pointers in
17304 SYMS. Pointers of symbols to keep should be stored continuously at
17305 the beginning of that array.
17306
17307 Returns the number of symbols to keep. */
17308
17309static unsigned int
17310elf32_arm_filter_implib_symbols (bfd *abfd ATTRIBUTE_UNUSED,
17311 struct bfd_link_info *info,
17312 asymbol **syms, long symcount)
17313{
17314 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (info);
17315
17316 if (globals->cmse_implib)
17317 return elf32_arm_filter_cmse_symbols (abfd, info, syms, symcount);
17318 else
17319 return _bfd_elf_filter_global_symbols (abfd, info, syms, symcount);
17320}
17321
e489d0ae
PB		 17322/* Allocate target specific section data. */
17323
17324static bfd_boolean
17325elf32_arm_new_section_hook (bfd *abfd, asection *sec)
17326{
f592407e
AM		 17327 if (!sec->used_by_bfd)
17328 {
17329 _arm_elf_section_data *sdata;
17330 bfd_size_type amt = sizeof (*sdata);
e489d0ae 17331
21d799b5 17332 sdata = (_arm_elf_section_data *) bfd_zalloc (abfd, amt);
f592407e
AM		 17333 if (sdata == NULL)
17334 return FALSE;
17335 sec->used_by_bfd = sdata;
17336 }
e489d0ae
PB		 17337
17338 return _bfd_elf_new_section_hook (abfd, sec);
17339}
17340
17341
17342/* Used to order a list of mapping symbols by address. */
17343
17344static int
17345elf32_arm_compare_mapping (const void * a, const void * b)
17346{
7f6a71ff
JM		 17347 const elf32_arm_section_map *amap = (const elf32_arm_section_map *) a;
17348 const elf32_arm_section_map *bmap = (const elf32_arm_section_map *) b;
17349
17350 if (amap->vma > bmap->vma)
17351 return 1;
17352 else if (amap->vma < bmap->vma)
17353 return -1;
17354 else if (amap->type > bmap->type)
17355 /* Ensure results do not depend on the host qsort for objects with
17356 multiple mapping symbols at the same address by sorting on type
17357 after vma. */
17358 return 1;
17359 else if (amap->type < bmap->type)
17360 return -1;
17361 else
17362 return 0;
e489d0ae
PB		 17363}
17364
2468f9c9
PB		 17365/* Add OFFSET to lower 31 bits of ADDR, leaving other bits unmodified. */
17366
17367static unsigned long
17368offset_prel31 (unsigned long addr, bfd_vma offset)
17369{
17370 return (addr & ~0x7ffffffful) | ((addr + offset) & 0x7ffffffful);
17371}
17372
17373/* Copy an .ARM.exidx table entry, adding OFFSET to (applied) PREL31
17374 relocations. */
17375
17376static void
17377copy_exidx_entry (bfd *output_bfd, bfd_byte *to, bfd_byte *from, bfd_vma offset)
17378{
17379 unsigned long first_word = bfd_get_32 (output_bfd, from);
17380 unsigned long second_word = bfd_get_32 (output_bfd, from + 4);
b38cadfb 17381
2468f9c9
PB		 17382 /* High bit of first word is supposed to be zero. */
17383 if ((first_word & 0x80000000ul) == 0)
17384 first_word = offset_prel31 (first_word, offset);
b38cadfb 17385
2468f9c9
PB		 17386 /* If the high bit of the first word is clear, and the bit pattern is not 0x1
17387 (EXIDX_CANTUNWIND), this is an offset to an .ARM.extab entry. */
17388 if ((second_word != 0x1) && ((second_word & 0x80000000ul) == 0))
17389 second_word = offset_prel31 (second_word, offset);
b38cadfb 17390
2468f9c9
PB		 17391 bfd_put_32 (output_bfd, first_word, to);
17392 bfd_put_32 (output_bfd, second_word, to + 4);
17393}
e489d0ae 17394
48229727
JB		 17395/* Data for make_branch_to_a8_stub(). */
17396
b38cadfb
NC		 17397struct a8_branch_to_stub_data
17398{
48229727
JB		 17399 asection *writing_section;
17400 bfd_byte *contents;
17401};
17402
17403
17404/* Helper to insert branches to Cortex-A8 erratum stubs in the right
17405 places for a particular section. */
17406
17407static bfd_boolean
17408make_branch_to_a8_stub (struct bfd_hash_entry *gen_entry,
99059e56 17409 void *in_arg)
48229727
JB		 17410{
17411 struct elf32_arm_stub_hash_entry *stub_entry;
17412 struct a8_branch_to_stub_data *data;
17413 bfd_byte *contents;
17414 unsigned long branch_insn;
17415 bfd_vma veneered_insn_loc, veneer_entry_loc;
17416 bfd_signed_vma branch_offset;
17417 bfd *abfd;
8d9d9490 17418 unsigned int loc;
48229727
JB		 17419
17420 stub_entry = (struct elf32_arm_stub_hash_entry *) gen_entry;
17421 data = (struct a8_branch_to_stub_data *) in_arg;
17422
17423 if (stub_entry->target_section != data->writing_section
4563a860 17424 || stub_entry->stub_type < arm_stub_a8_veneer_lwm)
48229727
JB		 17425 return TRUE;
17426
17427 contents = data->contents;
17428
8d9d9490
TP		 17429 /* We use target_section as Cortex-A8 erratum workaround stubs are only
17430 generated when both source and target are in the same section. */
48229727
JB		 17431 veneered_insn_loc = stub_entry->target_section->output_section->vma
17432 + stub_entry->target_section->output_offset
8d9d9490 17433 + stub_entry->source_value;
48229727
JB		 17434
17435 veneer_entry_loc = stub_entry->stub_sec->output_section->vma
17436 + stub_entry->stub_sec->output_offset
17437 + stub_entry->stub_offset;
17438
17439 if (stub_entry->stub_type == arm_stub_a8_veneer_blx)
17440 veneered_insn_loc &= ~3u;
17441
17442 branch_offset = veneer_entry_loc - veneered_insn_loc - 4;
17443
17444 abfd = stub_entry->target_section->owner;
8d9d9490 17445 loc = stub_entry->source_value;
48229727
JB		 17446
17447 /* We attempt to avoid this condition by setting stubs_always_after_branch
17448 in elf32_arm_size_stubs if we've enabled the Cortex-A8 erratum workaround.
17449 This check is just to be on the safe side... */
17450 if ((veneered_insn_loc & ~0xfff) == (veneer_entry_loc & ~0xfff))
17451 {
17452 (*_bfd_error_handler) (_("%B: error: Cortex-A8 erratum stub is "
17453 "allocated in unsafe location"), abfd);
17454 return FALSE;
17455 }
17456
17457 switch (stub_entry->stub_type)
17458 {
17459 case arm_stub_a8_veneer_b:
17460 case arm_stub_a8_veneer_b_cond:
17461 branch_insn = 0xf0009000;
17462 goto jump24;
17463
17464 case arm_stub_a8_veneer_blx:
17465 branch_insn = 0xf000e800;
17466 goto jump24;
17467
17468 case arm_stub_a8_veneer_bl:
17469 {
17470 unsigned int i1, j1, i2, j2, s;
17471
17472 branch_insn = 0xf000d000;
17473
17474 jump24:
17475 if (branch_offset < -16777216 || branch_offset > 16777214)
17476 {
17477 /* There's not much we can do apart from complain if this
17478 happens. */
17479 (*_bfd_error_handler) (_("%B: error: Cortex-A8 erratum stub out "
17480 "of range (input file too large)"), abfd);
17481 return FALSE;
17482 }
17483
17484 /* i1 = not(j1 eor s), so:
17485 not i1 = j1 eor s
17486 j1 = (not i1) eor s. */
17487
17488 branch_insn |= (branch_offset >> 1) & 0x7ff;
17489 branch_insn |= ((branch_offset >> 12) & 0x3ff) << 16;
17490 i2 = (branch_offset >> 22) & 1;
17491 i1 = (branch_offset >> 23) & 1;
17492 s = (branch_offset >> 24) & 1;
17493 j1 = (!i1) ^ s;
17494 j2 = (!i2) ^ s;
17495 branch_insn |= j2 << 11;
17496 branch_insn |= j1 << 13;
17497 branch_insn |= s << 26;
17498 }
17499 break;
17500
17501 default:
17502 BFD_FAIL ();
17503 return FALSE;
17504 }
17505
8d9d9490
TP		 17506 bfd_put_16 (abfd, (branch_insn >> 16) & 0xffff, &contents[loc]);
17507 bfd_put_16 (abfd, branch_insn & 0xffff, &contents[loc + 2]);
48229727
JB		 17508
17509 return TRUE;
17510}
17511
a504d23a
LA		 17512/* Beginning of stm32l4xx work-around. */
17513
17514/* Functions encoding instructions necessary for the emission of the
17515 fix-stm32l4xx-629360.
17516 Encoding is extracted from the
17517 ARM (C) Architecture Reference Manual
17518 ARMv7-A and ARMv7-R edition
17519 ARM DDI 0406C.b (ID072512). */
17520
17521static inline bfd_vma
82188b29 17522create_instruction_branch_absolute (int branch_offset)
a504d23a
LA		 17523{
17524 /* A8.8.18 B (A8-334)
17525 B target_address (Encoding T4). */
17526 /* 1111 - 0Sii - iiii - iiii - 10J1 - Jiii - iiii - iiii. */
17527 /* jump offset is: S:I1:I2:imm10:imm11:0. */
17528 /* with : I1 = NOT (J1 EOR S) I2 = NOT (J2 EOR S). */
17529
a504d23a
LA		 17530 int s = ((branch_offset & 0x1000000) >> 24);
17531 int j1 = s ^ !((branch_offset & 0x800000) >> 23);
17532 int j2 = s ^ !((branch_offset & 0x400000) >> 22);
17533
17534 if (branch_offset < -(1 << 24) || branch_offset >= (1 << 24))
17535 BFD_ASSERT (0 && "Error: branch out of range. Cannot create branch.");
17536
17537 bfd_vma patched_inst = 0xf0009000
17538 | s << 26 /* S. */
17539 | (((unsigned long) (branch_offset) >> 12) & 0x3ff) << 16 /* imm10. */
17540 | j1 << 13 /* J1. */
17541 | j2 << 11 /* J2. */
17542 | (((unsigned long) (branch_offset) >> 1) & 0x7ff); /* imm11. */
17543
17544 return patched_inst;
17545}
17546
17547static inline bfd_vma
17548create_instruction_ldmia (int base_reg, int wback, int reg_mask)
17549{
17550 /* A8.8.57 LDM/LDMIA/LDMFD (A8-396)
17551 LDMIA Rn!, {Ra, Rb, Rc, ...} (Encoding T2). */
17552 bfd_vma patched_inst = 0xe8900000
17553 | (/*W=*/wback << 21)
17554 | (base_reg << 16)
17555 | (reg_mask & 0x0000ffff);
17556
17557 return patched_inst;
17558}
17559
17560static inline bfd_vma
17561create_instruction_ldmdb (int base_reg, int wback, int reg_mask)
17562{
17563 /* A8.8.60 LDMDB/LDMEA (A8-402)
17564 LDMDB Rn!, {Ra, Rb, Rc, ...} (Encoding T1). */
17565 bfd_vma patched_inst = 0xe9100000
17566 | (/*W=*/wback << 21)
17567 | (base_reg << 16)
17568 | (reg_mask & 0x0000ffff);
17569
17570 return patched_inst;
17571}
17572
17573static inline bfd_vma
17574create_instruction_mov (int target_reg, int source_reg)
17575{
17576 /* A8.8.103 MOV (register) (A8-486)
17577 MOV Rd, Rm (Encoding T1). */
17578 bfd_vma patched_inst = 0x4600
17579 | (target_reg & 0x7)
17580 | ((target_reg & 0x8) >> 3) << 7
17581 | (source_reg << 3);
17582
17583 return patched_inst;
17584}
17585
17586static inline bfd_vma
17587create_instruction_sub (int target_reg, int source_reg, int value)
17588{
17589 /* A8.8.221 SUB (immediate) (A8-708)
17590 SUB Rd, Rn, #value (Encoding T3). */
17591 bfd_vma patched_inst = 0xf1a00000
17592 | (target_reg << 8)
17593 | (source_reg << 16)
17594 | (/*S=*/0 << 20)
17595 | ((value & 0x800) >> 11) << 26
17596 | ((value & 0x700) >> 8) << 12
17597 | (value & 0x0ff);
17598
17599 return patched_inst;
17600}
17601
17602static inline bfd_vma
9239bbd3 17603create_instruction_vldmia (int base_reg, int is_dp, int wback, int num_words,
a504d23a
LA		 17604 int first_reg)
17605{
17606 /* A8.8.332 VLDM (A8-922)
9239bbd3
CM		 17607 VLMD{MODE} Rn{!}, {list} (Encoding T1 or T2). */
17608 bfd_vma patched_inst = (is_dp ? 0xec900b00 : 0xec900a00)
a504d23a
LA		 17609 | (/*W=*/wback << 21)
17610 | (base_reg << 16)
9239bbd3
CM		 17611 | (num_words & 0x000000ff)
17612 | (((unsigned)first_reg >> 1) & 0x0000000f) << 12
a504d23a
LA		 17613 | (first_reg & 0x00000001) << 22;
17614
17615 return patched_inst;
17616}
17617
17618static inline bfd_vma
9239bbd3
CM		 17619create_instruction_vldmdb (int base_reg, int is_dp, int num_words,
17620 int first_reg)
a504d23a
LA		 17621{
17622 /* A8.8.332 VLDM (A8-922)
9239bbd3
CM		 17623 VLMD{MODE} Rn!, {} (Encoding T1 or T2). */
17624 bfd_vma patched_inst = (is_dp ? 0xed300b00 : 0xed300a00)
a504d23a 17625 | (base_reg << 16)
9239bbd3
CM		 17626 | (num_words & 0x000000ff)
17627 | (((unsigned)first_reg >>1 ) & 0x0000000f) << 12
a504d23a
LA		 17628 | (first_reg & 0x00000001) << 22;
17629
17630 return patched_inst;
17631}
17632
17633static inline bfd_vma
17634create_instruction_udf_w (int value)
17635{
17636 /* A8.8.247 UDF (A8-758)
17637 Undefined (Encoding T2). */
17638 bfd_vma patched_inst = 0xf7f0a000
17639 | (value & 0x00000fff)
17640 | (value & 0x000f0000) << 16;
17641
17642 return patched_inst;
17643}
17644
17645static inline bfd_vma
17646create_instruction_udf (int value)
17647{
17648 /* A8.8.247 UDF (A8-758)
17649 Undefined (Encoding T1). */
17650 bfd_vma patched_inst = 0xde00
17651 | (value & 0xff);
17652
17653 return patched_inst;
17654}
17655
17656/* Functions writing an instruction in memory, returning the next
17657 memory position to write to. */
17658
17659static inline bfd_byte *
17660push_thumb2_insn32 (struct elf32_arm_link_hash_table * htab,
17661 bfd * output_bfd, bfd_byte *pt, insn32 insn)
17662{
17663 put_thumb2_insn (htab, output_bfd, insn, pt);
17664 return pt + 4;
17665}
17666
17667static inline bfd_byte *
17668push_thumb2_insn16 (struct elf32_arm_link_hash_table * htab,
17669 bfd * output_bfd, bfd_byte *pt, insn32 insn)
17670{
17671 put_thumb_insn (htab, output_bfd, insn, pt);
17672 return pt + 2;
17673}
17674
17675/* Function filling up a region in memory with T1 and T2 UDFs taking
17676 care of alignment. */
17677
17678static bfd_byte *
17679stm32l4xx_fill_stub_udf (struct elf32_arm_link_hash_table * htab,
17680 bfd * output_bfd,
17681 const bfd_byte * const base_stub_contents,
17682 bfd_byte * const from_stub_contents,
17683 const bfd_byte * const end_stub_contents)
17684{
17685 bfd_byte *current_stub_contents = from_stub_contents;
17686
17687 /* Fill the remaining of the stub with deterministic contents : UDF
17688 instructions.
17689 Check if realignment is needed on modulo 4 frontier using T1, to
17690 further use T2. */
17691 if ((current_stub_contents < end_stub_contents)
17692 && !((current_stub_contents - base_stub_contents) % 2)
17693 && ((current_stub_contents - base_stub_contents) % 4))
17694 current_stub_contents =
17695 push_thumb2_insn16 (htab, output_bfd, current_stub_contents,
17696 create_instruction_udf (0));
17697
17698 for (; current_stub_contents < end_stub_contents;)
17699 current_stub_contents =
17700 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17701 create_instruction_udf_w (0));
17702
17703 return current_stub_contents;
17704}
17705
17706/* Functions writing the stream of instructions equivalent to the
17707 derived sequence for ldmia, ldmdb, vldm respectively. */
17708
17709static void
17710stm32l4xx_create_replacing_stub_ldmia (struct elf32_arm_link_hash_table * htab,
17711 bfd * output_bfd,
17712 const insn32 initial_insn,
17713 const bfd_byte *const initial_insn_addr,
17714 bfd_byte *const base_stub_contents)
17715{
17716 int wback = (initial_insn & 0x00200000) >> 21;
17717 int ri, rn = (initial_insn & 0x000F0000) >> 16;
17718 int insn_all_registers = initial_insn & 0x0000ffff;
17719 int insn_low_registers, insn_high_registers;
17720 int usable_register_mask;
17721 int nb_registers = popcount (insn_all_registers);
17722 int restore_pc = (insn_all_registers & (1 << 15)) ? 1 : 0;
17723 int restore_rn = (insn_all_registers & (1 << rn)) ? 1 : 0;
17724 bfd_byte *current_stub_contents = base_stub_contents;
17725
17726 BFD_ASSERT (is_thumb2_ldmia (initial_insn));
17727
17728 /* In BFD_ARM_STM32L4XX_FIX_ALL mode we may have to deal with
17729 smaller than 8 registers load sequences that do not cause the
17730 hardware issue. */
17731 if (nb_registers <= 8)
17732 {
17733 /* UNTOUCHED : LDMIA Rn{!}, {R-all-register-list}. */
17734 current_stub_contents =
17735 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17736 initial_insn);
17737
17738 /* B initial_insn_addr+4. */
17739 if (!restore_pc)
17740 current_stub_contents =
17741 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17742 create_instruction_branch_absolute
82188b29
NC		 17743 (initial_insn_addr - current_stub_contents));
17744
a504d23a
LA		 17745
17746 /* Fill the remaining of the stub with deterministic contents. */
17747 current_stub_contents =
17748 stm32l4xx_fill_stub_udf (htab, output_bfd,
17749 base_stub_contents, current_stub_contents,
17750 base_stub_contents +
17751 STM32L4XX_ERRATUM_LDM_VENEER_SIZE);
17752
17753 return;
17754 }
17755
17756 /* - reg_list[13] == 0. */
17757 BFD_ASSERT ((insn_all_registers & (1 << 13))==0);
17758
17759 /* - reg_list[14] & reg_list[15] != 1. */
17760 BFD_ASSERT ((insn_all_registers & 0xC000) != 0xC000);
17761
17762 /* - if (wback==1) reg_list[rn] == 0. */
17763 BFD_ASSERT (!wback || !restore_rn);
17764
17765 /* - nb_registers > 8. */
17766 BFD_ASSERT (popcount (insn_all_registers) > 8);
17767
17768 /* At this point, LDMxx initial insn loads between 9 and 14 registers. */
17769
17770 /* In the following algorithm, we split this wide LDM using 2 LDM insns:
17771 - One with the 7 lowest registers (register mask 0x007F)
17772 This LDM will finally contain between 2 and 7 registers
17773 - One with the 7 highest registers (register mask 0xDF80)
17774 This ldm will finally contain between 2 and 7 registers. */
17775 insn_low_registers = insn_all_registers & 0x007F;
17776 insn_high_registers = insn_all_registers & 0xDF80;
17777
17778 /* A spare register may be needed during this veneer to temporarily
17779 handle the base register. This register will be restored with the
17780 last LDM operation.
17781 The usable register may be any general purpose register (that
17782 excludes PC, SP, LR : register mask is 0x1FFF). */
17783 usable_register_mask = 0x1FFF;
17784
17785 /* Generate the stub function. */
17786 if (wback)
17787 {
17788 /* LDMIA Rn!, {R-low-register-list} : (Encoding T2). */
17789 current_stub_contents =
17790 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17791 create_instruction_ldmia
17792 (rn, /*wback=*/1, insn_low_registers));
17793
17794 /* LDMIA Rn!, {R-high-register-list} : (Encoding T2). */
17795 current_stub_contents =
17796 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17797 create_instruction_ldmia
17798 (rn, /*wback=*/1, insn_high_registers));
17799 if (!restore_pc)
17800 {
17801 /* B initial_insn_addr+4. */
17802 current_stub_contents =
17803 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17804 create_instruction_branch_absolute
82188b29 17805 (initial_insn_addr - current_stub_contents));
a504d23a
LA		 17806 }
17807 }
17808 else /* if (!wback). */
17809 {
17810 ri = rn;
17811
17812 /* If Rn is not part of the high-register-list, move it there. */
17813 if (!(insn_high_registers & (1 << rn)))
17814 {
17815 /* Choose a Ri in the high-register-list that will be restored. */
17816 ri = ctz (insn_high_registers & usable_register_mask & ~(1 << rn));
17817
17818 /* MOV Ri, Rn. */
17819 current_stub_contents =
17820 push_thumb2_insn16 (htab, output_bfd, current_stub_contents,
17821 create_instruction_mov (ri, rn));
17822 }
17823
17824 /* LDMIA Ri!, {R-low-register-list} : (Encoding T2). */
17825 current_stub_contents =
17826 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17827 create_instruction_ldmia
17828 (ri, /*wback=*/1, insn_low_registers));
17829
17830 /* LDMIA Ri, {R-high-register-list} : (Encoding T2). */
17831 current_stub_contents =
17832 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17833 create_instruction_ldmia
17834 (ri, /*wback=*/0, insn_high_registers));
17835
17836 if (!restore_pc)
17837 {
17838 /* B initial_insn_addr+4. */
17839 current_stub_contents =
17840 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17841 create_instruction_branch_absolute
82188b29 17842 (initial_insn_addr - current_stub_contents));
a504d23a
LA		 17843 }
17844 }
17845
17846 /* Fill the remaining of the stub with deterministic contents. */
17847 current_stub_contents =
17848 stm32l4xx_fill_stub_udf (htab, output_bfd,
17849 base_stub_contents, current_stub_contents,
17850 base_stub_contents +
17851 STM32L4XX_ERRATUM_LDM_VENEER_SIZE);
17852}
17853
17854static void
17855stm32l4xx_create_replacing_stub_ldmdb (struct elf32_arm_link_hash_table * htab,
17856 bfd * output_bfd,
17857 const insn32 initial_insn,
17858 const bfd_byte *const initial_insn_addr,
17859 bfd_byte *const base_stub_contents)
17860{
17861 int wback = (initial_insn & 0x00200000) >> 21;
17862 int ri, rn = (initial_insn & 0x000f0000) >> 16;
17863 int insn_all_registers = initial_insn & 0x0000ffff;
17864 int insn_low_registers, insn_high_registers;
17865 int usable_register_mask;
17866 int restore_pc = (insn_all_registers & (1 << 15)) ? 1 : 0;
17867 int restore_rn = (insn_all_registers & (1 << rn)) ? 1 : 0;
17868 int nb_registers = popcount (insn_all_registers);
17869 bfd_byte *current_stub_contents = base_stub_contents;
17870
17871 BFD_ASSERT (is_thumb2_ldmdb (initial_insn));
17872
17873 /* In BFD_ARM_STM32L4XX_FIX_ALL mode we may have to deal with
17874 smaller than 8 registers load sequences that do not cause the
17875 hardware issue. */
17876 if (nb_registers <= 8)
17877 {
17878 /* UNTOUCHED : LDMIA Rn{!}, {R-all-register-list}. */
17879 current_stub_contents =
17880 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17881 initial_insn);
17882
17883 /* B initial_insn_addr+4. */
17884 current_stub_contents =
17885 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17886 create_instruction_branch_absolute
82188b29 17887 (initial_insn_addr - current_stub_contents));
a504d23a
LA		 17888
17889 /* Fill the remaining of the stub with deterministic contents. */
17890 current_stub_contents =
17891 stm32l4xx_fill_stub_udf (htab, output_bfd,
17892 base_stub_contents, current_stub_contents,
17893 base_stub_contents +
17894 STM32L4XX_ERRATUM_LDM_VENEER_SIZE);
17895
17896 return;
17897 }
17898
17899 /* - reg_list[13] == 0. */
17900 BFD_ASSERT ((insn_all_registers & (1 << 13)) == 0);
17901
17902 /* - reg_list[14] & reg_list[15] != 1. */
17903 BFD_ASSERT ((insn_all_registers & 0xC000) != 0xC000);
17904
17905 /* - if (wback==1) reg_list[rn] == 0. */
17906 BFD_ASSERT (!wback || !restore_rn);
17907
17908 /* - nb_registers > 8. */
17909 BFD_ASSERT (popcount (insn_all_registers) > 8);
17910
17911 /* At this point, LDMxx initial insn loads between 9 and 14 registers. */
17912
17913 /* In the following algorithm, we split this wide LDM using 2 LDM insn:
17914 - One with the 7 lowest registers (register mask 0x007F)
17915 This LDM will finally contain between 2 and 7 registers
17916 - One with the 7 highest registers (register mask 0xDF80)
17917 This ldm will finally contain between 2 and 7 registers. */
17918 insn_low_registers = insn_all_registers & 0x007F;
17919 insn_high_registers = insn_all_registers & 0xDF80;
17920
17921 /* A spare register may be needed during this veneer to temporarily
17922 handle the base register. This register will be restored with
17923 the last LDM operation.
17924 The usable register may be any general purpose register (that excludes
17925 PC, SP, LR : register mask is 0x1FFF). */
17926 usable_register_mask = 0x1FFF;
17927
17928 /* Generate the stub function. */
17929 if (!wback && !restore_pc && !restore_rn)
17930 {
17931 /* Choose a Ri in the low-register-list that will be restored. */
17932 ri = ctz (insn_low_registers & usable_register_mask & ~(1 << rn));
17933
17934 /* MOV Ri, Rn. */
17935 current_stub_contents =
17936 push_thumb2_insn16 (htab, output_bfd, current_stub_contents,
17937 create_instruction_mov (ri, rn));
17938
17939 /* LDMDB Ri!, {R-high-register-list}. */
17940 current_stub_contents =
17941 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17942 create_instruction_ldmdb
17943 (ri, /*wback=*/1, insn_high_registers));
17944
17945 /* LDMDB Ri, {R-low-register-list}. */
17946 current_stub_contents =
17947 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17948 create_instruction_ldmdb
17949 (ri, /*wback=*/0, insn_low_registers));
17950
17951 /* B initial_insn_addr+4. */
17952 current_stub_contents =
17953 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17954 create_instruction_branch_absolute
82188b29 17955 (initial_insn_addr - current_stub_contents));
a504d23a
LA		 17956 }
17957 else if (wback && !restore_pc && !restore_rn)
17958 {
17959 /* LDMDB Rn!, {R-high-register-list}. */
17960 current_stub_contents =
17961 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17962 create_instruction_ldmdb
17963 (rn, /*wback=*/1, insn_high_registers));
17964
17965 /* LDMDB Rn!, {R-low-register-list}. */
17966 current_stub_contents =
17967 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17968 create_instruction_ldmdb
17969 (rn, /*wback=*/1, insn_low_registers));
17970
17971 /* B initial_insn_addr+4. */
17972 current_stub_contents =
17973 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17974 create_instruction_branch_absolute
82188b29 17975 (initial_insn_addr - current_stub_contents));
a504d23a
LA		 17976 }
17977 else if (!wback && restore_pc && !restore_rn)
17978 {
17979 /* Choose a Ri in the high-register-list that will be restored. */
17980 ri = ctz (insn_high_registers & usable_register_mask & ~(1 << rn));
17981
17982 /* SUB Ri, Rn, #(4*nb_registers). */
17983 current_stub_contents =
17984 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17985 create_instruction_sub (ri, rn, (4 * nb_registers)));
17986
17987 /* LDMIA Ri!, {R-low-register-list}. */
17988 current_stub_contents =
17989 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17990 create_instruction_ldmia
17991 (ri, /*wback=*/1, insn_low_registers));
17992
17993 /* LDMIA Ri, {R-high-register-list}. */
17994 current_stub_contents =
17995 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
17996 create_instruction_ldmia
17997 (ri, /*wback=*/0, insn_high_registers));
17998 }
17999 else if (wback && restore_pc && !restore_rn)
18000 {
18001 /* Choose a Ri in the high-register-list that will be restored. */
18002 ri = ctz (insn_high_registers & usable_register_mask & ~(1 << rn));
18003
18004 /* SUB Rn, Rn, #(4*nb_registers) */
18005 current_stub_contents =
18006 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18007 create_instruction_sub (rn, rn, (4 * nb_registers)));
18008
18009 /* MOV Ri, Rn. */
18010 current_stub_contents =
18011 push_thumb2_insn16 (htab, output_bfd, current_stub_contents,
18012 create_instruction_mov (ri, rn));
18013
18014 /* LDMIA Ri!, {R-low-register-list}. */
18015 current_stub_contents =
18016 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18017 create_instruction_ldmia
18018 (ri, /*wback=*/1, insn_low_registers));
18019
18020 /* LDMIA Ri, {R-high-register-list}. */
18021 current_stub_contents =
18022 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18023 create_instruction_ldmia
18024 (ri, /*wback=*/0, insn_high_registers));
18025 }
18026 else if (!wback && !restore_pc && restore_rn)
18027 {
18028 ri = rn;
18029 if (!(insn_low_registers & (1 << rn)))
18030 {
18031 /* Choose a Ri in the low-register-list that will be restored. */
18032 ri = ctz (insn_low_registers & usable_register_mask & ~(1 << rn));
18033
18034 /* MOV Ri, Rn. */
18035 current_stub_contents =
18036 push_thumb2_insn16 (htab, output_bfd, current_stub_contents,
18037 create_instruction_mov (ri, rn));
18038 }
18039
18040 /* LDMDB Ri!, {R-high-register-list}. */
18041 current_stub_contents =
18042 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18043 create_instruction_ldmdb
18044 (ri, /*wback=*/1, insn_high_registers));
18045
18046 /* LDMDB Ri, {R-low-register-list}. */
18047 current_stub_contents =
18048 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18049 create_instruction_ldmdb
18050 (ri, /*wback=*/0, insn_low_registers));
18051
18052 /* B initial_insn_addr+4. */
18053 current_stub_contents =
18054 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18055 create_instruction_branch_absolute
82188b29 18056 (initial_insn_addr - current_stub_contents));
a504d23a
LA		 18057 }
18058 else if (!wback && restore_pc && restore_rn)
18059 {
18060 ri = rn;
18061 if (!(insn_high_registers & (1 << rn)))
18062 {
18063 /* Choose a Ri in the high-register-list that will be restored. */
18064 ri = ctz (insn_high_registers & usable_register_mask & ~(1 << rn));
18065 }
18066
18067 /* SUB Ri, Rn, #(4*nb_registers). */
18068 current_stub_contents =
18069 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18070 create_instruction_sub (ri, rn, (4 * nb_registers)));
18071
18072 /* LDMIA Ri!, {R-low-register-list}. */
18073 current_stub_contents =
18074 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18075 create_instruction_ldmia
18076 (ri, /*wback=*/1, insn_low_registers));
18077
18078 /* LDMIA Ri, {R-high-register-list}. */
18079 current_stub_contents =
18080 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18081 create_instruction_ldmia
18082 (ri, /*wback=*/0, insn_high_registers));
18083 }
18084 else if (wback && restore_rn)
18085 {
18086 /* The assembler should not have accepted to encode this. */
18087 BFD_ASSERT (0 && "Cannot patch an instruction that has an "
18088 "undefined behavior.\n");
18089 }
18090
18091 /* Fill the remaining of the stub with deterministic contents. */
18092 current_stub_contents =
18093 stm32l4xx_fill_stub_udf (htab, output_bfd,
18094 base_stub_contents, current_stub_contents,
18095 base_stub_contents +
18096 STM32L4XX_ERRATUM_LDM_VENEER_SIZE);
18097
18098}
18099
18100static void
18101stm32l4xx_create_replacing_stub_vldm (struct elf32_arm_link_hash_table * htab,
18102 bfd * output_bfd,
18103 const insn32 initial_insn,
18104 const bfd_byte *const initial_insn_addr,
18105 bfd_byte *const base_stub_contents)
18106{
9239bbd3 18107 int num_words = ((unsigned int) initial_insn << 24) >> 24;
a504d23a
LA		 18108 bfd_byte *current_stub_contents = base_stub_contents;
18109
18110 BFD_ASSERT (is_thumb2_vldm (initial_insn));
18111
18112 /* In BFD_ARM_STM32L4XX_FIX_ALL mode we may have to deal with
9239bbd3 18113 smaller than 8 words load sequences that do not cause the
a504d23a 18114 hardware issue. */
9239bbd3 18115 if (num_words <= 8)
a504d23a
LA		 18116 {
18117 /* Untouched instruction. */
18118 current_stub_contents =
18119 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18120 initial_insn);
18121
18122 /* B initial_insn_addr+4. */
18123 current_stub_contents =
18124 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18125 create_instruction_branch_absolute
82188b29 18126 (initial_insn_addr - current_stub_contents));
a504d23a
LA		 18127 }
18128 else
18129 {
9239bbd3
CM		 18130 bfd_boolean is_dp = /* DP encoding. */
18131 (initial_insn & 0xfe100f00) == 0xec100b00;
a504d23a
LA		 18132 bfd_boolean is_ia_nobang = /* (IA without !). */
18133 (((initial_insn << 7) >> 28) & 0xd) == 0x4;
18134 bfd_boolean is_ia_bang = /* (IA with !) - includes VPOP. */
18135 (((initial_insn << 7) >> 28) & 0xd) == 0x5;
18136 bfd_boolean is_db_bang = /* (DB with !). */
18137 (((initial_insn << 7) >> 28) & 0xd) == 0x9;
9239bbd3 18138 int base_reg = ((unsigned int) initial_insn << 12) >> 28;
a504d23a 18139 /* d = UInt (Vd:D);. */
9239bbd3 18140 int first_reg = ((((unsigned int) initial_insn << 16) >> 28) << 1)
a504d23a
LA		 18141 | (((unsigned int)initial_insn << 9) >> 31);
18142
9239bbd3
CM		 18143 /* Compute the number of 8-words chunks needed to split. */
18144 int chunks = (num_words % 8) ? (num_words / 8 + 1) : (num_words / 8);
a504d23a
LA		 18145 int chunk;
18146
18147 /* The test coverage has been done assuming the following
18148 hypothesis that exactly one of the previous is_ predicates is
18149 true. */
9239bbd3
CM		 18150 BFD_ASSERT ( (is_ia_nobang ^ is_ia_bang ^ is_db_bang)
18151 && !(is_ia_nobang & is_ia_bang & is_db_bang));
a504d23a 18152
9239bbd3 18153 /* We treat the cutting of the words in one pass for all
a504d23a
LA		 18154 cases, then we emit the adjustments:
18155
18156 vldm rx, {...}
18157 -> vldm rx!, {8_words_or_less} for each needed 8_word
18158 -> sub rx, rx, #size (list)
18159
18160 vldm rx!, {...}
18161 -> vldm rx!, {8_words_or_less} for each needed 8_word
18162 This also handles vpop instruction (when rx is sp)
18163
18164 vldmd rx!, {...}
18165 -> vldmb rx!, {8_words_or_less} for each needed 8_word. */
9239bbd3 18166 for (chunk = 0; chunk < chunks; ++chunk)
a504d23a 18167 {
9239bbd3
CM		 18168 bfd_vma new_insn = 0;
18169
a504d23a
LA		 18170 if (is_ia_nobang || is_ia_bang)
18171 {
9239bbd3
CM		 18172 new_insn = create_instruction_vldmia
18173 (base_reg,
18174 is_dp,
18175 /*wback= . */1,
18176 chunks - (chunk + 1) ?
18177 8 : num_words - chunk * 8,
18178 first_reg + chunk * 8);
a504d23a
LA		 18179 }
18180 else if (is_db_bang)
18181 {
9239bbd3
CM		 18182 new_insn = create_instruction_vldmdb
18183 (base_reg,
18184 is_dp,
18185 chunks - (chunk + 1) ?
18186 8 : num_words - chunk * 8,
18187 first_reg + chunk * 8);
a504d23a 18188 }
9239bbd3
CM		 18189
18190 if (new_insn)
18191 current_stub_contents =
18192 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18193 new_insn);
a504d23a
LA		 18194 }
18195
18196 /* Only this case requires the base register compensation
18197 subtract. */
18198 if (is_ia_nobang)
18199 {
18200 current_stub_contents =
18201 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18202 create_instruction_sub
9239bbd3 18203 (base_reg, base_reg, 4*num_words));
a504d23a
LA		 18204 }
18205
18206 /* B initial_insn_addr+4. */
18207 current_stub_contents =
18208 push_thumb2_insn32 (htab, output_bfd, current_stub_contents,
18209 create_instruction_branch_absolute
82188b29 18210 (initial_insn_addr - current_stub_contents));
a504d23a
LA		 18211 }
18212
18213 /* Fill the remaining of the stub with deterministic contents. */
18214 current_stub_contents =
18215 stm32l4xx_fill_stub_udf (htab, output_bfd,
18216 base_stub_contents, current_stub_contents,
18217 base_stub_contents +
18218 STM32L4XX_ERRATUM_VLDM_VENEER_SIZE);
18219}
18220
18221static void
18222stm32l4xx_create_replacing_stub (struct elf32_arm_link_hash_table * htab,
18223 bfd * output_bfd,
18224 const insn32 wrong_insn,
18225 const bfd_byte *const wrong_insn_addr,
18226 bfd_byte *const stub_contents)
18227{
18228 if (is_thumb2_ldmia (wrong_insn))
18229 stm32l4xx_create_replacing_stub_ldmia (htab, output_bfd,
18230 wrong_insn, wrong_insn_addr,
18231 stub_contents);
18232 else if (is_thumb2_ldmdb (wrong_insn))
18233 stm32l4xx_create_replacing_stub_ldmdb (htab, output_bfd,
18234 wrong_insn, wrong_insn_addr,
18235 stub_contents);
18236 else if (is_thumb2_vldm (wrong_insn))
18237 stm32l4xx_create_replacing_stub_vldm (htab, output_bfd,
18238 wrong_insn, wrong_insn_addr,
18239 stub_contents);
18240}
18241
18242/* End of stm32l4xx work-around. */
18243
18244
491d01d3
YU		 18245static void
18246elf32_arm_add_relocation (bfd *output_bfd, struct bfd_link_info *info,
18247 asection *output_sec, Elf_Internal_Rela *rel)
18248{
18249 BFD_ASSERT (output_sec && rel);
18250 struct bfd_elf_section_reloc_data *output_reldata;
18251 struct elf32_arm_link_hash_table *htab;
18252 struct bfd_elf_section_data *oesd = elf_section_data (output_sec);
18253 Elf_Internal_Shdr *rel_hdr;
18254
18255
18256 if (oesd->rel.hdr)
18257 {
18258 rel_hdr = oesd->rel.hdr;
18259 output_reldata = &(oesd->rel);
18260 }
18261 else if (oesd->rela.hdr)
18262 {
18263 rel_hdr = oesd->rela.hdr;
18264 output_reldata = &(oesd->rela);
18265 }
18266 else
18267 {
18268 abort ();
18269 }
18270
18271 bfd_byte *erel = rel_hdr->contents;
18272 erel += output_reldata->count * rel_hdr->sh_entsize;
18273 htab = elf32_arm_hash_table (info);
18274 SWAP_RELOC_OUT (htab) (output_bfd, rel, erel);
18275 output_reldata->count++;
18276}
18277
e489d0ae
PB		 18278/* Do code byteswapping. Return FALSE afterwards so that the section is
18279 written out as normal. */
18280
18281static bfd_boolean
c7b8f16e 18282elf32_arm_write_section (bfd *output_bfd,
8029a119
NC		 18283 struct bfd_link_info *link_info,
18284 asection *sec,
e489d0ae
PB		 18285 bfd_byte *contents)
18286{
48229727 18287 unsigned int mapcount, errcount;
8e3de13a 18288 _arm_elf_section_data *arm_data;
c7b8f16e 18289 struct elf32_arm_link_hash_table *globals = elf32_arm_hash_table (link_info);
e489d0ae 18290 elf32_arm_section_map *map;
c7b8f16e 18291 elf32_vfp11_erratum_list *errnode;
a504d23a 18292 elf32_stm32l4xx_erratum_list *stm32l4xx_errnode;
e489d0ae
PB		 18293 bfd_vma ptr;
18294 bfd_vma end;
c7b8f16e 18295 bfd_vma offset = sec->output_section->vma + sec->output_offset;
e489d0ae 18296 bfd_byte tmp;
48229727 18297 unsigned int i;
57e8b36a 18298
4dfe6ac6
NC		 18299 if (globals == NULL)
18300 return FALSE;
18301
8e3de13a
NC		 18302 /* If this section has not been allocated an _arm_elf_section_data
18303 structure then we cannot record anything. */
18304 arm_data = get_arm_elf_section_data (sec);
18305 if (arm_data == NULL)
18306 return FALSE;
18307
18308 mapcount = arm_data->mapcount;
18309 map = arm_data->map;
c7b8f16e
JB		 18310 errcount = arm_data->erratumcount;
18311
18312 if (errcount != 0)
18313 {
18314 unsigned int endianflip = bfd_big_endian (output_bfd) ? 3 : 0;
18315
18316 for (errnode = arm_data->erratumlist; errnode != 0;
99059e56
RM		 18317 errnode = errnode->next)
18318 {
18319 bfd_vma target = errnode->vma - offset;
18320
18321 switch (errnode->type)
18322 {
18323 case VFP11_ERRATUM_BRANCH_TO_ARM_VENEER:
18324 {
18325 bfd_vma branch_to_veneer;
18326 /* Original condition code of instruction, plus bit mask for
18327 ARM B instruction. */
18328 unsigned int insn = (errnode->u.b.vfp_insn & 0xf0000000)
18329 | 0x0a000000;
c7b8f16e
JB		 18330
18331 /* The instruction is before the label. */
91d6fa6a 18332 target -= 4;
c7b8f16e
JB		 18333
18334 /* Above offset included in -4 below. */
18335 branch_to_veneer = errnode->u.b.veneer->vma
99059e56 18336 - errnode->vma - 4;
c7b8f16e
JB		 18337
18338 if ((signed) branch_to_veneer < -(1 << 25)
18339 || (signed) branch_to_veneer >= (1 << 25))
18340 (*_bfd_error_handler) (_("%B: error: VFP11 veneer out of "
18341 "range"), output_bfd);
18342
99059e56
RM		 18343 insn |= (branch_to_veneer >> 2) & 0xffffff;
18344 contents[endianflip ^ target] = insn & 0xff;
18345 contents[endianflip ^ (target + 1)] = (insn >> 8) & 0xff;
18346 contents[endianflip ^ (target + 2)] = (insn >> 16) & 0xff;
18347 contents[endianflip ^ (target + 3)] = (insn >> 24) & 0xff;
18348 }
18349 break;
c7b8f16e
JB		 18350
18351 case VFP11_ERRATUM_ARM_VENEER:
99059e56
RM		 18352 {
18353 bfd_vma branch_from_veneer;
18354 unsigned int insn;
c7b8f16e 18355
99059e56
RM		 18356 /* Take size of veneer into account. */
18357 branch_from_veneer = errnode->u.v.branch->vma
18358 - errnode->vma - 12;
c7b8f16e
JB		 18359
18360 if ((signed) branch_from_veneer < -(1 << 25)
18361 || (signed) branch_from_veneer >= (1 << 25))
18362 (*_bfd_error_handler) (_("%B: error: VFP11 veneer out of "
18363 "range"), output_bfd);
18364
99059e56
RM		 18365 /* Original instruction. */
18366 insn = errnode->u.v.branch->u.b.vfp_insn;
18367 contents[endianflip ^ target] = insn & 0xff;
18368 contents[endianflip ^ (target + 1)] = (insn >> 8) & 0xff;
18369 contents[endianflip ^ (target + 2)] = (insn >> 16) & 0xff;
18370 contents[endianflip ^ (target + 3)] = (insn >> 24) & 0xff;
18371
18372 /* Branch back to insn after original insn. */
18373 insn = 0xea000000 | ((branch_from_veneer >> 2) & 0xffffff);
18374 contents[endianflip ^ (target + 4)] = insn & 0xff;
18375 contents[endianflip ^ (target + 5)] = (insn >> 8) & 0xff;
18376 contents[endianflip ^ (target + 6)] = (insn >> 16) & 0xff;
18377 contents[endianflip ^ (target + 7)] = (insn >> 24) & 0xff;
18378 }
18379 break;
c7b8f16e 18380
99059e56
RM		 18381 default:
18382 abort ();
18383 }
18384 }
c7b8f16e 18385 }
e489d0ae 18386
a504d23a
LA		 18387 if (arm_data->stm32l4xx_erratumcount != 0)
18388 {
18389 for (stm32l4xx_errnode = arm_data->stm32l4xx_erratumlist;
18390 stm32l4xx_errnode != 0;
18391 stm32l4xx_errnode = stm32l4xx_errnode->next)
18392 {
18393 bfd_vma target = stm32l4xx_errnode->vma - offset;
18394
18395 switch (stm32l4xx_errnode->type)
18396 {
18397 case STM32L4XX_ERRATUM_BRANCH_TO_VENEER:
18398 {
18399 unsigned int insn;
18400 bfd_vma branch_to_veneer =
18401 stm32l4xx_errnode->u.b.veneer->vma - stm32l4xx_errnode->vma;
18402
18403 if ((signed) branch_to_veneer < -(1 << 24)
18404 || (signed) branch_to_veneer >= (1 << 24))
18405 {
18406 bfd_vma out_of_range =
18407 ((signed) branch_to_veneer < -(1 << 24)) ?
18408 - branch_to_veneer - (1 << 24) :
18409 ((signed) branch_to_veneer >= (1 << 24)) ?
18410 branch_to_veneer - (1 << 24) : 0;
18411
18412 (*_bfd_error_handler)
18413 (_("%B(%#x): error: Cannot create STM32L4XX veneer. "
eee926f2 18414 "Jump out of range by %ld bytes. "
a504d23a
LA		 18415 "Cannot encode branch instruction. "),
18416 output_bfd,
eee926f2 18417 (long) (stm32l4xx_errnode->vma - 4),
a504d23a
LA		 18418 out_of_range);
18419 continue;
18420 }
18421
18422 insn = create_instruction_branch_absolute
82188b29 18423 (stm32l4xx_errnode->u.b.veneer->vma - stm32l4xx_errnode->vma);
a504d23a
LA		 18424
18425 /* The instruction is before the label. */
18426 target -= 4;
18427
18428 put_thumb2_insn (globals, output_bfd,
18429 (bfd_vma) insn, contents + target);
18430 }
18431 break;
18432
18433 case STM32L4XX_ERRATUM_VENEER:
18434 {
82188b29
NC		 18435 bfd_byte * veneer;
18436 bfd_byte * veneer_r;
a504d23a
LA		 18437 unsigned int insn;
18438
82188b29
NC		 18439 veneer = contents + target;
18440 veneer_r = veneer
18441 + stm32l4xx_errnode->u.b.veneer->vma
18442 - stm32l4xx_errnode->vma - 4;
a504d23a
LA		 18443
18444 if ((signed) (veneer_r - veneer -
18445 STM32L4XX_ERRATUM_VLDM_VENEER_SIZE >
18446 STM32L4XX_ERRATUM_LDM_VENEER_SIZE ?
18447 STM32L4XX_ERRATUM_VLDM_VENEER_SIZE :
18448 STM32L4XX_ERRATUM_LDM_VENEER_SIZE) < -(1 << 24)
18449 || (signed) (veneer_r - veneer) >= (1 << 24))
18450 {
18451 (*_bfd_error_handler) (_("%B: error: Cannot create STM32L4XX "
18452 "veneer."), output_bfd);
18453 continue;
18454 }
18455
18456 /* Original instruction. */
18457 insn = stm32l4xx_errnode->u.v.branch->u.b.insn;
18458
18459 stm32l4xx_create_replacing_stub
18460 (globals, output_bfd, insn, (void*)veneer_r, (void*)veneer);
18461 }
18462 break;
18463
18464 default:
18465 abort ();
18466 }
18467 }
18468 }
18469
2468f9c9
PB		 18470 if (arm_data->elf.this_hdr.sh_type == SHT_ARM_EXIDX)
18471 {
18472 arm_unwind_table_edit *edit_node
99059e56 18473 = arm_data->u.exidx.unwind_edit_list;
2468f9c9 18474 /* Now, sec->size is the size of the section we will write. The original
99059e56 18475 size (before we merged duplicate entries and inserted EXIDX_CANTUNWIND
2468f9c9
PB		 18476 markers) was sec->rawsize. (This isn't the case if we perform no
18477 edits, then rawsize will be zero and we should use size). */
21d799b5 18478 bfd_byte *edited_contents = (bfd_byte *) bfd_malloc (sec->size);
2468f9c9
PB		 18479 unsigned int input_size = sec->rawsize ? sec->rawsize : sec->size;
18480 unsigned int in_index, out_index;
18481 bfd_vma add_to_offsets = 0;
18482
18483 for (in_index = 0, out_index = 0; in_index * 8 < input_size || edit_node;)
99059e56 18484 {
2468f9c9
PB		 18485 if (edit_node)
18486 {
18487 unsigned int edit_index = edit_node->index;
b38cadfb 18488
2468f9c9 18489 if (in_index < edit_index && in_index * 8 < input_size)
99059e56 18490 {
2468f9c9
PB		 18491 copy_exidx_entry (output_bfd, edited_contents + out_index * 8,
18492 contents + in_index * 8, add_to_offsets);
18493 out_index++;
18494 in_index++;
18495 }
18496 else if (in_index == edit_index
18497 || (in_index * 8 >= input_size
18498 && edit_index == UINT_MAX))
99059e56 18499 {
2468f9c9
PB		 18500 switch (edit_node->type)
18501 {
18502 case DELETE_EXIDX_ENTRY:
18503 in_index++;
18504 add_to_offsets += 8;
18505 break;
b38cadfb 18506
2468f9c9
PB		 18507 case INSERT_EXIDX_CANTUNWIND_AT_END:
18508 {
99059e56 18509 asection *text_sec = edit_node->linked_section;
2468f9c9
PB		 18510 bfd_vma text_offset = text_sec->output_section->vma
18511 + text_sec->output_offset
18512 + text_sec->size;
18513 bfd_vma exidx_offset = offset + out_index * 8;
99059e56 18514 unsigned long prel31_offset;
2468f9c9
PB		 18515
18516 /* Note: this is meant to be equivalent to an
18517 R_ARM_PREL31 relocation. These synthetic
18518 EXIDX_CANTUNWIND markers are not relocated by the
18519 usual BFD method. */
18520 prel31_offset = (text_offset - exidx_offset)
18521 & 0x7ffffffful;
491d01d3
YU		 18522 if (bfd_link_relocatable (link_info))
18523 {
18524 /* Here relocation for new EXIDX_CANTUNWIND is
18525 created, so there is no need to
18526 adjust offset by hand. */
18527 prel31_offset = text_sec->output_offset
18528 + text_sec->size;
18529
18530 /* New relocation entity. */
18531 asection *text_out = text_sec->output_section;
18532 Elf_Internal_Rela rel;
18533 rel.r_addend = 0;
18534 rel.r_offset = exidx_offset;
18535 rel.r_info = ELF32_R_INFO (text_out->target_index,
18536 R_ARM_PREL31);
18537
18538 elf32_arm_add_relocation (output_bfd, link_info,
18539 sec->output_section,
18540 &rel);
18541 }
2468f9c9
PB		 18542
18543 /* First address we can't unwind. */
18544 bfd_put_32 (output_bfd, prel31_offset,
18545 &edited_contents[out_index * 8]);
18546
18547 /* Code for EXIDX_CANTUNWIND. */
18548 bfd_put_32 (output_bfd, 0x1,
18549 &edited_contents[out_index * 8 + 4]);
18550
18551 out_index++;
18552 add_to_offsets -= 8;
18553 }
18554 break;
18555 }
b38cadfb 18556
2468f9c9
PB		 18557 edit_node = edit_node->next;
18558 }
18559 }
18560 else
18561 {
18562 /* No more edits, copy remaining entries verbatim. */
18563 copy_exidx_entry (output_bfd, edited_contents + out_index * 8,
18564 contents + in_index * 8, add_to_offsets);
18565 out_index++;
18566 in_index++;
18567 }
18568 }
18569
18570 if (!(sec->flags & SEC_EXCLUDE) && !(sec->flags & SEC_NEVER_LOAD))
18571 bfd_set_section_contents (output_bfd, sec->output_section,
18572 edited_contents,
18573 (file_ptr) sec->output_offset, sec->size);
18574
18575 return TRUE;
18576 }
18577
48229727
JB		 18578 /* Fix code to point to Cortex-A8 erratum stubs. */
18579 if (globals->fix_cortex_a8)
18580 {
18581 struct a8_branch_to_stub_data data;
18582
18583 data.writing_section = sec;
18584 data.contents = contents;
18585
a504d23a
LA		 18586 bfd_hash_traverse (& globals->stub_hash_table, make_branch_to_a8_stub,
18587 & data);
48229727
JB		 18588 }
18589
e489d0ae
PB		 18590 if (mapcount == 0)
18591 return FALSE;
18592
c7b8f16e 18593 if (globals->byteswap_code)
e489d0ae 18594 {
c7b8f16e 18595 qsort (map, mapcount, sizeof (* map), elf32_arm_compare_mapping);
57e8b36a 18596
c7b8f16e
JB		 18597 ptr = map[0].vma;
18598 for (i = 0; i < mapcount; i++)
99059e56
RM		 18599 {
18600 if (i == mapcount - 1)
c7b8f16e 18601 end = sec->size;
99059e56
RM		 18602 else
18603 end = map[i + 1].vma;
e489d0ae 18604
99059e56 18605 switch (map[i].type)
e489d0ae 18606 {
c7b8f16e
JB		 18607 case 'a':
18608 /* Byte swap code words. */
18609 while (ptr + 3 < end)
99059e56
RM		 18610 {
18611 tmp = contents[ptr];
18612 contents[ptr] = contents[ptr + 3];
18613 contents[ptr + 3] = tmp;
18614 tmp = contents[ptr + 1];
18615 contents[ptr + 1] = contents[ptr + 2];
18616 contents[ptr + 2] = tmp;
18617 ptr += 4;
18618 }
c7b8f16e 18619 break;
e489d0ae 18620
c7b8f16e
JB		 18621 case 't':
18622 /* Byte swap code halfwords. */
18623 while (ptr + 1 < end)
99059e56
RM		 18624 {
18625 tmp = contents[ptr];
18626 contents[ptr] = contents[ptr + 1];
18627 contents[ptr + 1] = tmp;
18628 ptr += 2;
18629 }
c7b8f16e
JB		 18630 break;
18631
18632 case 'd':
18633 /* Leave data alone. */
18634 break;
18635 }
99059e56
RM		 18636 ptr = end;
18637 }
e489d0ae 18638 }
8e3de13a 18639
93204d3a 18640 free (map);
47b2e99c 18641 arm_data->mapcount = -1;
c7b8f16e 18642 arm_data->mapsize = 0;
8e3de13a 18643 arm_data->map = NULL;
8e3de13a 18644
e489d0ae
PB		 18645 return FALSE;
18646}
18647
0beaef2b
PB		 18648/* Mangle thumb function symbols as we read them in. */
18649
8384fb8f 18650static bfd_boolean
0beaef2b
PB		 18651elf32_arm_swap_symbol_in (bfd * abfd,
18652 const void *psrc,
18653 const void *pshn,
18654 Elf_Internal_Sym *dst)
18655{
4ba2ef8f
TP		 18656 Elf_Internal_Shdr *symtab_hdr;
18657 const char *name = NULL;
18658
8384fb8f
AM		 18659 if (!bfd_elf32_swap_symbol_in (abfd, psrc, pshn, dst))
18660 return FALSE;
39d911fc 18661 dst->st_target_internal = 0;
0beaef2b
PB		 18662
18663 /* New EABI objects mark thumb function symbols by setting the low bit of
35fc36a8 18664 the address. */
63e1a0fc
PB		 18665 if (ELF_ST_TYPE (dst->st_info) == STT_FUNC
18666 || ELF_ST_TYPE (dst->st_info) == STT_GNU_IFUNC)
0beaef2b 18667 {
63e1a0fc
PB		 18668 if (dst->st_value & 1)
18669 {
18670 dst->st_value &= ~(bfd_vma) 1;
39d911fc
TP		 18671 ARM_SET_SYM_BRANCH_TYPE (dst->st_target_internal,
18672 ST_BRANCH_TO_THUMB);
63e1a0fc
PB		 18673 }
18674 else
39d911fc 18675 ARM_SET_SYM_BRANCH_TYPE (dst->st_target_internal, ST_BRANCH_TO_ARM);
35fc36a8
RS		 18676 }
18677 else if (ELF_ST_TYPE (dst->st_info) == STT_ARM_TFUNC)
18678 {
18679 dst->st_info = ELF_ST_INFO (ELF_ST_BIND (dst->st_info), STT_FUNC);
39d911fc 18680 ARM_SET_SYM_BRANCH_TYPE (dst->st_target_internal, ST_BRANCH_TO_THUMB);
0beaef2b 18681 }
35fc36a8 18682 else if (ELF_ST_TYPE (dst->st_info) == STT_SECTION)
39d911fc 18683 ARM_SET_SYM_BRANCH_TYPE (dst->st_target_internal, ST_BRANCH_LONG);
35fc36a8 18684 else
39d911fc 18685 ARM_SET_SYM_BRANCH_TYPE (dst->st_target_internal, ST_BRANCH_UNKNOWN);
35fc36a8 18686
4ba2ef8f
TP		 18687 /* Mark CMSE special symbols. */
18688 symtab_hdr = & elf_symtab_hdr (abfd);
18689 if (symtab_hdr->sh_size)
18690 name = bfd_elf_sym_name (abfd, symtab_hdr, dst, NULL);
18691 if (name && CONST_STRNEQ (name, CMSE_PREFIX))
18692 ARM_SET_SYM_CMSE_SPCL (dst->st_target_internal);
18693
8384fb8f 18694 return TRUE;
0beaef2b
PB		 18695}
18696
18697
18698/* Mangle thumb function symbols as we write them out. */
18699
18700static void
18701elf32_arm_swap_symbol_out (bfd *abfd,
18702 const Elf_Internal_Sym *src,
18703 void *cdst,
18704 void *shndx)
18705{
18706 Elf_Internal_Sym newsym;
18707
18708 /* We convert STT_ARM_TFUNC symbols into STT_FUNC with the low bit
18709 of the address set, as per the new EABI. We do this unconditionally
18710 because objcopy does not set the elf header flags until after
18711 it writes out the symbol table. */
39d911fc 18712 if (ARM_GET_SYM_BRANCH_TYPE (src->st_target_internal) == ST_BRANCH_TO_THUMB)
0beaef2b
PB		 18713 {
18714 newsym = *src;
34e77a92
RS		 18715 if (ELF_ST_TYPE (src->st_info) != STT_GNU_IFUNC)
18716 newsym.st_info = ELF_ST_INFO (ELF_ST_BIND (src->st_info), STT_FUNC);
0fa3dcad 18717 if (newsym.st_shndx != SHN_UNDEF)
99059e56
RM		 18718 {
18719 /* Do this only for defined symbols. At link type, the static
18720 linker will simulate the work of dynamic linker of resolving
18721 symbols and will carry over the thumbness of found symbols to
18722 the output symbol table. It's not clear how it happens, but
18723 the thumbness of undefined symbols can well be different at
18724 runtime, and writing '1' for them will be confusing for users
18725 and possibly for dynamic linker itself.
18726 */
18727 newsym.st_value |= 1;
18728 }
906e58ca 18729
0beaef2b
PB		 18730 src = &newsym;
18731 }
18732 bfd_elf32_swap_symbol_out (abfd, src, cdst, shndx);
18733}
18734
b294bdf8
MM		 18735/* Add the PT_ARM_EXIDX program header. */
18736
18737static bfd_boolean
906e58ca 18738elf32_arm_modify_segment_map (bfd *abfd,
b294bdf8
MM		 18739 struct bfd_link_info *info ATTRIBUTE_UNUSED)
18740{
18741 struct elf_segment_map *m;
18742 asection *sec;
18743
18744 sec = bfd_get_section_by_name (abfd, ".ARM.exidx");
18745 if (sec != NULL && (sec->flags & SEC_LOAD) != 0)
18746 {
18747 /* If there is already a PT_ARM_EXIDX header, then we do not
18748 want to add another one. This situation arises when running
18749 "strip"; the input binary already has the header. */
12bd6957 18750 m = elf_seg_map (abfd);
b294bdf8
MM		 18751 while (m && m->p_type != PT_ARM_EXIDX)
18752 m = m->next;
18753 if (!m)
18754 {
21d799b5 18755 m = (struct elf_segment_map *)
99059e56 18756 bfd_zalloc (abfd, sizeof (struct elf_segment_map));
b294bdf8
MM		 18757 if (m == NULL)
18758 return FALSE;
18759 m->p_type = PT_ARM_EXIDX;
18760 m->count = 1;
18761 m->sections[0] = sec;
18762
12bd6957
AM		 18763 m->next = elf_seg_map (abfd);
18764 elf_seg_map (abfd) = m;
b294bdf8
MM		 18765 }
18766 }
18767
18768 return TRUE;
18769}
18770
18771/* We may add a PT_ARM_EXIDX program header. */
18772
18773static int
a6b96beb
AM		 18774elf32_arm_additional_program_headers (bfd *abfd,
18775 struct bfd_link_info *info ATTRIBUTE_UNUSED)
b294bdf8
MM		 18776{
18777 asection *sec;
18778
18779 sec = bfd_get_section_by_name (abfd, ".ARM.exidx");
18780 if (sec != NULL && (sec->flags & SEC_LOAD) != 0)
18781 return 1;
18782 else
18783 return 0;
18784}
18785
34e77a92
RS		 18786/* Hook called by the linker routine which adds symbols from an object
18787 file. */
18788
18789static bfd_boolean
18790elf32_arm_add_symbol_hook (bfd *abfd, struct bfd_link_info *info,
18791 Elf_Internal_Sym *sym, const char **namep,
18792 flagword *flagsp, asection **secp, bfd_vma *valp)
18793{
a43942db 18794 if (ELF_ST_TYPE (sym->st_info) == STT_GNU_IFUNC
f1885d1e
AM		 18795 && (abfd->flags & DYNAMIC) == 0
18796 && bfd_get_flavour (info->output_bfd) == bfd_target_elf_flavour)
a43942db 18797 elf_tdata (info->output_bfd)->has_gnu_symbols |= elf_gnu_symbol_ifunc;
34e77a92 18798
c792917c
NC		 18799 if (elf32_arm_hash_table (info) == NULL)
18800 return FALSE;
18801
34e77a92
RS		 18802 if (elf32_arm_hash_table (info)->vxworks_p
18803 && !elf_vxworks_add_symbol_hook (abfd, info, sym, namep,
18804 flagsp, secp, valp))
18805 return FALSE;
18806
18807 return TRUE;
18808}
18809
0beaef2b 18810/* We use this to override swap_symbol_in and swap_symbol_out. */
906e58ca
NC		 18811const struct elf_size_info elf32_arm_size_info =
18812{
0beaef2b
PB		 18813 sizeof (Elf32_External_Ehdr),
18814 sizeof (Elf32_External_Phdr),
18815 sizeof (Elf32_External_Shdr),
18816 sizeof (Elf32_External_Rel),
18817 sizeof (Elf32_External_Rela),
18818 sizeof (Elf32_External_Sym),
18819 sizeof (Elf32_External_Dyn),
18820 sizeof (Elf_External_Note),
18821 4,
18822 1,
18823 32, 2,
18824 ELFCLASS32, EV_CURRENT,
18825 bfd_elf32_write_out_phdrs,
18826 bfd_elf32_write_shdrs_and_ehdr,
1489a3a0 18827 bfd_elf32_checksum_contents,
0beaef2b
PB		 18828 bfd_elf32_write_relocs,
18829 elf32_arm_swap_symbol_in,
18830 elf32_arm_swap_symbol_out,
18831 bfd_elf32_slurp_reloc_table,
18832 bfd_elf32_slurp_symbol_table,
18833 bfd_elf32_swap_dyn_in,
18834 bfd_elf32_swap_dyn_out,
18835 bfd_elf32_swap_reloc_in,
18836 bfd_elf32_swap_reloc_out,
18837 bfd_elf32_swap_reloca_in,
18838 bfd_elf32_swap_reloca_out
18839};
18840
685e70ae
VK		 18841static bfd_vma
18842read_code32 (const bfd *abfd, const bfd_byte *addr)
18843{
18844 /* V7 BE8 code is always little endian. */
18845 if ((elf_elfheader (abfd)->e_flags & EF_ARM_BE8) != 0)
18846 return bfd_getl32 (addr);
18847
18848 return bfd_get_32 (abfd, addr);
18849}
18850
18851static bfd_vma
18852read_code16 (const bfd *abfd, const bfd_byte *addr)
18853{
18854 /* V7 BE8 code is always little endian. */
18855 if ((elf_elfheader (abfd)->e_flags & EF_ARM_BE8) != 0)
18856 return bfd_getl16 (addr);
18857
18858 return bfd_get_16 (abfd, addr);
18859}
18860
6a631e86
YG		 18861/* Return size of plt0 entry starting at ADDR
18862 or (bfd_vma) -1 if size can not be determined. */
18863
18864static bfd_vma
18865elf32_arm_plt0_size (const bfd *abfd, const bfd_byte *addr)
18866{
18867 bfd_vma first_word;
18868 bfd_vma plt0_size;
18869
685e70ae 18870 first_word = read_code32 (abfd, addr);
6a631e86
YG		 18871
18872 if (first_word == elf32_arm_plt0_entry[0])
18873 plt0_size = 4 * ARRAY_SIZE (elf32_arm_plt0_entry);
18874 else if (first_word == elf32_thumb2_plt0_entry[0])
18875 plt0_size = 4 * ARRAY_SIZE (elf32_thumb2_plt0_entry);
18876 else
18877 /* We don't yet handle this PLT format. */
18878 return (bfd_vma) -1;
18879
18880 return plt0_size;
18881}
18882
18883/* Return size of plt entry starting at offset OFFSET
18884 of plt section located at address START
18885 or (bfd_vma) -1 if size can not be determined. */
18886
18887static bfd_vma
18888elf32_arm_plt_size (const bfd *abfd, const bfd_byte *start, bfd_vma offset)
18889{
18890 bfd_vma first_insn;
18891 bfd_vma plt_size = 0;
18892 const bfd_byte *addr = start + offset;
18893
18894 /* PLT entry size if fixed on Thumb-only platforms. */
685e70ae 18895 if (read_code32 (abfd, start) == elf32_thumb2_plt0_entry[0])
6a631e86
YG		 18896 return 4 * ARRAY_SIZE (elf32_thumb2_plt_entry);
18897
18898 /* Respect Thumb stub if necessary. */
685e70ae 18899 if (read_code16 (abfd, addr) == elf32_arm_plt_thumb_stub[0])
6a631e86
YG		 18900 {
18901 plt_size += 2 * ARRAY_SIZE(elf32_arm_plt_thumb_stub);
18902 }
18903
18904 /* Strip immediate from first add. */
685e70ae 18905 first_insn = read_code32 (abfd, addr + plt_size) & 0xffffff00;
6a631e86
YG		 18906
18907#ifdef FOUR_WORD_PLT
18908 if (first_insn == elf32_arm_plt_entry[0])
18909 plt_size += 4 * ARRAY_SIZE (elf32_arm_plt_entry);
18910#else
18911 if (first_insn == elf32_arm_plt_entry_long[0])
18912 plt_size += 4 * ARRAY_SIZE (elf32_arm_plt_entry_long);
18913 else if (first_insn == elf32_arm_plt_entry_short[0])
18914 plt_size += 4 * ARRAY_SIZE (elf32_arm_plt_entry_short);
18915#endif
18916 else
18917 /* We don't yet handle this PLT format. */
18918 return (bfd_vma) -1;
18919
18920 return plt_size;
18921}
18922
18923/* Implementation is shamelessly borrowed from _bfd_elf_get_synthetic_symtab. */
18924
18925static long
18926elf32_arm_get_synthetic_symtab (bfd *abfd,
18927 long symcount ATTRIBUTE_UNUSED,
18928 asymbol **syms ATTRIBUTE_UNUSED,
18929 long dynsymcount,
18930 asymbol **dynsyms,
18931 asymbol **ret)
18932{
18933 asection *relplt;
18934 asymbol *s;
18935 arelent *p;
18936 long count, i, n;
18937 size_t size;
18938 Elf_Internal_Shdr *hdr;
18939 char *names;
18940 asection *plt;
18941 bfd_vma offset;
18942 bfd_byte *data;
18943
18944 *ret = NULL;
18945
18946 if ((abfd->flags & (DYNAMIC | EXEC_P)) == 0)
18947 return 0;
18948
18949 if (dynsymcount <= 0)
18950 return 0;
18951
18952 relplt = bfd_get_section_by_name (abfd, ".rel.plt");
18953 if (relplt == NULL)
18954 return 0;
18955
18956 hdr = &elf_section_data (relplt)->this_hdr;
18957 if (hdr->sh_link != elf_dynsymtab (abfd)
18958 || (hdr->sh_type != SHT_REL && hdr->sh_type != SHT_RELA))
18959 return 0;
18960
18961 plt = bfd_get_section_by_name (abfd, ".plt");
18962 if (plt == NULL)
18963 return 0;
18964
18965 if (!elf32_arm_size_info.slurp_reloc_table (abfd, relplt, dynsyms, TRUE))
18966 return -1;
18967
18968 data = plt->contents;
18969 if (data == NULL)
18970 {
18971 if (!bfd_get_full_section_contents(abfd, (asection *) plt, &data) || data == NULL)
18972 return -1;
18973 bfd_cache_section_contents((asection *) plt, data);
18974 }
18975
18976 count = relplt->size / hdr->sh_entsize;
18977 size = count * sizeof (asymbol);
18978 p = relplt->relocation;
18979 for (i = 0; i < count; i++, p += elf32_arm_size_info.int_rels_per_ext_rel)
18980 {
18981 size += strlen ((*p->sym_ptr_ptr)->name) + sizeof ("@plt");
18982 if (p->addend != 0)
18983 size += sizeof ("+0x") - 1 + 8;
18984 }
18985
18986 s = *ret = (asymbol *) bfd_malloc (size);
18987 if (s == NULL)
18988 return -1;
18989
18990 offset = elf32_arm_plt0_size (abfd, data);
18991 if (offset == (bfd_vma) -1)
18992 return -1;
18993
18994 names = (char *) (s + count);
18995 p = relplt->relocation;
18996 n = 0;
18997 for (i = 0; i < count; i++, p += elf32_arm_size_info.int_rels_per_ext_rel)
18998 {
18999 size_t len;
19000
19001 bfd_vma plt_size = elf32_arm_plt_size (abfd, data, offset);
19002 if (plt_size == (bfd_vma) -1)
19003 break;
19004
19005 *s = **p->sym_ptr_ptr;
19006 /* Undefined syms won't have BSF_LOCAL or BSF_GLOBAL set. Since
19007 we are defining a symbol, ensure one of them is set. */
19008 if ((s->flags & BSF_LOCAL) == 0)
19009 s->flags |= BSF_GLOBAL;
19010 s->flags |= BSF_SYNTHETIC;
19011 s->section = plt;
19012 s->value = offset;
19013 s->name = names;
19014 s->udata.p = NULL;
19015 len = strlen ((*p->sym_ptr_ptr)->name);
19016 memcpy (names, (*p->sym_ptr_ptr)->name, len);
19017 names += len;
19018 if (p->addend != 0)
19019 {
19020 char buf[30], *a;
19021
19022 memcpy (names, "+0x", sizeof ("+0x") - 1);
19023 names += sizeof ("+0x") - 1;
19024 bfd_sprintf_vma (abfd, buf, p->addend);
19025 for (a = buf; *a == '0'; ++a)
19026 ;
19027 len = strlen (a);
19028 memcpy (names, a, len);
19029 names += len;
19030 }
19031 memcpy (names, "@plt", sizeof ("@plt"));
19032 names += sizeof ("@plt");
19033 ++s, ++n;
19034 offset += plt_size;
19035 }
19036
19037 return n;
19038}
19039
ac4c9b04
MG		 19040static bfd_boolean
19041elf32_arm_section_flags (flagword *flags, const Elf_Internal_Shdr * hdr)
19042{
f0728ee3
AV		 19043 if (hdr->sh_flags & SHF_ARM_PURECODE)
19044 *flags |= SEC_ELF_PURECODE;
ac4c9b04
MG		 19045 return TRUE;
19046}
19047
19048static flagword
19049elf32_arm_lookup_section_flags (char *flag_name)
19050{
f0728ee3
AV		 19051 if (!strcmp (flag_name, "SHF_ARM_PURECODE"))
19052 return SHF_ARM_PURECODE;
ac4c9b04
MG		 19053
19054 return SEC_NO_FLAGS;
19055}
19056
491d01d3
YU		 19057static unsigned int
19058elf32_arm_count_additional_relocs (asection *sec)
19059{
19060 struct _arm_elf_section_data *arm_data;
19061 arm_data = get_arm_elf_section_data (sec);
6342be70 19062 return arm_data == NULL ? 0 : arm_data->additional_reloc_count;
491d01d3
YU		 19063}
19064
5522f910
NC		 19065/* Called to set the sh_flags, sh_link and sh_info fields of OSECTION which
19066 has a type >= SHT_LOOS. Returns TRUE if these fields were initialised
19067 FALSE otherwise. ISECTION is the best guess matching section from the
19068 input bfd IBFD, but it might be NULL. */
19069
19070static bfd_boolean
19071elf32_arm_copy_special_section_fields (const bfd *ibfd ATTRIBUTE_UNUSED,
19072 bfd *obfd ATTRIBUTE_UNUSED,
19073 const Elf_Internal_Shdr *isection ATTRIBUTE_UNUSED,
19074 Elf_Internal_Shdr *osection)
19075{
19076 switch (osection->sh_type)
19077 {
19078 case SHT_ARM_EXIDX:
19079 {
19080 Elf_Internal_Shdr **oheaders = elf_elfsections (obfd);
19081 Elf_Internal_Shdr **iheaders = elf_elfsections (ibfd);
19082 unsigned i = 0;
19083
19084 osection->sh_flags = SHF_ALLOC | SHF_LINK_ORDER;
19085 osection->sh_info = 0;
19086
19087 /* The sh_link field must be set to the text section associated with
19088 this index section. Unfortunately the ARM EHABI does not specify
19089 exactly how to determine this association. Our caller does try
19090 to match up OSECTION with its corresponding input section however
19091 so that is a good first guess. */
19092 if (isection != NULL
19093 && osection->bfd_section != NULL
19094 && isection->bfd_section != NULL
19095 && isection->bfd_section->output_section != NULL
19096 && isection->bfd_section->output_section == osection->bfd_section
19097 && iheaders != NULL
19098 && isection->sh_link > 0
19099 && isection->sh_link < elf_numsections (ibfd)
19100 && iheaders[isection->sh_link]->bfd_section != NULL
19101 && iheaders[isection->sh_link]->bfd_section->output_section != NULL
19102 )
19103 {
19104 for (i = elf_numsections (obfd); i-- > 0;)
19105 if (oheaders[i]->bfd_section
19106 == iheaders[isection->sh_link]->bfd_section->output_section)
19107 break;
19108 }
19109
19110 if (i == 0)
19111 {
19112 /* Failing that we have to find a matching section ourselves. If
19113 we had the output section name available we could compare that
19114 with input section names. Unfortunately we don't. So instead
19115 we use a simple heuristic and look for the nearest executable
19116 section before this one. */
19117 for (i = elf_numsections (obfd); i-- > 0;)
19118 if (oheaders[i] == osection)
19119 break;
19120 if (i == 0)
19121 break;
19122
19123 while (i-- > 0)
19124 if (oheaders[i]->sh_type == SHT_PROGBITS
19125 && (oheaders[i]->sh_flags & (SHF_ALLOC | SHF_EXECINSTR))
19126 == (SHF_ALLOC | SHF_EXECINSTR))
19127 break;
19128 }
19129
19130 if (i)
19131 {
19132 osection->sh_link = i;
19133 /* If the text section was part of a group
19134 then the index section should be too. */
19135 if (oheaders[i]->sh_flags & SHF_GROUP)
19136 osection->sh_flags |= SHF_GROUP;
19137 return TRUE;
19138 }
19139 }
19140 break;
19141
19142 case SHT_ARM_PREEMPTMAP:
19143 osection->sh_flags = SHF_ALLOC;
19144 break;
19145
19146 case SHT_ARM_ATTRIBUTES:
19147 case SHT_ARM_DEBUGOVERLAY:
19148 case SHT_ARM_OVERLAYSECTION:
19149 default:
19150 break;
19151 }
19152
19153 return FALSE;
19154}
19155
d691934d
NC		 19156/* Returns TRUE if NAME is an ARM mapping symbol.
19157 Traditionally the symbols $a, $d and $t have been used.
19158 The ARM ELF standard also defines $x (for A64 code). It also allows a
19159 period initiated suffix to be added to the symbol: "$[adtx]\.[:sym_char]+".
19160 Other tools might also produce $b (Thumb BL), $f, $p, $m and $v, but we do
19161 not support them here. $t.x indicates the start of ThumbEE instructions. */
19162
19163static bfd_boolean
19164is_arm_mapping_symbol (const char * name)
19165{
19166 return name != NULL /* Paranoia. */
19167 && name[0] == '$' /* Note: if objcopy --prefix-symbols has been used then
19168 the mapping symbols could have acquired a prefix.
19169 We do not support this here, since such symbols no
19170 longer conform to the ARM ELF ABI. */
19171 && (name[1] == 'a' || name[1] == 'd' || name[1] == 't' || name[1] == 'x')
19172 && (name[2] == 0 || name[2] == '.');
19173 /* FIXME: Strictly speaking the symbol is only a valid mapping symbol if
19174 any characters that follow the period are legal characters for the body
19175 of a symbol's name. For now we just assume that this is the case. */
19176}
19177
fca2a38f
NC		 19178/* Make sure that mapping symbols in object files are not removed via the
19179 "strip --strip-unneeded" tool. These symbols are needed in order to
19180 correctly generate interworking veneers, and for byte swapping code
19181 regions. Once an object file has been linked, it is safe to remove the
19182 symbols as they will no longer be needed. */
19183
19184static void
19185elf32_arm_backend_symbol_processing (bfd *abfd, asymbol *sym)
19186{
19187 if (((abfd->flags & (EXEC_P | DYNAMIC)) == 0)
fca2a38f 19188 && sym->section != bfd_abs_section_ptr
d691934d 19189 && is_arm_mapping_symbol (sym->name))
fca2a38f
NC		 19190 sym->flags |= BSF_KEEP;
19191}
19192
5522f910
NC		 19193#undef elf_backend_copy_special_section_fields
19194#define elf_backend_copy_special_section_fields elf32_arm_copy_special_section_fields
19195
252b5132 19196#define ELF_ARCH bfd_arch_arm
ae95ffa6 19197#define ELF_TARGET_ID ARM_ELF_DATA
252b5132 19198#define ELF_MACHINE_CODE EM_ARM
d0facd1b
NC		 19199#ifdef __QNXTARGET__
19200#define ELF_MAXPAGESIZE 0x1000
19201#else
7572ca89 19202#define ELF_MAXPAGESIZE 0x10000
d0facd1b 19203#endif
b1342370 19204#define ELF_MINPAGESIZE 0x1000
24718e3b 19205#define ELF_COMMONPAGESIZE 0x1000
252b5132 19206
ba93b8ac
DJ		 19207#define bfd_elf32_mkobject elf32_arm_mkobject
19208
99e4ae17
AJ		 19209#define bfd_elf32_bfd_copy_private_bfd_data elf32_arm_copy_private_bfd_data
19210#define bfd_elf32_bfd_merge_private_bfd_data elf32_arm_merge_private_bfd_data
252b5132
RH		 19211#define bfd_elf32_bfd_set_private_flags elf32_arm_set_private_flags
19212#define bfd_elf32_bfd_print_private_bfd_data elf32_arm_print_private_bfd_data
19213#define bfd_elf32_bfd_link_hash_table_create elf32_arm_link_hash_table_create
dc810e39 19214#define bfd_elf32_bfd_reloc_type_lookup elf32_arm_reloc_type_lookup
b38cadfb 19215#define bfd_elf32_bfd_reloc_name_lookup elf32_arm_reloc_name_lookup
252b5132 19216#define bfd_elf32_find_nearest_line elf32_arm_find_nearest_line
4ab527b0 19217#define bfd_elf32_find_inliner_info elf32_arm_find_inliner_info
e489d0ae 19218#define bfd_elf32_new_section_hook elf32_arm_new_section_hook
3c9458e9 19219#define bfd_elf32_bfd_is_target_special_symbol elf32_arm_is_target_special_symbol
3e6b1042 19220#define bfd_elf32_bfd_final_link elf32_arm_final_link
6a631e86 19221#define bfd_elf32_get_synthetic_symtab elf32_arm_get_synthetic_symtab
252b5132
RH		 19222
19223#define elf_backend_get_symbol_type elf32_arm_get_symbol_type
19224#define elf_backend_gc_mark_hook elf32_arm_gc_mark_hook
6a5bb875 19225#define elf_backend_gc_mark_extra_sections elf32_arm_gc_mark_extra_sections
252b5132
RH		 19226#define elf_backend_gc_sweep_hook elf32_arm_gc_sweep_hook
19227#define elf_backend_check_relocs elf32_arm_check_relocs
dc810e39 19228#define elf_backend_relocate_section elf32_arm_relocate_section
e489d0ae 19229#define elf_backend_write_section elf32_arm_write_section
252b5132 19230#define elf_backend_adjust_dynamic_symbol elf32_arm_adjust_dynamic_symbol
5e681ec4 19231#define elf_backend_create_dynamic_sections elf32_arm_create_dynamic_sections
252b5132
RH		 19232#define elf_backend_finish_dynamic_symbol elf32_arm_finish_dynamic_symbol
19233#define elf_backend_finish_dynamic_sections elf32_arm_finish_dynamic_sections
19234#define elf_backend_size_dynamic_sections elf32_arm_size_dynamic_sections
0855e32b 19235#define elf_backend_always_size_sections elf32_arm_always_size_sections
74541ad4 19236#define elf_backend_init_index_section _bfd_elf_init_2_index_sections
ba96a88f 19237#define elf_backend_post_process_headers elf32_arm_post_process_headers
99e4ae17 19238#define elf_backend_reloc_type_class elf32_arm_reloc_type_class
c178919b 19239#define elf_backend_object_p elf32_arm_object_p
40a18ebd
NC		 19240#define elf_backend_fake_sections elf32_arm_fake_sections
19241#define elf_backend_section_from_shdr elf32_arm_section_from_shdr
e16bb312 19242#define elf_backend_final_write_processing elf32_arm_final_write_processing
5e681ec4 19243#define elf_backend_copy_indirect_symbol elf32_arm_copy_indirect_symbol
0beaef2b 19244#define elf_backend_size_info elf32_arm_size_info
b294bdf8 19245#define elf_backend_modify_segment_map elf32_arm_modify_segment_map
906e58ca
NC		 19246#define elf_backend_additional_program_headers elf32_arm_additional_program_headers
19247#define elf_backend_output_arch_local_syms elf32_arm_output_arch_local_syms
54ddd295 19248#define elf_backend_filter_implib_symbols elf32_arm_filter_implib_symbols
906e58ca 19249#define elf_backend_begin_write_processing elf32_arm_begin_write_processing
34e77a92 19250#define elf_backend_add_symbol_hook elf32_arm_add_symbol_hook
491d01d3 19251#define elf_backend_count_additional_relocs elf32_arm_count_additional_relocs
fca2a38f 19252#define elf_backend_symbol_processing elf32_arm_backend_symbol_processing
906e58ca
NC		 19253
19254#define elf_backend_can_refcount 1
19255#define elf_backend_can_gc_sections 1
19256#define elf_backend_plt_readonly 1
19257#define elf_backend_want_got_plt 1
19258#define elf_backend_want_plt_sym 0
19259#define elf_backend_may_use_rel_p 1
19260#define elf_backend_may_use_rela_p 0
4e7fd91e 19261#define elf_backend_default_use_rela_p 0
252b5132 19262
04f7c78d 19263#define elf_backend_got_header_size 12
b68a20d6 19264#define elf_backend_extern_protected_data 1
04f7c78d 19265
906e58ca
NC		 19266#undef elf_backend_obj_attrs_vendor
19267#define elf_backend_obj_attrs_vendor "aeabi"
19268#undef elf_backend_obj_attrs_section
19269#define elf_backend_obj_attrs_section ".ARM.attributes"
19270#undef elf_backend_obj_attrs_arg_type
19271#define elf_backend_obj_attrs_arg_type elf32_arm_obj_attrs_arg_type
19272#undef elf_backend_obj_attrs_section_type
104d59d1 19273#define elf_backend_obj_attrs_section_type SHT_ARM_ATTRIBUTES
b38cadfb
NC		 19274#define elf_backend_obj_attrs_order elf32_arm_obj_attrs_order
19275#define elf_backend_obj_attrs_handle_unknown elf32_arm_obj_attrs_handle_unknown
104d59d1 19276
ac4c9b04
MG		 19277#undef elf_backend_section_flags
19278#define elf_backend_section_flags elf32_arm_section_flags
19279#undef elf_backend_lookup_section_flags_hook
19280#define elf_backend_lookup_section_flags_hook elf32_arm_lookup_section_flags
19281
252b5132 19282#include "elf32-target.h"
7f266840 19283
b38cadfb
NC		 19284/* Native Client targets. */
19285
19286#undef TARGET_LITTLE_SYM
6d00b590 19287#define TARGET_LITTLE_SYM arm_elf32_nacl_le_vec
b38cadfb
NC		 19288#undef TARGET_LITTLE_NAME
19289#define TARGET_LITTLE_NAME "elf32-littlearm-nacl"
19290#undef TARGET_BIG_SYM
6d00b590 19291#define TARGET_BIG_SYM arm_elf32_nacl_be_vec
b38cadfb
NC		 19292#undef TARGET_BIG_NAME
19293#define TARGET_BIG_NAME "elf32-bigarm-nacl"
19294
19295/* Like elf32_arm_link_hash_table_create -- but overrides
19296 appropriately for NaCl. */
19297
19298static struct bfd_link_hash_table *
19299elf32_arm_nacl_link_hash_table_create (bfd *abfd)
19300{
19301 struct bfd_link_hash_table *ret;
19302
19303 ret = elf32_arm_link_hash_table_create (abfd);
19304 if (ret)
19305 {
19306 struct elf32_arm_link_hash_table *htab
19307 = (struct elf32_arm_link_hash_table *) ret;
19308
19309 htab->nacl_p = 1;
19310
19311 htab->plt_header_size = 4 * ARRAY_SIZE (elf32_arm_nacl_plt0_entry);
19312 htab->plt_entry_size = 4 * ARRAY_SIZE (elf32_arm_nacl_plt_entry);
19313 }
19314 return ret;
19315}
19316
19317/* Since NaCl doesn't use the ARM-specific unwind format, we don't
19318 really need to use elf32_arm_modify_segment_map. But we do it
19319 anyway just to reduce gratuitous differences with the stock ARM backend. */
19320
19321static bfd_boolean
19322elf32_arm_nacl_modify_segment_map (bfd *abfd, struct bfd_link_info *info)
19323{
19324 return (elf32_arm_modify_segment_map (abfd, info)
19325 && nacl_modify_segment_map (abfd, info));
19326}
19327
887badb3
RM		 19328static void
19329elf32_arm_nacl_final_write_processing (bfd *abfd, bfd_boolean linker)
19330{
19331 elf32_arm_final_write_processing (abfd, linker);
19332 nacl_final_write_processing (abfd, linker);
19333}
19334
6a631e86
YG		 19335static bfd_vma
19336elf32_arm_nacl_plt_sym_val (bfd_vma i, const asection *plt,
19337 const arelent *rel ATTRIBUTE_UNUSED)
19338{
19339 return plt->vma
19340 + 4 * (ARRAY_SIZE (elf32_arm_nacl_plt0_entry) +
19341 i * ARRAY_SIZE (elf32_arm_nacl_plt_entry));
19342}
887badb3 19343
b38cadfb 19344#undef elf32_bed
6a631e86 19345#define elf32_bed elf32_arm_nacl_bed
b38cadfb
NC		 19346#undef bfd_elf32_bfd_link_hash_table_create
19347#define bfd_elf32_bfd_link_hash_table_create \
19348 elf32_arm_nacl_link_hash_table_create
19349#undef elf_backend_plt_alignment
6a631e86 19350#define elf_backend_plt_alignment 4
b38cadfb
NC		 19351#undef elf_backend_modify_segment_map
19352#define elf_backend_modify_segment_map elf32_arm_nacl_modify_segment_map
19353#undef elf_backend_modify_program_headers
19354#define elf_backend_modify_program_headers nacl_modify_program_headers
887badb3
RM		 19355#undef elf_backend_final_write_processing
19356#define elf_backend_final_write_processing elf32_arm_nacl_final_write_processing
6a631e86
YG		 19357#undef bfd_elf32_get_synthetic_symtab
19358#undef elf_backend_plt_sym_val
19359#define elf_backend_plt_sym_val elf32_arm_nacl_plt_sym_val
5522f910 19360#undef elf_backend_copy_special_section_fields
b38cadfb 19361
887badb3
RM		 19362#undef ELF_MINPAGESIZE
19363#undef ELF_COMMONPAGESIZE
19364
b38cadfb
NC		 19365
19366#include "elf32-target.h"
19367
19368/* Reset to defaults. */
19369#undef elf_backend_plt_alignment
19370#undef elf_backend_modify_segment_map
19371#define elf_backend_modify_segment_map elf32_arm_modify_segment_map
19372#undef elf_backend_modify_program_headers
887badb3
RM		 19373#undef elf_backend_final_write_processing
19374#define elf_backend_final_write_processing elf32_arm_final_write_processing
19375#undef ELF_MINPAGESIZE
19376#define ELF_MINPAGESIZE 0x1000
19377#undef ELF_COMMONPAGESIZE
19378#define ELF_COMMONPAGESIZE 0x1000
19379
b38cadfb 19380
906e58ca 19381/* VxWorks Targets. */
4e7fd91e 19382
906e58ca 19383#undef TARGET_LITTLE_SYM
6d00b590 19384#define TARGET_LITTLE_SYM arm_elf32_vxworks_le_vec
906e58ca 19385#undef TARGET_LITTLE_NAME
4e7fd91e 19386#define TARGET_LITTLE_NAME "elf32-littlearm-vxworks"
906e58ca 19387#undef TARGET_BIG_SYM
6d00b590 19388#define TARGET_BIG_SYM arm_elf32_vxworks_be_vec
906e58ca 19389#undef TARGET_BIG_NAME
4e7fd91e
PB		 19390#define TARGET_BIG_NAME "elf32-bigarm-vxworks"
19391
19392/* Like elf32_arm_link_hash_table_create -- but overrides
19393 appropriately for VxWorks. */
906e58ca 19394
4e7fd91e
PB		 19395static struct bfd_link_hash_table *
19396elf32_arm_vxworks_link_hash_table_create (bfd *abfd)
19397{
19398 struct bfd_link_hash_table *ret;
19399
19400 ret = elf32_arm_link_hash_table_create (abfd);
19401 if (ret)
19402 {
19403 struct elf32_arm_link_hash_table *htab
00a97672 19404 = (struct elf32_arm_link_hash_table *) ret;
4e7fd91e 19405 htab->use_rel = 0;
00a97672 19406 htab->vxworks_p = 1;
4e7fd91e
PB		 19407 }
19408 return ret;
906e58ca 19409}
4e7fd91e 19410
00a97672
RS		 19411static void
19412elf32_arm_vxworks_final_write_processing (bfd *abfd, bfd_boolean linker)
19413{
19414 elf32_arm_final_write_processing (abfd, linker);
19415 elf_vxworks_final_write_processing (abfd, linker);
19416}
19417
906e58ca 19418#undef elf32_bed
4e7fd91e
PB		 19419#define elf32_bed elf32_arm_vxworks_bed
19420
906e58ca
NC		 19421#undef bfd_elf32_bfd_link_hash_table_create
19422#define bfd_elf32_bfd_link_hash_table_create elf32_arm_vxworks_link_hash_table_create
906e58ca
NC		 19423#undef elf_backend_final_write_processing
19424#define elf_backend_final_write_processing elf32_arm_vxworks_final_write_processing
19425#undef elf_backend_emit_relocs
19426#define elf_backend_emit_relocs elf_vxworks_emit_relocs
4e7fd91e 19427
906e58ca 19428#undef elf_backend_may_use_rel_p
00a97672 19429#define elf_backend_may_use_rel_p 0
906e58ca 19430#undef elf_backend_may_use_rela_p
00a97672 19431#define elf_backend_may_use_rela_p 1
906e58ca 19432#undef elf_backend_default_use_rela_p
00a97672 19433#define elf_backend_default_use_rela_p 1
906e58ca 19434#undef elf_backend_want_plt_sym
00a97672 19435#define elf_backend_want_plt_sym 1
906e58ca 19436#undef ELF_MAXPAGESIZE
00a97672 19437#define ELF_MAXPAGESIZE 0x1000
4e7fd91e
PB		 19438
19439#include "elf32-target.h"
19440
19441
21d799b5
NC		 19442/* Merge backend specific data from an object file to the output
19443 object file when linking. */
19444
19445static bfd_boolean
19446elf32_arm_merge_private_bfd_data (bfd * ibfd, bfd * obfd)
19447{
19448 flagword out_flags;
19449 flagword in_flags;
19450 bfd_boolean flags_compatible = TRUE;
19451 asection *sec;
19452
cc643b88 19453 /* Check if we have the same endianness. */
21d799b5
NC		 19454 if (! _bfd_generic_verify_endian_match (ibfd, obfd))
19455 return FALSE;
19456
19457 if (! is_arm_elf (ibfd) || ! is_arm_elf (obfd))
19458 return TRUE;
19459
19460 if (!elf32_arm_merge_eabi_attributes (ibfd, obfd))
19461 return FALSE;
19462
19463 /* The input BFD must have had its flags initialised. */
19464 /* The following seems bogus to me -- The flags are initialized in
19465 the assembler but I don't think an elf_flags_init field is
19466 written into the object. */
19467 /* BFD_ASSERT (elf_flags_init (ibfd)); */
19468
19469 in_flags = elf_elfheader (ibfd)->e_flags;
19470 out_flags = elf_elfheader (obfd)->e_flags;
19471
19472 /* In theory there is no reason why we couldn't handle this. However
19473 in practice it isn't even close to working and there is no real
19474 reason to want it. */
19475 if (EF_ARM_EABI_VERSION (in_flags) >= EF_ARM_EABI_VER4
19476 && !(ibfd->flags & DYNAMIC)
19477 && (in_flags & EF_ARM_BE8))
19478 {
19479 _bfd_error_handler (_("error: %B is already in final BE8 format"),
19480 ibfd);
19481 return FALSE;
19482 }
19483
19484 if (!elf_flags_init (obfd))
19485 {
19486 /* If the input is the default architecture and had the default
19487 flags then do not bother setting the flags for the output
19488 architecture, instead allow future merges to do this. If no
19489 future merges ever set these flags then they will retain their
99059e56
RM		 19490 uninitialised values, which surprise surprise, correspond
19491 to the default values. */
21d799b5
NC		 19492 if (bfd_get_arch_info (ibfd)->the_default
19493 && elf_elfheader (ibfd)->e_flags == 0)
19494 return TRUE;
19495
19496 elf_flags_init (obfd) = TRUE;
19497 elf_elfheader (obfd)->e_flags = in_flags;
19498
19499 if (bfd_get_arch (obfd) == bfd_get_arch (ibfd)
19500 && bfd_get_arch_info (obfd)->the_default)
19501 return bfd_set_arch_mach (obfd, bfd_get_arch (ibfd), bfd_get_mach (ibfd));
19502
19503 return TRUE;
19504 }
19505
19506 /* Determine what should happen if the input ARM architecture
19507 does not match the output ARM architecture. */
19508 if (! bfd_arm_merge_machines (ibfd, obfd))
19509 return FALSE;
19510
19511 /* Identical flags must be compatible. */
19512 if (in_flags == out_flags)
19513 return TRUE;
19514
19515 /* Check to see if the input BFD actually contains any sections. If
19516 not, its flags may not have been initialised either, but it
19517 cannot actually cause any incompatiblity. Do not short-circuit
19518 dynamic objects; their section list may be emptied by
19519 elf_link_add_object_symbols.
19520
19521 Also check to see if there are no code sections in the input.
19522 In this case there is no need to check for code specific flags.
19523 XXX - do we need to worry about floating-point format compatability
19524 in data sections ? */
19525 if (!(ibfd->flags & DYNAMIC))
19526 {
19527 bfd_boolean null_input_bfd = TRUE;
19528 bfd_boolean only_data_sections = TRUE;
19529
19530 for (sec = ibfd->sections; sec != NULL; sec = sec->next)
19531 {
19532 /* Ignore synthetic glue sections. */
19533 if (strcmp (sec->name, ".glue_7")
19534 && strcmp (sec->name, ".glue_7t"))
19535 {
19536 if ((bfd_get_section_flags (ibfd, sec)
19537 & (SEC_LOAD | SEC_CODE | SEC_HAS_CONTENTS))
19538 == (SEC_LOAD | SEC_CODE | SEC_HAS_CONTENTS))
99059e56 19539 only_data_sections = FALSE;
21d799b5
NC		 19540
19541 null_input_bfd = FALSE;
19542 break;
19543 }
19544 }
19545
19546 if (null_input_bfd || only_data_sections)
19547 return TRUE;
19548 }
19549
19550 /* Complain about various flag mismatches. */
19551 if (!elf32_arm_versions_compatible (EF_ARM_EABI_VERSION (in_flags),
19552 EF_ARM_EABI_VERSION (out_flags)))
19553 {
19554 _bfd_error_handler
19555 (_("error: Source object %B has EABI version %d, but target %B has EABI version %d"),
19556 ibfd, obfd,
19557 (in_flags & EF_ARM_EABIMASK) >> 24,
19558 (out_flags & EF_ARM_EABIMASK) >> 24);
19559 return FALSE;
19560 }
19561
19562 /* Not sure what needs to be checked for EABI versions >= 1. */
19563 /* VxWorks libraries do not use these flags. */
19564 if (get_elf_backend_data (obfd) != &elf32_arm_vxworks_bed
19565 && get_elf_backend_data (ibfd) != &elf32_arm_vxworks_bed
19566 && EF_ARM_EABI_VERSION (in_flags) == EF_ARM_EABI_UNKNOWN)
19567 {
19568 if ((in_flags & EF_ARM_APCS_26) != (out_flags & EF_ARM_APCS_26))
19569 {
19570 _bfd_error_handler
19571 (_("error: %B is compiled for APCS-%d, whereas target %B uses APCS-%d"),
19572 ibfd, obfd,
19573 in_flags & EF_ARM_APCS_26 ? 26 : 32,
19574 out_flags & EF_ARM_APCS_26 ? 26 : 32);
19575 flags_compatible = FALSE;
19576 }
19577
19578 if ((in_flags & EF_ARM_APCS_FLOAT) != (out_flags & EF_ARM_APCS_FLOAT))
19579 {
19580 if (in_flags & EF_ARM_APCS_FLOAT)
19581 _bfd_error_handler
19582 (_("error: %B passes floats in float registers, whereas %B passes them in integer registers"),
19583 ibfd, obfd);
19584 else
19585 _bfd_error_handler
19586 (_("error: %B passes floats in integer registers, whereas %B passes them in float registers"),
19587 ibfd, obfd);
19588
19589 flags_compatible = FALSE;
19590 }
19591
19592 if ((in_flags & EF_ARM_VFP_FLOAT) != (out_flags & EF_ARM_VFP_FLOAT))
19593 {
19594 if (in_flags & EF_ARM_VFP_FLOAT)
19595 _bfd_error_handler
19596 (_("error: %B uses VFP instructions, whereas %B does not"),
19597 ibfd, obfd);
19598 else
19599 _bfd_error_handler
19600 (_("error: %B uses FPA instructions, whereas %B does not"),
19601 ibfd, obfd);
19602
19603 flags_compatible = FALSE;
19604 }
19605
19606 if ((in_flags & EF_ARM_MAVERICK_FLOAT) != (out_flags & EF_ARM_MAVERICK_FLOAT))
19607 {
19608 if (in_flags & EF_ARM_MAVERICK_FLOAT)
19609 _bfd_error_handler
19610 (_("error: %B uses Maverick instructions, whereas %B does not"),
19611 ibfd, obfd);
19612 else
19613 _bfd_error_handler
19614 (_("error: %B does not use Maverick instructions, whereas %B does"),
19615 ibfd, obfd);
19616
19617 flags_compatible = FALSE;
19618 }
19619
19620#ifdef EF_ARM_SOFT_FLOAT
19621 if ((in_flags & EF_ARM_SOFT_FLOAT) != (out_flags & EF_ARM_SOFT_FLOAT))
19622 {
19623 /* We can allow interworking between code that is VFP format
19624 layout, and uses either soft float or integer regs for
19625 passing floating point arguments and results. We already
19626 know that the APCS_FLOAT flags match; similarly for VFP
19627 flags. */
19628 if ((in_flags & EF_ARM_APCS_FLOAT) != 0
19629 || (in_flags & EF_ARM_VFP_FLOAT) == 0)
19630 {
19631 if (in_flags & EF_ARM_SOFT_FLOAT)
19632 _bfd_error_handler
19633 (_("error: %B uses software FP, whereas %B uses hardware FP"),
19634 ibfd, obfd);
19635 else
19636 _bfd_error_handler
19637 (_("error: %B uses hardware FP, whereas %B uses software FP"),
19638 ibfd, obfd);
19639
19640 flags_compatible = FALSE;
19641 }
19642 }
19643#endif
19644
19645 /* Interworking mismatch is only a warning. */
19646 if ((in_flags & EF_ARM_INTERWORK) != (out_flags & EF_ARM_INTERWORK))
19647 {
19648 if (in_flags & EF_ARM_INTERWORK)
19649 {
19650 _bfd_error_handler
19651 (_("Warning: %B supports interworking, whereas %B does not"),
19652 ibfd, obfd);
19653 }
19654 else
19655 {
19656 _bfd_error_handler
19657 (_("Warning: %B does not support interworking, whereas %B does"),
19658 ibfd, obfd);
19659 }
19660 }
19661 }
19662
19663 return flags_compatible;
19664}
19665
19666
906e58ca 19667/* Symbian OS Targets. */
7f266840 19668
906e58ca 19669#undef TARGET_LITTLE_SYM
6d00b590 19670#define TARGET_LITTLE_SYM arm_elf32_symbian_le_vec
906e58ca 19671#undef TARGET_LITTLE_NAME
7f266840 19672#define TARGET_LITTLE_NAME "elf32-littlearm-symbian"
906e58ca 19673#undef TARGET_BIG_SYM
6d00b590 19674#define TARGET_BIG_SYM arm_elf32_symbian_be_vec
906e58ca 19675#undef TARGET_BIG_NAME
7f266840
DJ		 19676#define TARGET_BIG_NAME "elf32-bigarm-symbian"
19677
19678/* Like elf32_arm_link_hash_table_create -- but overrides
19679 appropriately for Symbian OS. */
906e58ca 19680
7f266840
DJ		 19681static struct bfd_link_hash_table *
19682elf32_arm_symbian_link_hash_table_create (bfd *abfd)
19683{
19684 struct bfd_link_hash_table *ret;
19685
19686 ret = elf32_arm_link_hash_table_create (abfd);
19687 if (ret)
19688 {
19689 struct elf32_arm_link_hash_table *htab
19690 = (struct elf32_arm_link_hash_table *)ret;
19691 /* There is no PLT header for Symbian OS. */
19692 htab->plt_header_size = 0;
95720a86
DJ		 19693 /* The PLT entries are each one instruction and one word. */
19694 htab->plt_entry_size = 4 * ARRAY_SIZE (elf32_arm_symbian_plt_entry);
7f266840 19695 htab->symbian_p = 1;
33bfe774
JB		 19696 /* Symbian uses armv5t or above, so use_blx is always true. */
19697 htab->use_blx = 1;
67687978 19698 htab->root.is_relocatable_executable = 1;
7f266840
DJ		 19699 }
19700 return ret;
906e58ca 19701}
7f266840 19702
b35d266b 19703static const struct bfd_elf_special_section
551b43fd 19704elf32_arm_symbian_special_sections[] =
7f266840 19705{
5cd3778d
MM		 19706 /* In a BPABI executable, the dynamic linking sections do not go in
19707 the loadable read-only segment. The post-linker may wish to
19708 refer to these sections, but they are not part of the final
19709 program image. */
0112cd26
NC		 19710 { STRING_COMMA_LEN (".dynamic"), 0, SHT_DYNAMIC, 0 },
19711 { STRING_COMMA_LEN (".dynstr"), 0, SHT_STRTAB, 0 },
19712 { STRING_COMMA_LEN (".dynsym"), 0, SHT_DYNSYM, 0 },
19713 { STRING_COMMA_LEN (".got"), 0, SHT_PROGBITS, 0 },
19714 { STRING_COMMA_LEN (".hash"), 0, SHT_HASH, 0 },
5cd3778d
MM		 19715 /* These sections do not need to be writable as the SymbianOS
19716 postlinker will arrange things so that no dynamic relocation is
19717 required. */
0112cd26
NC		 19718 { STRING_COMMA_LEN (".init_array"), 0, SHT_INIT_ARRAY, SHF_ALLOC },
19719 { STRING_COMMA_LEN (".fini_array"), 0, SHT_FINI_ARRAY, SHF_ALLOC },
19720 { STRING_COMMA_LEN (".preinit_array"), 0, SHT_PREINIT_ARRAY, SHF_ALLOC },
19721 { NULL, 0, 0, 0, 0 }
7f266840
DJ		 19722};
19723
c3c76620 19724static void
906e58ca 19725elf32_arm_symbian_begin_write_processing (bfd *abfd,
a4fd1a8e 19726 struct bfd_link_info *link_info)
c3c76620
MM		 19727{
19728 /* BPABI objects are never loaded directly by an OS kernel; they are
19729 processed by a postlinker first, into an OS-specific format. If
19730 the D_PAGED bit is set on the file, BFD will align segments on
19731 page boundaries, so that an OS can directly map the file. With
19732 BPABI objects, that just results in wasted space. In addition,
19733 because we clear the D_PAGED bit, map_sections_to_segments will
19734 recognize that the program headers should not be mapped into any
19735 loadable segment. */
19736 abfd->flags &= ~D_PAGED;
906e58ca 19737 elf32_arm_begin_write_processing (abfd, link_info);
c3c76620 19738}
7f266840
DJ		 19739
19740static bfd_boolean
906e58ca 19741elf32_arm_symbian_modify_segment_map (bfd *abfd,
b294bdf8 19742 struct bfd_link_info *info)
7f266840
DJ		 19743{
19744 struct elf_segment_map *m;
19745 asection *dynsec;
19746
7f266840
DJ		 19747 /* BPABI shared libraries and executables should have a PT_DYNAMIC
19748 segment. However, because the .dynamic section is not marked
19749 with SEC_LOAD, the generic ELF code will not create such a
19750 segment. */
19751 dynsec = bfd_get_section_by_name (abfd, ".dynamic");
19752 if (dynsec)
19753 {
12bd6957 19754 for (m = elf_seg_map (abfd); m != NULL; m = m->next)
8ded5a0f
AM		 19755 if (m->p_type == PT_DYNAMIC)
19756 break;
19757
19758 if (m == NULL)
19759 {
19760 m = _bfd_elf_make_dynamic_segment (abfd, dynsec);
12bd6957
AM		 19761 m->next = elf_seg_map (abfd);
19762 elf_seg_map (abfd) = m;
8ded5a0f 19763 }
7f266840
DJ		 19764 }
19765
b294bdf8
MM		 19766 /* Also call the generic arm routine. */
19767 return elf32_arm_modify_segment_map (abfd, info);
7f266840
DJ		 19768}
19769
95720a86
DJ		 19770/* Return address for Ith PLT stub in section PLT, for relocation REL
19771 or (bfd_vma) -1 if it should not be included. */
19772
19773static bfd_vma
19774elf32_arm_symbian_plt_sym_val (bfd_vma i, const asection *plt,
19775 const arelent *rel ATTRIBUTE_UNUSED)
19776{
19777 return plt->vma + 4 * ARRAY_SIZE (elf32_arm_symbian_plt_entry) * i;
19778}
19779
8029a119 19780#undef elf32_bed
7f266840
DJ		 19781#define elf32_bed elf32_arm_symbian_bed
19782
19783/* The dynamic sections are not allocated on SymbianOS; the postlinker
19784 will process them and then discard them. */
906e58ca 19785#undef ELF_DYNAMIC_SEC_FLAGS
7f266840
DJ		 19786#define ELF_DYNAMIC_SEC_FLAGS \
19787 (SEC_HAS_CONTENTS | SEC_IN_MEMORY | SEC_LINKER_CREATED)
19788
00a97672 19789#undef elf_backend_emit_relocs
c3c76620 19790
906e58ca
NC		 19791#undef bfd_elf32_bfd_link_hash_table_create
19792#define bfd_elf32_bfd_link_hash_table_create elf32_arm_symbian_link_hash_table_create
19793#undef elf_backend_special_sections
19794#define elf_backend_special_sections elf32_arm_symbian_special_sections
19795#undef elf_backend_begin_write_processing
19796#define elf_backend_begin_write_processing elf32_arm_symbian_begin_write_processing
19797#undef elf_backend_final_write_processing
19798#define elf_backend_final_write_processing elf32_arm_final_write_processing
19799
19800#undef elf_backend_modify_segment_map
7f266840
DJ		 19801#define elf_backend_modify_segment_map elf32_arm_symbian_modify_segment_map
19802
19803/* There is no .got section for BPABI objects, and hence no header. */
906e58ca 19804#undef elf_backend_got_header_size
7f266840
DJ		 19805#define elf_backend_got_header_size 0
19806
19807/* Similarly, there is no .got.plt section. */
906e58ca 19808#undef elf_backend_want_got_plt
7f266840
DJ		 19809#define elf_backend_want_got_plt 0
19810
906e58ca 19811#undef elf_backend_plt_sym_val
95720a86
DJ		 19812#define elf_backend_plt_sym_val elf32_arm_symbian_plt_sym_val
19813
906e58ca 19814#undef elf_backend_may_use_rel_p
00a97672 19815#define elf_backend_may_use_rel_p 1
906e58ca 19816#undef elf_backend_may_use_rela_p
00a97672 19817#define elf_backend_may_use_rela_p 0
906e58ca 19818#undef elf_backend_default_use_rela_p
00a97672 19819#define elf_backend_default_use_rela_p 0
906e58ca 19820#undef elf_backend_want_plt_sym
00a97672 19821#define elf_backend_want_plt_sym 0
906e58ca 19822#undef ELF_MAXPAGESIZE
00a97672 19823#define ELF_MAXPAGESIZE 0x8000
4e7fd91e 19824
7f266840 19825#include "elf32-target.h"
GDB Binutils - Deliverables
This page took 3.307297 seconds and 4 git commands to generate.