projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Set no file contents PT_LOAD p_offset to first page
[deliverable/binutils-gdb.git] / bfd / elf32-rl78.c
CommitLineData
99c513f6 1/* Renesas RL78 specific support for 32-bit ELF.
82704155 2 Copyright (C) 2011-2019 Free Software Foundation, Inc.
99c513f6
DD		 3
4 This file is part of BFD, the Binary File Descriptor library.
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 3 of the License, or
9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
863f7a5f
NC		 18 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
19 MA 02110-1301, USA. */
99c513f6
DD		 20
21#include "sysdep.h"
22#include "bfd.h"
99c513f6
DD		 23#include "libbfd.h"
24#include "elf-bfd.h"
25#include "elf/rl78.h"
26#include "libiberty.h"
27
28#define valid_16bit_address(v) ((v) <= 0x0ffff || (v) >= 0xf0000)
29
30#define RL78REL(n,sz,bit,shift,complain,pcrel) \
31 HOWTO (R_RL78_##n, shift, sz, bit, pcrel, 0, complain_overflow_ ## complain, \
32 bfd_elf_generic_reloc, "R_RL78_" #n, FALSE, 0, ~0, FALSE)
33
6ff71e76
NC		 34static bfd_reloc_status_type rl78_special_reloc (bfd *, arelent *, asymbol *, void *,
35 asection *, bfd *, char **);
36
37/* FIXME: We could omit the SHIFT parameter, it is always zero. */
38#define RL78_OP_REL(n,sz,bit,shift,complain,pcrel) \
39 HOWTO (R_RL78_##n, shift, sz, bit, pcrel, 0, complain_overflow_ ## complain, \
40 rl78_special_reloc, "R_RL78_" #n, FALSE, 0, ~0, FALSE)
41
99c513f6
DD		 42/* Note that the relocations around 0x7f are internal to this file;
43 feel free to move them as needed to avoid conflicts with published
44 relocation numbers. */
45
46static reloc_howto_type rl78_elf_howto_table [] =
47{
07d6d2b8
AM		 48 RL78REL (NONE, 3, 0, 0, dont, FALSE),
49 RL78REL (DIR32, 2, 32, 0, signed, FALSE),
50 RL78REL (DIR24S, 2, 24, 0, signed, FALSE),
51 RL78REL (DIR16, 1, 16, 0, dont, FALSE),
52 RL78REL (DIR16U, 1, 16, 0, unsigned, FALSE),
53 RL78REL (DIR16S, 1, 16, 0, signed, FALSE),
54 RL78REL (DIR8, 0, 8, 0, dont, FALSE),
55 RL78REL (DIR8U, 0, 8, 0, unsigned, FALSE),
56 RL78REL (DIR8S, 0, 8, 0, signed, FALSE),
99c513f6
DD		 57 RL78REL (DIR24S_PCREL, 2, 24, 0, signed, TRUE),
58 RL78REL (DIR16S_PCREL, 1, 16, 0, signed, TRUE),
07d6d2b8
AM		 59 RL78REL (DIR8S_PCREL, 0, 8, 0, signed, TRUE),
60 RL78REL (DIR16UL, 1, 16, 2, unsigned, FALSE),
61 RL78REL (DIR16UW, 1, 16, 1, unsigned, FALSE),
62 RL78REL (DIR8UL, 0, 8, 2, unsigned, FALSE),
63 RL78REL (DIR8UW, 0, 8, 1, unsigned, FALSE),
64 RL78REL (DIR32_REV, 1, 16, 0, dont, FALSE),
65 RL78REL (DIR16_REV, 1, 16, 0, dont, FALSE),
66 RL78REL (DIR3U_PCREL, 0, 3, 0, dont, TRUE),
99c513f6
DD		 67
68 EMPTY_HOWTO (0x13),
69 EMPTY_HOWTO (0x14),
70 EMPTY_HOWTO (0x15),
71 EMPTY_HOWTO (0x16),
72 EMPTY_HOWTO (0x17),
73 EMPTY_HOWTO (0x18),
74 EMPTY_HOWTO (0x19),
75 EMPTY_HOWTO (0x1a),
76 EMPTY_HOWTO (0x1b),
77 EMPTY_HOWTO (0x1c),
78 EMPTY_HOWTO (0x1d),
79 EMPTY_HOWTO (0x1e),
80 EMPTY_HOWTO (0x1f),
81
82 EMPTY_HOWTO (0x20),
83 EMPTY_HOWTO (0x21),
84 EMPTY_HOWTO (0x22),
85 EMPTY_HOWTO (0x23),
86 EMPTY_HOWTO (0x24),
87 EMPTY_HOWTO (0x25),
88 EMPTY_HOWTO (0x26),
89 EMPTY_HOWTO (0x27),
90 EMPTY_HOWTO (0x28),
91 EMPTY_HOWTO (0x29),
92 EMPTY_HOWTO (0x2a),
93 EMPTY_HOWTO (0x2b),
94 EMPTY_HOWTO (0x2c),
07d6d2b8 95 RL78REL (RH_RELAX, 0, 0, 0, dont, FALSE),
99c513f6
DD		 96
97 EMPTY_HOWTO (0x2e),
07d6d2b8 98 RL78REL (RH_SADDR, 0, 0, 0, dont, FALSE),
99c513f6
DD		 99 EMPTY_HOWTO (0x30),
100 EMPTY_HOWTO (0x31),
101 EMPTY_HOWTO (0x32),
102 EMPTY_HOWTO (0x33),
103 EMPTY_HOWTO (0x34),
104 EMPTY_HOWTO (0x35),
105 EMPTY_HOWTO (0x36),
106 EMPTY_HOWTO (0x37),
107 EMPTY_HOWTO (0x38),
108 EMPTY_HOWTO (0x39),
109 EMPTY_HOWTO (0x3a),
110 EMPTY_HOWTO (0x3b),
111 EMPTY_HOWTO (0x3c),
112 EMPTY_HOWTO (0x3d),
113 EMPTY_HOWTO (0x3e),
114 EMPTY_HOWTO (0x3f),
115 EMPTY_HOWTO (0x40),
116
07d6d2b8
AM		 117 RL78_OP_REL (ABS32, 2, 32, 0, dont, FALSE),
118 RL78_OP_REL (ABS24S, 2, 24, 0, signed, FALSE),
119 RL78_OP_REL (ABS16, 1, 16, 0, dont, FALSE),
120 RL78_OP_REL (ABS16U, 1, 16, 0, unsigned, FALSE),
121 RL78_OP_REL (ABS16S, 1, 16, 0, signed, FALSE),
122 RL78_OP_REL (ABS8, 0, 8, 0, dont, FALSE),
123 RL78_OP_REL (ABS8U, 0, 8, 0, unsigned, FALSE),
124 RL78_OP_REL (ABS8S, 0, 8, 0, signed, FALSE),
125 RL78_OP_REL (ABS24S_PCREL, 2, 24, 0, signed, TRUE),
126 RL78_OP_REL (ABS16S_PCREL, 1, 16, 0, signed, TRUE),
127 RL78_OP_REL (ABS8S_PCREL, 0, 8, 0, signed, TRUE),
128 RL78_OP_REL (ABS16UL, 1, 16, 0, unsigned, FALSE),
129 RL78_OP_REL (ABS16UW, 1, 16, 0, unsigned, FALSE),
130 RL78_OP_REL (ABS8UL, 0, 8, 0, unsigned, FALSE),
131 RL78_OP_REL (ABS8UW, 0, 8, 0, unsigned, FALSE),
132 RL78_OP_REL (ABS32_REV, 2, 32, 0, dont, FALSE),
133 RL78_OP_REL (ABS16_REV, 1, 16, 0, dont, FALSE),
99c513f6
DD		 134
135#define STACK_REL_P(x) ((x) <= R_RL78_ABS16_REV && (x) >= R_RL78_ABS32)
136
137 EMPTY_HOWTO (0x52),
138 EMPTY_HOWTO (0x53),
139 EMPTY_HOWTO (0x54),
140 EMPTY_HOWTO (0x55),
141 EMPTY_HOWTO (0x56),
142 EMPTY_HOWTO (0x57),
143 EMPTY_HOWTO (0x58),
144 EMPTY_HOWTO (0x59),
145 EMPTY_HOWTO (0x5a),
146 EMPTY_HOWTO (0x5b),
147 EMPTY_HOWTO (0x5c),
148 EMPTY_HOWTO (0x5d),
149 EMPTY_HOWTO (0x5e),
150 EMPTY_HOWTO (0x5f),
151 EMPTY_HOWTO (0x60),
152 EMPTY_HOWTO (0x61),
153 EMPTY_HOWTO (0x62),
154 EMPTY_HOWTO (0x63),
155 EMPTY_HOWTO (0x64),
156 EMPTY_HOWTO (0x65),
157 EMPTY_HOWTO (0x66),
158 EMPTY_HOWTO (0x67),
159 EMPTY_HOWTO (0x68),
160 EMPTY_HOWTO (0x69),
161 EMPTY_HOWTO (0x6a),
162 EMPTY_HOWTO (0x6b),
163 EMPTY_HOWTO (0x6c),
164 EMPTY_HOWTO (0x6d),
165 EMPTY_HOWTO (0x6e),
166 EMPTY_HOWTO (0x6f),
167 EMPTY_HOWTO (0x70),
168 EMPTY_HOWTO (0x71),
169 EMPTY_HOWTO (0x72),
170 EMPTY_HOWTO (0x73),
171 EMPTY_HOWTO (0x74),
172 EMPTY_HOWTO (0x75),
173 EMPTY_HOWTO (0x76),
174 EMPTY_HOWTO (0x77),
175
176 EMPTY_HOWTO (0x78),
177 EMPTY_HOWTO (0x79),
178 EMPTY_HOWTO (0x7a),
179 EMPTY_HOWTO (0x7b),
180 EMPTY_HOWTO (0x7c),
181 EMPTY_HOWTO (0x7d),
182 EMPTY_HOWTO (0x7e),
183 EMPTY_HOWTO (0x7f),
184
07d6d2b8
AM		 185 RL78_OP_REL (SYM, 2, 32, 0, dont, FALSE),
186 RL78_OP_REL (OPneg, 2, 32, 0, dont, FALSE),
187 RL78_OP_REL (OPadd, 2, 32, 0, dont, FALSE),
188 RL78_OP_REL (OPsub, 2, 32, 0, dont, FALSE),
189 RL78_OP_REL (OPmul, 2, 32, 0, dont, FALSE),
190 RL78_OP_REL (OPdiv, 2, 32, 0, dont, FALSE),
191 RL78_OP_REL (OPshla, 2, 32, 0, dont, FALSE),
192 RL78_OP_REL (OPshra, 2, 32, 0, dont, FALSE),
6ff71e76 193 RL78_OP_REL (OPsctsize, 2, 32, 0, dont, FALSE),
99c513f6
DD		 194 EMPTY_HOWTO (0x89),
195 EMPTY_HOWTO (0x8a),
196 EMPTY_HOWTO (0x8b),
197 EMPTY_HOWTO (0x8c),
6ff71e76 198 RL78_OP_REL (OPscttop, 2, 32, 0, dont, FALSE),
99c513f6
DD		 199 EMPTY_HOWTO (0x8e),
200 EMPTY_HOWTO (0x8f),
07d6d2b8
AM		 201 RL78_OP_REL (OPand, 2, 32, 0, dont, FALSE),
202 RL78_OP_REL (OPor, 2, 32, 0, dont, FALSE),
203 RL78_OP_REL (OPxor, 2, 32, 0, dont, FALSE),
204 RL78_OP_REL (OPnot, 2, 32, 0, dont, FALSE),
205 RL78_OP_REL (OPmod, 2, 32, 0, dont, FALSE),
6ff71e76
NC		 206 RL78_OP_REL (OPromtop, 2, 32, 0, dont, FALSE),
207 RL78_OP_REL (OPramtop, 2, 32, 0, dont, FALSE)
99c513f6
DD		 208};
209\f
210/* Map BFD reloc types to RL78 ELF reloc types. */
211
212struct rl78_reloc_map
213{
214 bfd_reloc_code_real_type bfd_reloc_val;
07d6d2b8 215 unsigned int rl78_reloc_val;
99c513f6
DD		 216};
217
218static const struct rl78_reloc_map rl78_reloc_map [] =
219{
220 { BFD_RELOC_NONE, R_RL78_NONE },
221 { BFD_RELOC_8, R_RL78_DIR8S },
222 { BFD_RELOC_16, R_RL78_DIR16S },
223 { BFD_RELOC_24, R_RL78_DIR24S },
224 { BFD_RELOC_32, R_RL78_DIR32 },
225 { BFD_RELOC_RL78_16_OP, R_RL78_DIR16 },
226 { BFD_RELOC_RL78_DIR3U_PCREL, R_RL78_DIR3U_PCREL },
227 { BFD_RELOC_8_PCREL, R_RL78_DIR8S_PCREL },
228 { BFD_RELOC_16_PCREL, R_RL78_DIR16S_PCREL },
229 { BFD_RELOC_24_PCREL, R_RL78_DIR24S_PCREL },
230 { BFD_RELOC_RL78_8U, R_RL78_DIR8U },
231 { BFD_RELOC_RL78_16U, R_RL78_DIR16U },
232 { BFD_RELOC_RL78_SYM, R_RL78_SYM },
233 { BFD_RELOC_RL78_OP_SUBTRACT, R_RL78_OPsub },
234 { BFD_RELOC_RL78_OP_NEG, R_RL78_OPneg },
235 { BFD_RELOC_RL78_OP_AND, R_RL78_OPand },
236 { BFD_RELOC_RL78_OP_SHRA, R_RL78_OPshra },
237 { BFD_RELOC_RL78_ABS8, R_RL78_ABS8 },
238 { BFD_RELOC_RL78_ABS16, R_RL78_ABS16 },
239 { BFD_RELOC_RL78_ABS16_REV, R_RL78_ABS16_REV },
240 { BFD_RELOC_RL78_ABS32, R_RL78_ABS32 },
241 { BFD_RELOC_RL78_ABS32_REV, R_RL78_ABS32_REV },
242 { BFD_RELOC_RL78_ABS16UL, R_RL78_ABS16UL },
243 { BFD_RELOC_RL78_ABS16UW, R_RL78_ABS16UW },
9cea966c 244 { BFD_RELOC_RL78_ABS16U, R_RL78_ABS16U },
54f66250 245 { BFD_RELOC_RL78_SADDR, R_RL78_RH_SADDR },
9cea966c 246 { BFD_RELOC_RL78_RELAX, R_RL78_RH_RELAX }
99c513f6
DD		 247};
248
249static reloc_howto_type *
250rl78_reloc_type_lookup (bfd * abfd ATTRIBUTE_UNUSED,
251 bfd_reloc_code_real_type code)
252{
253 unsigned int i;
254
255 if (code == BFD_RELOC_RL78_32_OP)
256 return rl78_elf_howto_table + R_RL78_DIR32;
257
0ba38529 258 for (i = ARRAY_SIZE (rl78_reloc_map); i--;)
99c513f6
DD		 259 if (rl78_reloc_map [i].bfd_reloc_val == code)
260 return rl78_elf_howto_table + rl78_reloc_map[i].rl78_reloc_val;
261
262 return NULL;
263}
264
265static reloc_howto_type *
266rl78_reloc_name_lookup (bfd * abfd ATTRIBUTE_UNUSED, const char * r_name)
267{
268 unsigned int i;
269
270 for (i = 0; i < ARRAY_SIZE (rl78_elf_howto_table); i++)
271 if (rl78_elf_howto_table[i].name != NULL
272 && strcasecmp (rl78_elf_howto_table[i].name, r_name) == 0)
273 return rl78_elf_howto_table + i;
274
275 return NULL;
276}
277
278/* Set the howto pointer for an RL78 ELF reloc. */
279
f3185997
NC		 280static bfd_boolean
281rl78_info_to_howto_rela (bfd * abfd,
07d6d2b8 282 arelent * cache_ptr,
99c513f6
DD		 283 Elf_Internal_Rela * dst)
284{
285 unsigned int r_type;
286
287 r_type = ELF32_R_TYPE (dst->r_info);
5860e3f8
NC		 288 if (r_type >= (unsigned int) R_RL78_max)
289 {
695344c0 290 /* xgettext:c-format */
0aa13fee
AM		 291 _bfd_error_handler (_("%pB: unsupported relocation type %#x"),
292 abfd, r_type);
f3185997
NC		 293 bfd_set_error (bfd_error_bad_value);
294 return FALSE;
5860e3f8 295 }
99c513f6 296 cache_ptr->howto = rl78_elf_howto_table + r_type;
f3185997 297 return TRUE;
99c513f6
DD		 298}
299\f
300static bfd_vma
07d6d2b8 301get_symbol_value (const char * name,
99c513f6 302 struct bfd_link_info * info,
07d6d2b8
AM		 303 bfd * input_bfd,
304 asection * input_section,
99c513f6
DD		 305 int offset)
306{
99c513f6
DD		 307 struct bfd_link_hash_entry * h;
308
6ff71e76
NC		 309 if (info == NULL)
310 return 0;
311
99c513f6
DD		 312 h = bfd_link_hash_lookup (info->hash, name, FALSE, FALSE, TRUE);
313
314 if (h == NULL
315 || (h->type != bfd_link_hash_defined
316 && h->type != bfd_link_hash_defweak))
6ff71e76 317 {
1a72702b 318 (*info->callbacks->undefined_symbol)
6ff71e76 319 (info, name, input_bfd, input_section, offset, TRUE);
6ff71e76
NC		 320 return 0;
321 }
99c513f6 322
6ff71e76
NC		 323 return (h->u.def.value
324 + h->u.def.section->output_section->vma
325 + h->u.def.section->output_offset);
99c513f6
DD		 326}
327
328static bfd_vma
1a72702b 329get_romstart (struct bfd_link_info * info,
07d6d2b8
AM		 330 bfd * abfd,
331 asection * sec,
99c513f6
DD		 332 int offset)
333{
334 static bfd_boolean cached = FALSE;
335 static bfd_vma cached_value = 0;
336
337 if (!cached)
338 {
1a72702b 339 cached_value = get_symbol_value ("_start", info, abfd, sec, offset);
99c513f6
DD		 340 cached = TRUE;
341 }
342 return cached_value;
343}
344
345static bfd_vma
1a72702b 346get_ramstart (struct bfd_link_info * info,
07d6d2b8
AM		 347 bfd * abfd,
348 asection * sec,
99c513f6
DD		 349 int offset)
350{
351 static bfd_boolean cached = FALSE;
352 static bfd_vma cached_value = 0;
353
354 if (!cached)
355 {
1a72702b 356 cached_value = get_symbol_value ("__datastart", info, abfd, sec, offset);
99c513f6
DD		 357 cached = TRUE;
358 }
359 return cached_value;
360}
361
362#define NUM_STACK_ENTRIES 16
363static int32_t rl78_stack [ NUM_STACK_ENTRIES ];
364static unsigned int rl78_stack_top;
365
366#define RL78_STACK_PUSH(val) \
367 do \
368 { \
369 if (rl78_stack_top < NUM_STACK_ENTRIES) \
07d6d2b8 370 rl78_stack [rl78_stack_top ++] = (val); \
99c513f6 371 else \
38f14ab8 372 _bfd_error_handler (_("internal error: RL78 reloc stack overflow")); \
99c513f6
DD		 373 } \
374 while (0)
375
376#define RL78_STACK_POP(dest) \
377 do \
378 { \
379 if (rl78_stack_top > 0) \
07d6d2b8 380 (dest) = rl78_stack [-- rl78_stack_top];\
99c513f6 381 else \
6ff71e76 382 { \
38f14ab8 383 _bfd_error_handler (_("internal error: RL78 reloc stack underflow")); \
07d6d2b8
AM		 384 (dest) = 0; \
385 } \
99c513f6
DD		 386 } \
387 while (0)
388
6ff71e76
NC		 389/* Special handling for RL78 complex relocs. Returns the
390 value of the reloc, or 0 for relocs which do not generate
391 a result. SYMVAL is the value of the symbol for relocs
392 which use a symbolic argument. */
393
394static bfd_vma
395rl78_compute_complex_reloc (unsigned long r_type,
07d6d2b8
AM		 396 bfd_vma symval,
397 asection * input_section)
6ff71e76
NC		 398{
399 int32_t tmp1, tmp2;
400 bfd_vma relocation;
401
402 switch (r_type)
403 {
404 default:
405 return 0;
406
407 case R_RL78_ABS24S_PCREL:
408 case R_RL78_ABS16S_PCREL:
409 case R_RL78_ABS8S_PCREL:
410 RL78_STACK_POP (relocation);
411 relocation -= input_section->output_section->vma + input_section->output_offset;
412 return relocation;
413
414 case R_RL78_ABS32:
415 case R_RL78_ABS32_REV:
416 case R_RL78_ABS16:
417 case R_RL78_ABS16_REV:
418 case R_RL78_ABS16S:
419 case R_RL78_ABS16U:
420 case R_RL78_ABS8:
421 case R_RL78_ABS8U:
422 case R_RL78_ABS8S:
423 RL78_STACK_POP (relocation);
424 return relocation;
425
426 case R_RL78_ABS16UL:
427 case R_RL78_ABS8UL:
428 RL78_STACK_POP (relocation);
429 return relocation >> 2;
430
431 case R_RL78_ABS16UW:
432 case R_RL78_ABS8UW:
433 RL78_STACK_POP (relocation);
434 return relocation >> 1;
435
436 /* The rest of the relocs compute values and then push them onto the stack. */
437 case R_RL78_OPramtop:
438 case R_RL78_OPromtop:
439 case R_RL78_SYM:
440 RL78_STACK_PUSH (symval);
441 return 0;
1b786873 442
6ff71e76
NC		 443 case R_RL78_OPneg:
444 RL78_STACK_POP (tmp1);
445 tmp1 = - tmp1;
446 RL78_STACK_PUSH (tmp1);
447 return 0;
448
449 case R_RL78_OPadd:
450 RL78_STACK_POP (tmp2);
451 RL78_STACK_POP (tmp1);
452 tmp1 += tmp2;
453 RL78_STACK_PUSH (tmp1);
454 return 0;
455
456 case R_RL78_OPsub:
457 /* For the expression "A - B", the assembler pushes A,
458 then B, then OPSUB. So the first op we pop is B, not A. */
459 RL78_STACK_POP (tmp2); /* B */
460 RL78_STACK_POP (tmp1); /* A */
461 tmp1 -= tmp2; /* A - B */
462 RL78_STACK_PUSH (tmp1);
463 return 0;
464
465 case R_RL78_OPmul:
466 RL78_STACK_POP (tmp2);
467 RL78_STACK_POP (tmp1);
468 tmp1 *= tmp2;
469 RL78_STACK_PUSH (tmp1);
470 return 0;
471
472 case R_RL78_OPdiv:
473 RL78_STACK_POP (tmp2);
474 RL78_STACK_POP (tmp1);
475 tmp1 /= tmp2;
476 RL78_STACK_PUSH (tmp1);
477 return 0;
478
479 case R_RL78_OPshla:
480 RL78_STACK_POP (tmp2);
481 RL78_STACK_POP (tmp1);
482 tmp1 <<= tmp2;
483 RL78_STACK_PUSH (tmp1);
484 return 0;
485
486 case R_RL78_OPshra:
487 RL78_STACK_POP (tmp2);
488 RL78_STACK_POP (tmp1);
489 tmp1 >>= tmp2;
490 RL78_STACK_PUSH (tmp1);
491 return 0;
492
493 case R_RL78_OPsctsize:
494 RL78_STACK_PUSH (input_section->size);
495 return 0;
496
497 case R_RL78_OPscttop:
498 RL78_STACK_PUSH (input_section->output_section->vma);
499 return 0;
500
501 case R_RL78_OPand:
502 RL78_STACK_POP (tmp2);
503 RL78_STACK_POP (tmp1);
504 tmp1 &= tmp2;
505 RL78_STACK_PUSH (tmp1);
506 return 0;
507
508 case R_RL78_OPor:
509 RL78_STACK_POP (tmp2);
510 RL78_STACK_POP (tmp1);
511 tmp1 |= tmp2;
512 RL78_STACK_PUSH (tmp1);
513 return 0;
514
515 case R_RL78_OPxor:
516 RL78_STACK_POP (tmp2);
517 RL78_STACK_POP (tmp1);
518 tmp1 ^= tmp2;
519 RL78_STACK_PUSH (tmp1);
520 return 0;
521
522 case R_RL78_OPnot:
523 RL78_STACK_POP (tmp1);
524 tmp1 = ~ tmp1;
525 RL78_STACK_PUSH (tmp1);
526 return 0;
527
528 case R_RL78_OPmod:
529 RL78_STACK_POP (tmp2);
530 RL78_STACK_POP (tmp1);
531 tmp1 %= tmp2;
532 RL78_STACK_PUSH (tmp1);
533 return 0;
534 }
535}
536
537#undef RL78_STACK_PUSH
538#undef RL78_STACK_POP
539
540#define OP(i) (contents[reloc->address + (i)])
541
542static bfd_reloc_status_type
543rl78_special_reloc (bfd * input_bfd,
544 arelent * reloc,
545 asymbol * symbol,
546 void * data,
547 asection * input_section,
548 bfd * output_bfd ATTRIBUTE_UNUSED,
549 char ** error_message ATTRIBUTE_UNUSED)
550{
07d6d2b8
AM		 551 bfd_reloc_status_type r = bfd_reloc_ok;
552 bfd_vma relocation = 0;
553 unsigned long r_type = reloc->howto->type;
554 bfd_byte * contents = data;
6ff71e76
NC		 555
556 /* If necessary, compute the symbolic value of the relocation. */
557 switch (r_type)
558 {
559 case R_RL78_SYM:
560 relocation = (symbol->value
561 + symbol->section->output_section->vma
562 + symbol->section->output_offset
563 + reloc->addend);
564 break;
565
566 case R_RL78_OPromtop:
1a72702b 567 relocation = get_romstart (NULL, input_bfd, input_section,
6ff71e76
NC		 568 reloc->address);
569 break;
570
571 case R_RL78_OPramtop:
1a72702b 572 relocation = get_ramstart (NULL, input_bfd, input_section,
6ff71e76
NC		 573 reloc->address);
574 break;
575 }
576
577 /* Get the value of the relocation. */
578 relocation = rl78_compute_complex_reloc (r_type, relocation, input_section);
579
580 /* If the relocation alters the contents of the section then apply it now.
581 Note - since this function is called from
582 bfd_generic_get_relocated_section_contents via bfd_perform_relocation,
583 and not from the linker, we do not perform any range checking. The
584 clients who are calling us are only interested in some relocated section
585 contents, and not any linkage problems that might occur later. */
586 switch (r_type)
587 {
588 case R_RL78_ABS32:
589 OP (0) = relocation;
590 OP (1) = relocation >> 8;
591 OP (2) = relocation >> 16;
592 OP (3) = relocation >> 24;
593 break;
594
595 case R_RL78_ABS32_REV:
596 OP (3) = relocation;
597 OP (2) = relocation >> 8;
598 OP (1) = relocation >> 16;
599 OP (0) = relocation >> 24;
600 break;
601
602 case R_RL78_ABS24S_PCREL:
603 case R_RL78_ABS24S:
604 OP (0) = relocation;
605 OP (1) = relocation >> 8;
606 OP (2) = relocation >> 16;
607 break;
608
609 case R_RL78_ABS16_REV:
610 OP (1) = relocation;
611 OP (0) = relocation >> 8;
612 break;
613
614 case R_RL78_ABS16S_PCREL:
615 case R_RL78_ABS16:
616 case R_RL78_ABS16S:
617 case R_RL78_ABS16U:
618 case R_RL78_ABS16UL:
619 case R_RL78_ABS16UW:
620 OP (0) = relocation;
621 OP (1) = relocation >> 8;
622 break;
623
624 case R_RL78_ABS8S_PCREL:
625 case R_RL78_ABS8:
626 case R_RL78_ABS8U:
627 case R_RL78_ABS8UL:
628 case R_RL78_ABS8UW:
629 case R_RL78_ABS8S:
630 OP (0) = relocation;
631 break;
632
633 default:
634 break;
635 }
636
637 return r;
638}
639
640#undef OP
641#define OP(i) (contents[rel->r_offset + (i)])
642
99c513f6
DD		 643/* Relocate an RL78 ELF section.
644 There is some attempt to make this function usable for many architectures,
645 both USE_REL and USE_RELA ['twould be nice if such a critter existed],
646 if only to serve as a learning tool.
647
648 The RELOCATE_SECTION function is called by the new ELF backend linker
649 to handle the relocations for a section.
650
651 The relocs are always passed as Rela structures; if the section
652 actually uses Rel structures, the r_addend field will always be
653 zero.
654
655 This function is responsible for adjusting the section contents as
656 necessary, and (if using Rela relocs and generating a relocatable
657 output file) adjusting the reloc addend as necessary.
658
659 This function does not have to worry about setting the reloc
660 address or the reloc symbol index.
661
662 LOCAL_SYMS is a pointer to the swapped in local symbols.
663
664 LOCAL_SECTIONS is an array giving the section in the input file
665 corresponding to the st_shndx field of each local symbol.
666
667 The global hash table entry for the global symbols can be found
668 via elf_sym_hashes (input_bfd).
669
670 When generating relocatable output, this function must handle
671 STB_LOCAL/STT_SECTION symbols specially. The output symbol is
672 going to be the section symbol corresponding to the output
673 section, which means that the addend must be adjusted
674 accordingly. */
675
676static bfd_boolean
677rl78_elf_relocate_section
07d6d2b8 678 (bfd * output_bfd,
99c513f6 679 struct bfd_link_info * info,
07d6d2b8
AM		 680 bfd * input_bfd,
681 asection * input_section,
682 bfd_byte * contents,
99c513f6 683 Elf_Internal_Rela * relocs,
07d6d2b8
AM		 684 Elf_Internal_Sym * local_syms,
685 asection ** local_sections)
99c513f6 686{
07d6d2b8 687 Elf_Internal_Shdr * symtab_hdr;
99c513f6 688 struct elf_link_hash_entry ** sym_hashes;
07d6d2b8
AM		 689 Elf_Internal_Rela * rel;
690 Elf_Internal_Rela * relend;
99c513f6
DD		 691 asection *splt;
692
693 symtab_hdr = & elf_tdata (input_bfd)->symtab_hdr;
694 sym_hashes = elf_sym_hashes (input_bfd);
695 relend = relocs + input_section->reloc_count;
696
ce558b89 697 splt = elf_hash_table (info)->splt;
99c513f6
DD		 698
699 for (rel = relocs; rel < relend; rel ++)
700 {
07d6d2b8
AM		 701 reloc_howto_type * howto;
702 unsigned long r_symndx;
703 Elf_Internal_Sym * sym;
704 asection * sec;
99c513f6 705 struct elf_link_hash_entry * h;
07d6d2b8
AM		 706 bfd_vma relocation;
707 bfd_reloc_status_type r;
708 const char * name = NULL;
709 bfd_boolean unresolved_reloc = TRUE;
710 int r_type;
99c513f6
DD		 711
712 r_type = ELF32_R_TYPE (rel->r_info);
713 r_symndx = ELF32_R_SYM (rel->r_info);
714
715 howto = rl78_elf_howto_table + ELF32_R_TYPE (rel->r_info);
07d6d2b8 716 h = NULL;
99c513f6
DD		 717 sym = NULL;
718 sec = NULL;
719 relocation = 0;
720
721 if (r_symndx < symtab_hdr->sh_info)
722 {
723 sym = local_syms + r_symndx;
724 sec = local_sections [r_symndx];
725 relocation = _bfd_elf_rela_local_sym (output_bfd, sym, & sec, rel);
726
727 name = bfd_elf_string_from_elf_section
728 (input_bfd, symtab_hdr->sh_link, sym->st_name);
fd361982 729 name = sym->st_name == 0 ? bfd_section_name (sec) : name;
99c513f6
DD		 730 }
731 else
732 {
62d887d4
L		 733 bfd_boolean warned ATTRIBUTE_UNUSED;
734 bfd_boolean ignored ATTRIBUTE_UNUSED;
99c513f6
DD		 735
736 RELOC_FOR_GLOBAL_SYMBOL (info, input_bfd, input_section, rel,
737 r_symndx, symtab_hdr, sym_hashes, h,
738 sec, relocation, unresolved_reloc,
62d887d4 739 warned, ignored);
99c513f6
DD		 740
741 name = h->root.root.string;
742 }
743
95b57ade 744 if (sec != NULL && discarded_section (sec))
99c513f6 745 RELOC_AGAINST_DISCARDED_SECTION (info, input_bfd, input_section,
545fd46b 746 rel, 1, relend, howto, 0, contents);
99c513f6 747
0e1862bb 748 if (bfd_link_relocatable (info))
99c513f6
DD		 749 {
750 /* This is a relocatable link. We don't have to change
07d6d2b8
AM		 751 anything, unless the reloc is against a section symbol,
752 in which case we have to adjust according to where the
753 section symbol winds up in the output section. */
99c513f6
DD		 754 if (sym != NULL && ELF_ST_TYPE (sym->st_info) == STT_SECTION)
755 rel->r_addend += sec->output_offset;
756 continue;
757 }
758
759 switch (ELF32_R_TYPE (rel->r_info))
760 {
761 case R_RL78_DIR16S:
762 {
763 bfd_vma *plt_offset;
764
765 if (h != NULL)
766 plt_offset = &h->plt.offset;
767 else
768 plt_offset = elf_local_got_offsets (input_bfd) + r_symndx;
769
9cea966c 770 if (! valid_16bit_address (relocation))
99c513f6 771 {
99c513f6
DD		 772 /* If this is the first time we've processed this symbol,
773 fill in the plt entry with the correct symbol address. */
774 if ((*plt_offset & 1) == 0)
775 {
776 unsigned int x;
777
778 x = 0x000000ec; /* br !!abs24 */
779 x |= (relocation << 8) & 0xffffff00;
780 bfd_put_32 (input_bfd, x, splt->contents + *plt_offset);
781 *plt_offset |= 1;
782 }
783
784 relocation = (splt->output_section->vma
785 + splt->output_offset
786 + (*plt_offset & -2));
787 if (name)
788 {
789 char *newname = bfd_malloc (strlen(name)+5);
790 strcpy (newname, name);
791 strcat(newname, ".plt");
792 _bfd_generic_link_add_one_symbol (info,
793 input_bfd,
794 newname,
795 BSF_FUNCTION | BSF_WEAK,
796 splt,
797 (*plt_offset & -2),
798 0,
799 1,
800 0,
801 0);
802 }
803 }
804 }
805 break;
806 }
807
808 if (h != NULL && h->root.type == bfd_link_hash_undefweak)
809 /* If the symbol is undefined and weak
810 then the relocation resolves to zero. */
811 relocation = 0;
812 else
813 {
814 if (howto->pc_relative)
815 {
816 relocation -= (input_section->output_section->vma
817 + input_section->output_offset
818 + rel->r_offset);
819 relocation -= bfd_get_reloc_size (howto);
820 }
821
822 relocation += rel->r_addend;
823 }
824
825 r = bfd_reloc_ok;
826
827#define RANGE(a,b) if (a > (long) relocation || (long) relocation > b) r = bfd_reloc_overflow
99c513f6
DD		 828
829 /* Opcode relocs are always big endian. Data relocs are bi-endian. */
830 switch (r_type)
831 {
832 case R_RL78_NONE:
833 break;
834
9cea966c
DD		 835 case R_RL78_RH_RELAX:
836 break;
837
99c513f6
DD		 838 case R_RL78_DIR8S_PCREL:
839 RANGE (-128, 127);
840 OP (0) = relocation;
841 break;
842
843 case R_RL78_DIR8S:
844 RANGE (-128, 255);
845 OP (0) = relocation;
846 break;
847
848 case R_RL78_DIR8U:
849 RANGE (0, 255);
850 OP (0) = relocation;
851 break;
852
853 case R_RL78_DIR16S_PCREL:
854 RANGE (-32768, 32767);
855 OP (0) = relocation;
856 OP (1) = relocation >> 8;
857 break;
858
859 case R_RL78_DIR16S:
860 if ((relocation & 0xf0000) == 0xf0000)
861 relocation &= 0xffff;
862 RANGE (-32768, 65535);
863 OP (0) = relocation;
864 OP (1) = relocation >> 8;
865 break;
866
867 case R_RL78_DIR16U:
868 RANGE (0, 65536);
869 OP (0) = relocation;
870 OP (1) = relocation >> 8;
871 break;
872
873 case R_RL78_DIR16:
874 RANGE (-32768, 65536);
875 OP (0) = relocation;
876 OP (1) = relocation >> 8;
877 break;
878
879 case R_RL78_DIR16_REV:
880 RANGE (-32768, 65536);
881 OP (1) = relocation;
882 OP (0) = relocation >> 8;
883 break;
884
885 case R_RL78_DIR3U_PCREL:
886 RANGE (3, 10);
887 OP (0) &= 0xf8;
888 OP (0) |= relocation & 0x07;
889 break;
890
891 case R_RL78_DIR24S_PCREL:
892 RANGE (-0x800000, 0x7fffff);
893 OP (0) = relocation;
894 OP (1) = relocation >> 8;
895 OP (2) = relocation >> 16;
896 break;
897
898 case R_RL78_DIR24S:
899 RANGE (-0x800000, 0x7fffff);
900 OP (0) = relocation;
901 OP (1) = relocation >> 8;
902 OP (2) = relocation >> 16;
903 break;
904
905 case R_RL78_DIR32:
906 OP (0) = relocation;
907 OP (1) = relocation >> 8;
908 OP (2) = relocation >> 16;
909 OP (3) = relocation >> 24;
910 break;
911
912 case R_RL78_DIR32_REV:
913 OP (3) = relocation;
914 OP (2) = relocation >> 8;
915 OP (1) = relocation >> 16;
916 OP (0) = relocation >> 24;
917 break;
918
9cea966c 919 case R_RL78_RH_SFR:
9cea966c
DD		 920 RANGE (0xfff00, 0xfffff);
921 OP (0) = relocation & 0xff;
922 break;
923
924 case R_RL78_RH_SADDR:
9cea966c
DD		 925 RANGE (0xffe20, 0xfff1f);
926 OP (0) = relocation & 0xff;
9cea966c
DD		 927 break;
928
99c513f6 929 /* Complex reloc handling: */
99c513f6 930 case R_RL78_ABS32:
99c513f6 931 case R_RL78_ABS32_REV:
99c513f6
DD		 932 case R_RL78_ABS24S_PCREL:
933 case R_RL78_ABS24S:
99c513f6 934 case R_RL78_ABS16:
99c513f6 935 case R_RL78_ABS16_REV:
99c513f6
DD		 936 case R_RL78_ABS16S_PCREL:
937 case R_RL78_ABS16S:
99c513f6 938 case R_RL78_ABS16U:
99c513f6 939 case R_RL78_ABS16UL:
99c513f6 940 case R_RL78_ABS16UW:
99c513f6 941 case R_RL78_ABS8:
99c513f6 942 case R_RL78_ABS8U:
99c513f6 943 case R_RL78_ABS8UL:
99c513f6 944 case R_RL78_ABS8UW:
99c513f6
DD		 945 case R_RL78_ABS8S_PCREL:
946 case R_RL78_ABS8S:
99c513f6 947 case R_RL78_OPneg:
99c513f6 948 case R_RL78_OPadd:
99c513f6 949 case R_RL78_OPsub:
99c513f6 950 case R_RL78_OPmul:
99c513f6 951 case R_RL78_OPdiv:
99c513f6 952 case R_RL78_OPshla:
99c513f6 953 case R_RL78_OPshra:
99c513f6 954 case R_RL78_OPsctsize:
99c513f6 955 case R_RL78_OPscttop:
99c513f6 956 case R_RL78_OPand:
6ff71e76
NC		 957 case R_RL78_OPor:
958 case R_RL78_OPxor:
959 case R_RL78_OPnot:
960 case R_RL78_OPmod:
961 relocation = rl78_compute_complex_reloc (r_type, 0, input_section);
99c513f6 962
6ff71e76
NC		 963 switch (r_type)
964 {
965 case R_RL78_ABS32:
966 OP (0) = relocation;
967 OP (1) = relocation >> 8;
968 OP (2) = relocation >> 16;
969 OP (3) = relocation >> 24;
970 break;
99c513f6 971
6ff71e76
NC		 972 case R_RL78_ABS32_REV:
973 OP (3) = relocation;
974 OP (2) = relocation >> 8;
975 OP (1) = relocation >> 16;
976 OP (0) = relocation >> 24;
977 break;
99c513f6 978
6ff71e76
NC		 979 case R_RL78_ABS24S_PCREL:
980 case R_RL78_ABS24S:
981 RANGE (-0x800000, 0x7fffff);
982 OP (0) = relocation;
983 OP (1) = relocation >> 8;
984 OP (2) = relocation >> 16;
985 break;
99c513f6 986
6ff71e76
NC		 987 case R_RL78_ABS16:
988 RANGE (-32768, 65535);
989 OP (0) = relocation;
990 OP (1) = relocation >> 8;
991 break;
99c513f6 992
6ff71e76
NC		 993 case R_RL78_ABS16_REV:
994 RANGE (-32768, 65535);
995 OP (1) = relocation;
996 OP (0) = relocation >> 8;
997 break;
99c513f6 998
6ff71e76
NC		 999 case R_RL78_ABS16S_PCREL:
1000 case R_RL78_ABS16S:
1001 RANGE (-32768, 32767);
1002 OP (0) = relocation;
1003 OP (1) = relocation >> 8;
1004 break;
99c513f6 1005
6ff71e76
NC		 1006 case R_RL78_ABS16U:
1007 case R_RL78_ABS16UL:
1008 case R_RL78_ABS16UW:
1009 RANGE (0, 65536);
1010 OP (0) = relocation;
1011 OP (1) = relocation >> 8;
1012 break;
99c513f6 1013
6ff71e76
NC		 1014 case R_RL78_ABS8:
1015 RANGE (-128, 255);
1016 OP (0) = relocation;
1017 break;
99c513f6 1018
6ff71e76
NC		 1019 case R_RL78_ABS8U:
1020 case R_RL78_ABS8UL:
1021 case R_RL78_ABS8UW:
1022 RANGE (0, 255);
1023 OP (0) = relocation;
1024 break;
1025
1026 case R_RL78_ABS8S_PCREL:
1027 case R_RL78_ABS8S:
1028 RANGE (-128, 127);
1029 OP (0) = relocation;
1030 break;
1031
1032 default:
1033 break;
1034 }
1035 break;
1b786873 1036
6ff71e76
NC		 1037 case R_RL78_SYM:
1038 if (r_symndx < symtab_hdr->sh_info)
1039 relocation = sec->output_section->vma + sec->output_offset
1040 + sym->st_value + rel->r_addend;
1041 else if (h != NULL
1042 && (h->root.type == bfd_link_hash_defined
1043 || h->root.type == bfd_link_hash_defweak))
1044 relocation = h->root.u.def.value
1045 + sec->output_section->vma
1046 + sec->output_offset
1047 + rel->r_addend;
1048 else
1049 {
1050 relocation = 0;
1051 if (h->root.type != bfd_link_hash_undefweak)
38f14ab8
AM		 1052 _bfd_error_handler
1053 (_("warning: RL78_SYM reloc with an unknown symbol"));
6ff71e76
NC		 1054 }
1055 (void) rl78_compute_complex_reloc (r_type, relocation, input_section);
99c513f6
DD		 1056 break;
1057
1058 case R_RL78_OPromtop:
1a72702b 1059 relocation = get_romstart (info, input_bfd, input_section, rel->r_offset);
6ff71e76 1060 (void) rl78_compute_complex_reloc (r_type, relocation, input_section);
99c513f6
DD		 1061 break;
1062
1063 case R_RL78_OPramtop:
1a72702b 1064 relocation = get_ramstart (info, input_bfd, input_section, rel->r_offset);
6ff71e76 1065 (void) rl78_compute_complex_reloc (r_type, relocation, input_section);
99c513f6
DD		 1066 break;
1067
1068 default:
1069 r = bfd_reloc_notsupported;
1070 break;
1071 }
1072
1073 if (r != bfd_reloc_ok)
1074 {
1075 const char * msg = NULL;
1076
1077 switch (r)
1078 {
1079 case bfd_reloc_overflow:
1080 /* Catch the case of a missing function declaration
1081 and emit a more helpful error message. */
1082 if (r_type == R_RL78_DIR24S_PCREL)
695344c0 1083 /* xgettext:c-format */
871b3ab2 1084 msg = _("%pB(%pA): error: call to undefined function '%s'");
99c513f6 1085 else
1a72702b 1086 (*info->callbacks->reloc_overflow)
99c513f6
DD		 1087 (info, (h ? &h->root : NULL), name, howto->name, (bfd_vma) 0,
1088 input_bfd, input_section, rel->r_offset);
1089 break;
1090
1091 case bfd_reloc_undefined:
1a72702b
AM		 1092 (*info->callbacks->undefined_symbol)
1093 (info, name, input_bfd, input_section, rel->r_offset, TRUE);
99c513f6
DD		 1094 break;
1095
1096 case bfd_reloc_other:
695344c0 1097 /* xgettext:c-format */
871b3ab2 1098 msg = _("%pB(%pA): warning: unaligned access to symbol '%s' in the small data area");
99c513f6
DD		 1099 break;
1100
1101 case bfd_reloc_outofrange:
695344c0 1102 /* xgettext:c-format */
871b3ab2 1103 msg = _("%pB(%pA): internal error: out of range error");
99c513f6
DD		 1104 break;
1105
1106 case bfd_reloc_notsupported:
695344c0 1107 /* xgettext:c-format */
871b3ab2 1108 msg = _("%pB(%pA): internal error: unsupported relocation error");
99c513f6
DD		 1109 break;
1110
1111 case bfd_reloc_dangerous:
695344c0 1112 /* xgettext:c-format */
871b3ab2 1113 msg = _("%pB(%pA): internal error: dangerous relocation");
99c513f6
DD		 1114 break;
1115
1116 default:
695344c0 1117 /* xgettext:c-format */
871b3ab2 1118 msg = _("%pB(%pA): internal error: unknown error");
99c513f6
DD		 1119 break;
1120 }
1121
1122 if (msg)
1123 _bfd_error_handler (msg, input_bfd, input_section, name);
99c513f6
DD		 1124 }
1125 }
1126
1127 return TRUE;
1128}
1129\f
1130/* Function to set the ELF flag bits. */
1131
1132static bfd_boolean
1133rl78_elf_set_private_flags (bfd * abfd, flagword flags)
1134{
1135 elf_elfheader (abfd)->e_flags = flags;
1136 elf_flags_init (abfd) = TRUE;
1137 return TRUE;
1138}
1139
1140static bfd_boolean no_warn_mismatch = FALSE;
1141
1142void bfd_elf32_rl78_set_target_flags (bfd_boolean);
1143
1144void
1145bfd_elf32_rl78_set_target_flags (bfd_boolean user_no_warn_mismatch)
1146{
1147 no_warn_mismatch = user_no_warn_mismatch;
1148}
1149
1740ba0c
NC		 1150static const char *
1151rl78_cpu_name (flagword flags)
1152{
1153 switch (flags & E_FLAG_RL78_CPU_MASK)
1154 {
1155 default: return "";
1156 case E_FLAG_RL78_G10: return "G10";
1157 case E_FLAG_RL78_G13: return "G13";
1158 case E_FLAG_RL78_G14: return "G14";
1159 }
1160}
1161
99c513f6
DD		 1162/* Merge backend specific data from an object file to the output
1163 object file when linking. */
1164
1165static bfd_boolean
50e03d47 1166rl78_elf_merge_private_bfd_data (bfd *ibfd, struct bfd_link_info *info)
99c513f6 1167{
50e03d47 1168 bfd *obfd = info->output_bfd;
99c513f6 1169 flagword new_flags;
4046d87a 1170 flagword old_flags;
99c513f6
DD		 1171 bfd_boolean error = FALSE;
1172
1173 new_flags = elf_elfheader (ibfd)->e_flags;
4046d87a 1174 old_flags = elf_elfheader (obfd)->e_flags;
99c513f6
DD		 1175
1176 if (!elf_flags_init (obfd))
1177 {
1178 /* First call, no flags set. */
1179 elf_flags_init (obfd) = TRUE;
1180 elf_elfheader (obfd)->e_flags = new_flags;
1181 }
4046d87a
NC		 1182 else if (old_flags != new_flags)
1183 {
1184 flagword changed_flags = old_flags ^ new_flags;
1185
1740ba0c 1186 if (changed_flags & E_FLAG_RL78_CPU_MASK)
4046d87a 1187 {
1740ba0c
NC		 1188 flagword out_cpu = old_flags & E_FLAG_RL78_CPU_MASK;
1189 flagword in_cpu = new_flags & E_FLAG_RL78_CPU_MASK;
4046d87a 1190
1740ba0c
NC		 1191 if (in_cpu == E_FLAG_RL78_ANY_CPU || in_cpu == out_cpu)
1192 /* It does not matter what new_cpu may have. */;
1193 else if (out_cpu == E_FLAG_RL78_ANY_CPU)
1194 {
1195 if (in_cpu == E_FLAG_RL78_G10)
1196 {
1197 /* G10 files can only be linked with other G10 files.
1198 If the output is set to "any" this means that it is
1199 a G14 file that does not use hardware multiply/divide,
1200 but that is still incompatible with the G10 ABI. */
1201 error = TRUE;
1202
4eca0228 1203 _bfd_error_handler
695344c0 1204 /* xgettext:c-format */
871b3ab2
AM		 1205 (_("RL78 ABI conflict: G10 file %pB cannot be linked"
1206 " with %s file %pB"),
dae82561 1207 ibfd, rl78_cpu_name (out_cpu), obfd);
1740ba0c
NC		 1208 }
1209 else
1210 {
1211 old_flags &= ~ E_FLAG_RL78_CPU_MASK;
1212 old_flags |= in_cpu;
1213 elf_elfheader (obfd)->e_flags = old_flags;
1214 }
1215 }
4046d87a 1216 else
1740ba0c
NC		 1217 {
1218 error = TRUE;
1219
4eca0228 1220 _bfd_error_handler
695344c0 1221 /* xgettext:c-format */
871b3ab2 1222 (_("RL78 ABI conflict: cannot link %s file %pB with %s file %pB"),
dae82561
AM		 1223 rl78_cpu_name (in_cpu), ibfd,
1224 rl78_cpu_name (out_cpu), obfd);
1740ba0c 1225 }
4046d87a 1226 }
856ea05c
KP		 1227
1228 if (changed_flags & E_FLAG_RL78_64BIT_DOUBLES)
1229 {
4eca0228 1230 _bfd_error_handler
856ea05c
KP		 1231 (_("RL78 merge conflict: cannot link 32-bit and 64-bit objects together"));
1232
1233 if (old_flags & E_FLAG_RL78_64BIT_DOUBLES)
695344c0 1234 /* xgettext:c-format */
871b3ab2 1235 _bfd_error_handler (_("- %pB is 64-bit, %pB is not"),
dae82561 1236 obfd, ibfd);
856ea05c 1237 else
695344c0 1238 /* xgettext:c-format */
871b3ab2 1239 _bfd_error_handler (_("- %pB is 64-bit, %pB is not"),
dae82561 1240 ibfd, obfd);
1740ba0c 1241 error = TRUE;
1b786873 1242 }
4046d87a 1243 }
99c513f6
DD		 1244
1245 return !error;
1246}
1247\f
1248static bfd_boolean
1249rl78_elf_print_private_bfd_data (bfd * abfd, void * ptr)
1250{
1251 FILE * file = (FILE *) ptr;
1252 flagword flags;
1253
1254 BFD_ASSERT (abfd != NULL && ptr != NULL);
1255
1256 /* Print normal ELF private data. */
1257 _bfd_elf_print_private_bfd_data (abfd, ptr);
1258
1259 flags = elf_elfheader (abfd)->e_flags;
1260 fprintf (file, _("private flags = 0x%lx:"), (long) flags);
1261
1740ba0c
NC		 1262 if (flags & E_FLAG_RL78_CPU_MASK)
1263 fprintf (file, " [%s]", rl78_cpu_name (flags));
4046d87a 1264
856ea05c
KP		 1265 if (flags & E_FLAG_RL78_64BIT_DOUBLES)
1266 fprintf (file, _(" [64-bit doubles]"));
1267
99c513f6
DD		 1268 fputc ('\n', file);
1269 return TRUE;
1270}
1271
1272/* Return the MACH for an e_flags value. */
1273
1274static int
1740ba0c 1275elf32_rl78_machine (bfd * abfd ATTRIBUTE_UNUSED)
99c513f6 1276{
1740ba0c 1277 return bfd_mach_rl78;
99c513f6
DD		 1278}
1279
1280static bfd_boolean
1281rl78_elf_object_p (bfd * abfd)
1282{
1283 bfd_default_set_arch_mach (abfd, bfd_arch_rl78,
1284 elf32_rl78_machine (abfd));
1285 return TRUE;
1286}
99c513f6
DD		 1287\f
1288/* support PLT for 16-bit references to 24-bit functions. */
1289
1290/* We support 16-bit pointers to code above 64k by generating a thunk
1291 below 64k containing a JMP instruction to the final address. */
68ffbac6 1292
99c513f6
DD		 1293static bfd_boolean
1294rl78_elf_check_relocs
07d6d2b8 1295 (bfd * abfd,
99c513f6 1296 struct bfd_link_info * info,
07d6d2b8 1297 asection * sec,
99c513f6
DD		 1298 const Elf_Internal_Rela * relocs)
1299{
07d6d2b8 1300 Elf_Internal_Shdr * symtab_hdr;
99c513f6 1301 struct elf_link_hash_entry ** sym_hashes;
07d6d2b8
AM		 1302 const Elf_Internal_Rela * rel;
1303 const Elf_Internal_Rela * rel_end;
99c513f6
DD		 1304 bfd_vma *local_plt_offsets;
1305 asection *splt;
1306 bfd *dynobj;
1307
0e1862bb 1308 if (bfd_link_relocatable (info))
99c513f6 1309 return TRUE;
68ffbac6 1310
99c513f6
DD		 1311 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
1312 sym_hashes = elf_sym_hashes (abfd);
1313 local_plt_offsets = elf_local_got_offsets (abfd);
99c513f6
DD		 1314 dynobj = elf_hash_table(info)->dynobj;
1315
1316 rel_end = relocs + sec->reloc_count;
1317 for (rel = relocs; rel < rel_end; rel++)
1318 {
1319 struct elf_link_hash_entry *h;
1320 unsigned long r_symndx;
1321 bfd_vma *offset;
68ffbac6 1322
99c513f6
DD		 1323 r_symndx = ELF32_R_SYM (rel->r_info);
1324 if (r_symndx < symtab_hdr->sh_info)
07d6d2b8 1325 h = NULL;
99c513f6
DD		 1326 else
1327 {
1328 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
1329 while (h->root.type == bfd_link_hash_indirect
1330 || h->root.type == bfd_link_hash_warning)
1331 h = (struct elf_link_hash_entry *) h->root.u.i.link;
1332 }
68ffbac6 1333
99c513f6 1334 switch (ELF32_R_TYPE (rel->r_info))
07d6d2b8 1335 {
99c513f6
DD		 1336 /* This relocation describes a 16-bit pointer to a function.
1337 We may need to allocate a thunk in low memory; reserve memory
1338 for it now. */
1339 case R_RL78_DIR16S:
1340 if (dynobj == NULL)
1341 elf_hash_table (info)->dynobj = dynobj = abfd;
ce558b89 1342 splt = elf_hash_table (info)->splt;
99c513f6
DD		 1343 if (splt == NULL)
1344 {
ce558b89
AM		 1345 flagword flags = (SEC_ALLOC | SEC_LOAD | SEC_HAS_CONTENTS
1346 | SEC_IN_MEMORY | SEC_LINKER_CREATED
1347 | SEC_READONLY | SEC_CODE);
1348 splt = bfd_make_section_anyway_with_flags (dynobj, ".plt",
1349 flags);
1350 elf_hash_table (info)->splt = splt;
1351 if (splt == NULL
fd361982 1352 || !bfd_set_section_alignment (splt, 1))
ce558b89 1353 return FALSE;
99c513f6
DD		 1354 }
1355
1356 if (h != NULL)
1357 offset = &h->plt.offset;
1358 else
1359 {
1360 if (local_plt_offsets == NULL)
1361 {
1362 size_t size;
1363 unsigned int i;
1364
1365 size = symtab_hdr->sh_info * sizeof (bfd_vma);
1366 local_plt_offsets = (bfd_vma *) bfd_alloc (abfd, size);
1367 if (local_plt_offsets == NULL)
1368 return FALSE;
1369 elf_local_got_offsets (abfd) = local_plt_offsets;
1370
1371 for (i = 0; i < symtab_hdr->sh_info; i++)
1372 local_plt_offsets[i] = (bfd_vma) -1;
1373 }
1374 offset = &local_plt_offsets[r_symndx];
1375 }
1376
1377 if (*offset == (bfd_vma) -1)
1378 {
1379 *offset = splt->size;
1380 splt->size += 4;
1381 }
1382 break;
07d6d2b8 1383 }
99c513f6 1384 }
68ffbac6 1385
99c513f6
DD		 1386 return TRUE;
1387}
1388
1389/* This must exist if dynobj is ever set. */
1390
1391static bfd_boolean
1392rl78_elf_finish_dynamic_sections (bfd *abfd ATTRIBUTE_UNUSED,
07d6d2b8 1393 struct bfd_link_info *info)
99c513f6
DD		 1394{
1395 bfd *dynobj;
1396 asection *splt;
1397
47fc0f1f
NC		 1398 if (!elf_hash_table (info)->dynamic_sections_created)
1399 return TRUE;
1400
9cea966c
DD		 1401 /* As an extra sanity check, verify that all plt entries have been
1402 filled in. However, relaxing might have changed the relocs so
1403 that some plt entries don't get filled in, so we have to skip
1404 this check if we're relaxing. Unfortunately, check_relocs is
1405 called before relaxation. */
99c513f6 1406
1740ba0c 1407 if (info->relax_trip > 0)
47fc0f1f
NC		 1408 return TRUE;
1409
ce558b89
AM		 1410 dynobj = elf_hash_table (info)->dynobj;
1411 splt = elf_hash_table (info)->splt;
1412 if (dynobj != NULL && splt != NULL)
99c513f6 1413 {
47fc0f1f
NC		 1414 bfd_byte *contents = splt->contents;
1415 unsigned int i, size = splt->size;
1416
1417 for (i = 0; i < size; i += 4)
99c513f6 1418 {
47fc0f1f
NC		 1419 unsigned int x = bfd_get_32 (dynobj, contents + i);
1420 BFD_ASSERT (x != 0);
99c513f6
DD		 1421 }
1422 }
1423
1424 return TRUE;
1425}
1426
1427static bfd_boolean
1428rl78_elf_always_size_sections (bfd *output_bfd ATTRIBUTE_UNUSED,
07d6d2b8 1429 struct bfd_link_info *info)
99c513f6
DD		 1430{
1431 bfd *dynobj;
1432 asection *splt;
1433
0e1862bb 1434 if (bfd_link_relocatable (info))
99c513f6
DD		 1435 return TRUE;
1436
1437 dynobj = elf_hash_table (info)->dynobj;
1438 if (dynobj == NULL)
1439 return TRUE;
1440
ce558b89 1441 splt = elf_hash_table (info)->splt;
99c513f6
DD		 1442 BFD_ASSERT (splt != NULL);
1443
1444 splt->contents = (bfd_byte *) bfd_zalloc (dynobj, splt->size);
1445 if (splt->contents == NULL)
1446 return FALSE;
1447
1448 return TRUE;
1449}
1450
1451\f
1452
1453/* Handle relaxing. */
1454
1455/* A subroutine of rl78_elf_relax_section. If the global symbol H
1456 is within the low 64k, remove any entry for it in the plt. */
1457
1458struct relax_plt_data
1459{
1460 asection *splt;
1461 bfd_boolean *again;
1462};
1463
1464static bfd_boolean
2c3fc389 1465rl78_relax_plt_check (struct elf_link_hash_entry *h, void * xdata)
99c513f6
DD		 1466{
1467 struct relax_plt_data *data = (struct relax_plt_data *) xdata;
1468
1469 if (h->plt.offset != (bfd_vma) -1)
1470 {
1471 bfd_vma address;
1472
1473 if (h->root.type == bfd_link_hash_undefined
1474 || h->root.type == bfd_link_hash_undefweak)
1475 address = 0;
1476 else
1477 address = (h->root.u.def.section->output_section->vma
1478 + h->root.u.def.section->output_offset
1479 + h->root.u.def.value);
1480
1481 if (valid_16bit_address (address))
1482 {
1483 h->plt.offset = -1;
1484 data->splt->size -= 4;
1485 *data->again = TRUE;
1486 }
1487 }
1488
1489 return TRUE;
1490}
1491
1492/* A subroutine of rl78_elf_relax_section. If the global symbol H
1493 previously had a plt entry, give it a new entry offset. */
1494
1495static bfd_boolean
2c3fc389 1496rl78_relax_plt_realloc (struct elf_link_hash_entry *h, void * xdata)
99c513f6
DD		 1497{
1498 bfd_vma *entry = (bfd_vma *) xdata;
1499
1500 if (h->plt.offset != (bfd_vma) -1)
1501 {
1502 h->plt.offset = *entry;
1503 *entry += 4;
1504 }
1505
1506 return TRUE;
1507}
1508
1509static bfd_boolean
1510rl78_elf_relax_plt_section (bfd *dynobj,
07d6d2b8
AM		 1511 asection *splt,
1512 struct bfd_link_info *info,
1513 bfd_boolean *again)
99c513f6
DD		 1514{
1515 struct relax_plt_data relax_plt_data;
1516 bfd *ibfd;
1517
1518 /* Assume nothing changes. */
1519 *again = FALSE;
1520
0e1862bb 1521 if (bfd_link_relocatable (info))
99c513f6
DD		 1522 return TRUE;
1523
1524 /* We only relax the .plt section at the moment. */
1525 if (dynobj != elf_hash_table (info)->dynobj
1526 || strcmp (splt->name, ".plt") != 0)
1527 return TRUE;
1528
1529 /* Quick check for an empty plt. */
1530 if (splt->size == 0)
1531 return TRUE;
1532
1533 /* Map across all global symbols; see which ones happen to
1534 fall in the low 64k. */
1535 relax_plt_data.splt = splt;
1536 relax_plt_data.again = again;
1537 elf_link_hash_traverse (elf_hash_table (info), rl78_relax_plt_check,
1538 &relax_plt_data);
1539
1540 /* Likewise for local symbols, though that's somewhat less convenient
1541 as we have to walk the list of input bfds and swap in symbol data. */
c72f2fb2 1542 for (ibfd = info->input_bfds; ibfd ; ibfd = ibfd->link.next)
99c513f6
DD		 1543 {
1544 bfd_vma *local_plt_offsets = elf_local_got_offsets (ibfd);
1545 Elf_Internal_Shdr *symtab_hdr;
1546 Elf_Internal_Sym *isymbuf = NULL;
1547 unsigned int idx;
1548
1549 if (! local_plt_offsets)
1550 continue;
1551
1552 symtab_hdr = &elf_tdata (ibfd)->symtab_hdr;
1553 if (symtab_hdr->sh_info != 0)
1554 {
1555 isymbuf = (Elf_Internal_Sym *) symtab_hdr->contents;
1556 if (isymbuf == NULL)
1557 isymbuf = bfd_elf_get_elf_syms (ibfd, symtab_hdr,
1558 symtab_hdr->sh_info, 0,
1559 NULL, NULL, NULL);
1560 if (isymbuf == NULL)
1561 return FALSE;
1562 }
1563
1564 for (idx = 0; idx < symtab_hdr->sh_info; ++idx)
1565 {
1566 Elf_Internal_Sym *isym;
1567 asection *tsec;
1568 bfd_vma address;
1569
1570 if (local_plt_offsets[idx] == (bfd_vma) -1)
1571 continue;
1572
1573 isym = &isymbuf[idx];
1574 if (isym->st_shndx == SHN_UNDEF)
1575 continue;
1576 else if (isym->st_shndx == SHN_ABS)
1577 tsec = bfd_abs_section_ptr;
1578 else if (isym->st_shndx == SHN_COMMON)
1579 tsec = bfd_com_section_ptr;
1580 else
1581 tsec = bfd_section_from_elf_index (ibfd, isym->st_shndx);
1582
1583 address = (tsec->output_section->vma
1584 + tsec->output_offset
1585 + isym->st_value);
1586 if (valid_16bit_address (address))
1587 {
1588 local_plt_offsets[idx] = -1;
1589 splt->size -= 4;
1590 *again = TRUE;
1591 }
1592 }
1593
1594 if (isymbuf != NULL
1595 && symtab_hdr->contents != (unsigned char *) isymbuf)
1596 {
1597 if (! info->keep_memory)
1598 free (isymbuf);
1599 else
1600 {
1601 /* Cache the symbols for elf_link_input_bfd. */
1602 symtab_hdr->contents = (unsigned char *) isymbuf;
1603 }
1604 }
1605 }
1606
1607 /* If we changed anything, walk the symbols again to reallocate
1608 .plt entry addresses. */
1609 if (*again && splt->size > 0)
1610 {
1611 bfd_vma entry = 0;
1612
1613 elf_link_hash_traverse (elf_hash_table (info),
1614 rl78_relax_plt_realloc, &entry);
1615
c72f2fb2 1616 for (ibfd = info->input_bfds; ibfd ; ibfd = ibfd->link.next)
99c513f6
DD		 1617 {
1618 bfd_vma *local_plt_offsets = elf_local_got_offsets (ibfd);
1619 unsigned int nlocals = elf_tdata (ibfd)->symtab_hdr.sh_info;
1620 unsigned int idx;
1621
1622 if (! local_plt_offsets)
1623 continue;
1624
1625 for (idx = 0; idx < nlocals; ++idx)
1626 if (local_plt_offsets[idx] != (bfd_vma) -1)
1627 {
07d6d2b8 1628 local_plt_offsets[idx] = entry;
99c513f6
DD		 1629 entry += 4;
1630 }
1631 }
1632 }
1633
1634 return TRUE;
1635}
1636
9cea966c
DD		 1637/* Delete some bytes from a section while relaxing. */
1638
1639static bfd_boolean
1640elf32_rl78_relax_delete_bytes (bfd *abfd, asection *sec, bfd_vma addr, int count,
1740ba0c 1641 Elf_Internal_Rela *alignment_rel, int force_snip)
9cea966c
DD		 1642{
1643 Elf_Internal_Shdr * symtab_hdr;
07d6d2b8
AM		 1644 unsigned int sec_shndx;
1645 bfd_byte * contents;
9cea966c
DD		 1646 Elf_Internal_Rela * irel;
1647 Elf_Internal_Rela * irelend;
1648 Elf_Internal_Sym * isym;
1649 Elf_Internal_Sym * isymend;
07d6d2b8
AM		 1650 bfd_vma toaddr;
1651 unsigned int symcount;
9cea966c
DD		 1652 struct elf_link_hash_entry ** sym_hashes;
1653 struct elf_link_hash_entry ** end_hashes;
1654
1655 if (!alignment_rel)
1656 force_snip = 1;
1657
1658 sec_shndx = _bfd_elf_section_from_bfd_section (abfd, sec);
1659
1660 contents = elf_section_data (sec)->this_hdr.contents;
1661
1662 /* The deletion must stop at the next alignment boundary, if
1663 ALIGNMENT_REL is non-NULL. */
1664 toaddr = sec->size;
1665 if (alignment_rel)
1666 toaddr = alignment_rel->r_offset;
1667
1668 irel = elf_section_data (sec)->relocs;
2bc56d66
DD		 1669 if (irel == NULL)
1670 {
1671 _bfd_elf_link_read_relocs (sec->owner, sec, NULL, NULL, TRUE);
1672 irel = elf_section_data (sec)->relocs;
1673 }
1674
9cea966c
DD		 1675 irelend = irel + sec->reloc_count;
1676
1677 /* Actually delete the bytes. */
1678 memmove (contents + addr, contents + addr + count,
1679 (size_t) (toaddr - addr - count));
1680
1681 /* If we don't have an alignment marker to worry about, we can just
1682 shrink the section. Otherwise, we have to fill in the newly
1683 created gap with NOP insns (0x03). */
1684 if (force_snip)
1685 sec->size -= count;
1686 else
1687 memset (contents + toaddr - count, 0x03, count);
1688
1689 /* Adjust all the relocs. */
2bc56d66 1690 for (; irel && irel < irelend; irel++)
9cea966c
DD		 1691 {
1692 /* Get the new reloc address. */
1693 if (irel->r_offset > addr
1694 && (irel->r_offset < toaddr
1695 || (force_snip && irel->r_offset == toaddr)))
1696 irel->r_offset -= count;
1697
1698 /* If we see an ALIGN marker at the end of the gap, we move it
1699 to the beginning of the gap, since marking these gaps is what
1700 they're for. */
1701 if (irel->r_offset == toaddr
1702 && ELF32_R_TYPE (irel->r_info) == R_RL78_RH_RELAX
1703 && irel->r_addend & RL78_RELAXA_ALIGN)
1704 irel->r_offset -= count;
1705 }
1706
1707 /* Adjust the local symbols defined in this section. */
1708 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
1709 isym = (Elf_Internal_Sym *) symtab_hdr->contents;
1710 isymend = isym + symtab_hdr->sh_info;
1711
1712 for (; isym < isymend; isym++)
1713 {
1714 /* If the symbol is in the range of memory we just moved, we
1715 have to adjust its value. */
1716 if (isym->st_shndx == sec_shndx
1717 && isym->st_value > addr
1718 && isym->st_value < toaddr)
1719 isym->st_value -= count;
1720
1721 /* If the symbol *spans* the bytes we just deleted (i.e. it's
1722 *end* is in the moved bytes but it's *start* isn't), then we
1723 must adjust its size. */
1724 if (isym->st_shndx == sec_shndx
1725 && isym->st_value < addr
1726 && isym->st_value + isym->st_size > addr
1727 && isym->st_value + isym->st_size < toaddr)
1728 isym->st_size -= count;
1729 }
1730
1731 /* Now adjust the global symbols defined in this section. */
1732 symcount = (symtab_hdr->sh_size / sizeof (Elf32_External_Sym)
1733 - symtab_hdr->sh_info);
1734 sym_hashes = elf_sym_hashes (abfd);
1735 end_hashes = sym_hashes + symcount;
1736
1737 for (; sym_hashes < end_hashes; sym_hashes++)
1738 {
1739 struct elf_link_hash_entry *sym_hash = *sym_hashes;
1740
1741 if ((sym_hash->root.type == bfd_link_hash_defined
1742 || sym_hash->root.type == bfd_link_hash_defweak)
1743 && sym_hash->root.u.def.section == sec)
1744 {
1745 /* As above, adjust the value if needed. */
1746 if (sym_hash->root.u.def.value > addr
1747 && sym_hash->root.u.def.value < toaddr)
1748 sym_hash->root.u.def.value -= count;
1749
1750 /* As above, adjust the size if needed. */
1751 if (sym_hash->root.u.def.value < addr
1752 && sym_hash->root.u.def.value + sym_hash->size > addr
1753 && sym_hash->root.u.def.value + sym_hash->size < toaddr)
1754 sym_hash->size -= count;
1755 }
1756 }
1757
1758 return TRUE;
1759}
1760
1761/* Used to sort relocs by address. If relocs have the same address,
1762 we maintain their relative order, except that R_RL78_RH_RELAX
1763 alignment relocs must be the first reloc for any given address. */
1764
1765static void
1766reloc_bubblesort (Elf_Internal_Rela * r, int count)
1767{
1768 int i;
1769 bfd_boolean again;
1770 bfd_boolean swappit;
1771
1772 /* This is almost a classic bubblesort. It's the slowest sort, but
1773 we're taking advantage of the fact that the relocations are
1774 mostly in order already (the assembler emits them that way) and
1775 we need relocs with the same address to remain in the same
1776 relative order. */
1777 again = TRUE;
1778 while (again)
1779 {
1780 again = FALSE;
1781 for (i = 0; i < count - 1; i ++)
1782 {
1783 if (r[i].r_offset > r[i + 1].r_offset)
1784 swappit = TRUE;
1785 else if (r[i].r_offset < r[i + 1].r_offset)
1786 swappit = FALSE;
1787 else if (ELF32_R_TYPE (r[i + 1].r_info) == R_RL78_RH_RELAX
1788 && (r[i + 1].r_addend & RL78_RELAXA_ALIGN))
1789 swappit = TRUE;
1790 else if (ELF32_R_TYPE (r[i + 1].r_info) == R_RL78_RH_RELAX
1791 && (r[i + 1].r_addend & RL78_RELAXA_ELIGN)
1792 && !(ELF32_R_TYPE (r[i].r_info) == R_RL78_RH_RELAX
1793 && (r[i].r_addend & RL78_RELAXA_ALIGN)))
1794 swappit = TRUE;
1795 else
1796 swappit = FALSE;
1797
1798 if (swappit)
1799 {
1800 Elf_Internal_Rela tmp;
1801
1802 tmp = r[i];
1803 r[i] = r[i + 1];
1804 r[i + 1] = tmp;
1805 /* If we do move a reloc back, re-scan to see if it
1806 needs to be moved even further back. This avoids
1807 most of the O(n^2) behavior for our cases. */
1808 if (i > 0)
1809 i -= 2;
1810 again = TRUE;
1811 }
1812 }
1813 }
1814}
1815
1816
1817#define OFFSET_FOR_RELOC(rel, lrel, scale) \
1818 rl78_offset_for_reloc (abfd, rel + 1, symtab_hdr, shndx_buf, intsyms, \
6ff71e76 1819 lrel, abfd, sec, link_info, scale)
9cea966c
DD		 1820
1821static bfd_vma
07d6d2b8
AM		 1822rl78_offset_for_reloc (bfd * abfd,
1823 Elf_Internal_Rela * rel,
1824 Elf_Internal_Shdr * symtab_hdr,
6ff71e76 1825 Elf_External_Sym_Shndx * shndx_buf ATTRIBUTE_UNUSED,
07d6d2b8
AM		 1826 Elf_Internal_Sym * intsyms,
1827 Elf_Internal_Rela ** lrel,
1828 bfd * input_bfd,
1829 asection * input_section,
1830 struct bfd_link_info * info,
1831 int * scale)
9cea966c
DD		 1832{
1833 bfd_vma symval;
9cea966c
DD		 1834
1835 *scale = 1;
1836
1837 /* REL is the first of 1..N relocations. We compute the symbol
1838 value for each relocation, then combine them if needed. LREL
1839 gets a pointer to the last relocation used. */
1840 while (1)
1841 {
6ff71e76 1842 unsigned long r_type;
9cea966c
DD		 1843
1844 /* Get the value of the symbol referred to by the reloc. */
1845 if (ELF32_R_SYM (rel->r_info) < symtab_hdr->sh_info)
1846 {
1847 /* A local symbol. */
1848 Elf_Internal_Sym *isym;
1849 asection *ssec;
1850
1851 isym = intsyms + ELF32_R_SYM (rel->r_info);
1852
1853 if (isym->st_shndx == SHN_UNDEF)
1854 ssec = bfd_und_section_ptr;
1855 else if (isym->st_shndx == SHN_ABS)
1856 ssec = bfd_abs_section_ptr;
1857 else if (isym->st_shndx == SHN_COMMON)
1858 ssec = bfd_com_section_ptr;
1859 else
1860 ssec = bfd_section_from_elf_index (abfd,
1861 isym->st_shndx);
1862
1863 /* Initial symbol value. */
1864 symval = isym->st_value;
1865
1866 /* GAS may have made this symbol relative to a section, in
1867 which case, we have to add the addend to find the
1868 symbol. */
1869 if (ELF_ST_TYPE (isym->st_info) == STT_SECTION)
1870 symval += rel->r_addend;
1871
1872 if (ssec)
1873 {
1874 if ((ssec->flags & SEC_MERGE)
dbaa2011 1875 && ssec->sec_info_type == SEC_INFO_TYPE_MERGE)
9cea966c
DD		 1876 symval = _bfd_merged_section_offset (abfd, & ssec,
1877 elf_section_data (ssec)->sec_info,
1878 symval);
1879 }
1880
1881 /* Now make the offset relative to where the linker is putting it. */
1882 if (ssec)
1883 symval +=
1884 ssec->output_section->vma + ssec->output_offset;
1885
1886 symval += rel->r_addend;
1887 }
1888 else
1889 {
1890 unsigned long indx;
1891 struct elf_link_hash_entry * h;
1892
1893 /* An external symbol. */
1894 indx = ELF32_R_SYM (rel->r_info) - symtab_hdr->sh_info;
1895 h = elf_sym_hashes (abfd)[indx];
1896 BFD_ASSERT (h != NULL);
1897
1898 if (h->root.type != bfd_link_hash_defined
1899 && h->root.type != bfd_link_hash_defweak)
1900 {
1901 /* This appears to be a reference to an undefined
1902 symbol. Just ignore it--it will be caught by the
1903 regular reloc processing. */
1904 if (lrel)
1905 *lrel = rel;
1906 return 0;
1907 }
1908
1909 symval = (h->root.u.def.value
1910 + h->root.u.def.section->output_section->vma
1911 + h->root.u.def.section->output_offset);
1912
1913 symval += rel->r_addend;
1914 }
1915
6ff71e76
NC		 1916 r_type = ELF32_R_TYPE (rel->r_info);
1917 switch (r_type)
9cea966c
DD		 1918 {
1919 case R_RL78_SYM:
6ff71e76 1920 (void) rl78_compute_complex_reloc (r_type, symval, input_section);
9cea966c
DD		 1921 break;
1922
6ff71e76 1923 case R_RL78_OPromtop:
1a72702b 1924 symval = get_romstart (info, input_bfd, input_section, rel->r_offset);
6ff71e76 1925 (void) rl78_compute_complex_reloc (r_type, symval, input_section);
9cea966c
DD		 1926 break;
1927
6ff71e76 1928 case R_RL78_OPramtop:
1a72702b 1929 symval = get_ramstart (info, input_bfd, input_section, rel->r_offset);
6ff71e76 1930 (void) rl78_compute_complex_reloc (r_type, symval, input_section);
9cea966c
DD		 1931 break;
1932
6ff71e76
NC		 1933 case R_RL78_OPneg:
1934 case R_RL78_OPadd:
9cea966c 1935 case R_RL78_OPsub:
9cea966c 1936 case R_RL78_OPmul:
9cea966c 1937 case R_RL78_OPdiv:
9cea966c 1938 case R_RL78_OPshla:
9cea966c 1939 case R_RL78_OPshra:
9cea966c 1940 case R_RL78_OPsctsize:
9cea966c 1941 case R_RL78_OPscttop:
9cea966c 1942 case R_RL78_OPand:
9cea966c 1943 case R_RL78_OPor:
9cea966c 1944 case R_RL78_OPxor:
9cea966c 1945 case R_RL78_OPnot:
9cea966c 1946 case R_RL78_OPmod:
6ff71e76 1947 (void) rl78_compute_complex_reloc (r_type, 0, input_section);
9cea966c
DD		 1948 break;
1949
1950 case R_RL78_DIR16UL:
1951 case R_RL78_DIR8UL:
1952 case R_RL78_ABS16UL:
1953 case R_RL78_ABS8UL:
9cea966c 1954 *scale = 4;
6ff71e76 1955 goto reloc_computes_value;
9cea966c
DD		 1956
1957 case R_RL78_DIR16UW:
1958 case R_RL78_DIR8UW:
1959 case R_RL78_ABS16UW:
1960 case R_RL78_ABS8UW:
9cea966c 1961 *scale = 2;
6ff71e76 1962 goto reloc_computes_value;
1b786873 1963
9cea966c 1964 default:
6ff71e76 1965 reloc_computes_value:
e896287c 1966 symval = rl78_compute_complex_reloc (r_type, symval, input_section);
1a0670f3 1967 /* Fall through. */
e896287c
DD		 1968 case R_RL78_DIR32:
1969 case R_RL78_DIR24S:
1970 case R_RL78_DIR16:
1971 case R_RL78_DIR16U:
1972 case R_RL78_DIR16S:
1973 case R_RL78_DIR24S_PCREL:
1974 case R_RL78_DIR16S_PCREL:
1975 case R_RL78_DIR8S_PCREL:
9cea966c
DD		 1976 if (lrel)
1977 *lrel = rel;
1978 return symval;
1979 }
1980
1981 rel ++;
1982 }
1983}
1984
1985struct {
1986 int prefix; /* or -1 for "no prefix" */
1987 int insn; /* or -1 for "end of list" */
1988 int insn_for_saddr; /* or -1 for "no alternative" */
1989 int insn_for_sfr; /* or -1 for "no alternative" */
1990} relax_addr16[] = {
1991 { -1, 0x02, 0x06, -1 }, /* ADDW AX, !addr16 */
1992 { -1, 0x22, 0x26, -1 }, /* SUBW AX, !addr16 */
1993 { -1, 0x42, 0x46, -1 }, /* CMPW AX, !addr16 */
1994 { -1, 0x40, 0x4a, -1 }, /* CMP !addr16, #byte */
1995
1996 { -1, 0x0f, 0x0b, -1 }, /* ADD A, !addr16 */
1997 { -1, 0x1f, 0x1b, -1 }, /* ADDC A, !addr16 */
1998 { -1, 0x2f, 0x2b, -1 }, /* SUB A, !addr16 */
1999 { -1, 0x3f, 0x3b, -1 }, /* SUBC A, !addr16 */
2000 { -1, 0x4f, 0x4b, -1 }, /* CMP A, !addr16 */
2001 { -1, 0x5f, 0x5b, -1 }, /* AND A, !addr16 */
2002 { -1, 0x6f, 0x6b, -1 }, /* OR A, !addr16 */
2003 { -1, 0x7f, 0x7b, -1 }, /* XOR A, !addr16 */
2004
2005 { -1, 0x8f, 0x8d, 0x8e }, /* MOV A, !addr16 */
2006 { -1, 0x9f, 0x9d, 0x9e }, /* MOV !addr16, A */
2007 { -1, 0xaf, 0xad, 0xae }, /* MOVW AX, !addr16 */
2008 { -1, 0xbf, 0xbd, 0xbe }, /* MOVW !addr16, AX */
2009 { -1, 0xcf, 0xcd, 0xce }, /* MOVW !addr16, #word */
2010
2011 { -1, 0xa0, 0xa4, -1 }, /* INC !addr16 */
2012 { -1, 0xa2, 0xa6, -1 }, /* INCW !addr16 */
2013 { -1, 0xb0, 0xb4, -1 }, /* DEC !addr16 */
2014 { -1, 0xb2, 0xb6, -1 }, /* DECW !addr16 */
2015
2016 { -1, 0xd5, 0xd4, -1 }, /* CMP0 !addr16 */
2017 { -1, 0xe5, 0xe4, -1 }, /* ONEB !addr16 */
2018 { -1, 0xf5, 0xf4, -1 }, /* CLRB !addr16 */
2019
2020 { -1, 0xd9, 0xd8, -1 }, /* MOV X, !addr16 */
2021 { -1, 0xe9, 0xe8, -1 }, /* MOV B, !addr16 */
2022 { -1, 0xf9, 0xf8, -1 }, /* MOV C, !addr16 */
2023 { -1, 0xdb, 0xda, -1 }, /* MOVW BC, !addr16 */
2024 { -1, 0xeb, 0xea, -1 }, /* MOVW DE, !addr16 */
2025 { -1, 0xfb, 0xfa, -1 }, /* MOVW HL, !addr16 */
2026
2027 { 0x61, 0xaa, 0xa8, -1 }, /* XCH A, !addr16 */
2028
2029 { 0x71, 0x00, 0x02, 0x0a }, /* SET1 !addr16.0 */
2030 { 0x71, 0x10, 0x12, 0x1a }, /* SET1 !addr16.0 */
2031 { 0x71, 0x20, 0x22, 0x2a }, /* SET1 !addr16.0 */
2032 { 0x71, 0x30, 0x32, 0x3a }, /* SET1 !addr16.0 */
2033 { 0x71, 0x40, 0x42, 0x4a }, /* SET1 !addr16.0 */
2034 { 0x71, 0x50, 0x52, 0x5a }, /* SET1 !addr16.0 */
2035 { 0x71, 0x60, 0x62, 0x6a }, /* SET1 !addr16.0 */
2036 { 0x71, 0x70, 0x72, 0x7a }, /* SET1 !addr16.0 */
2037
2038 { 0x71, 0x08, 0x03, 0x0b }, /* CLR1 !addr16.0 */
2039 { 0x71, 0x18, 0x13, 0x1b }, /* CLR1 !addr16.0 */
2040 { 0x71, 0x28, 0x23, 0x2b }, /* CLR1 !addr16.0 */
2041 { 0x71, 0x38, 0x33, 0x3b }, /* CLR1 !addr16.0 */
2042 { 0x71, 0x48, 0x43, 0x4b }, /* CLR1 !addr16.0 */
2043 { 0x71, 0x58, 0x53, 0x5b }, /* CLR1 !addr16.0 */
2044 { 0x71, 0x68, 0x63, 0x6b }, /* CLR1 !addr16.0 */
2045 { 0x71, 0x78, 0x73, 0x7b }, /* CLR1 !addr16.0 */
68ffbac6 2046
9cea966c
DD		 2047 { -1, -1, -1, -1 }
2048};
2049
2050/* Relax one section. */
2051
99c513f6
DD		 2052static bfd_boolean
2053rl78_elf_relax_section
07d6d2b8
AM		 2054 (bfd * abfd,
2055 asection * sec,
99c513f6 2056 struct bfd_link_info * link_info,
07d6d2b8 2057 bfd_boolean * again)
99c513f6 2058{
9cea966c
DD		 2059 Elf_Internal_Shdr * symtab_hdr;
2060 Elf_Internal_Shdr * shndx_hdr;
2061 Elf_Internal_Rela * internal_relocs;
2062 Elf_Internal_Rela * free_relocs = NULL;
2063 Elf_Internal_Rela * irel;
2064 Elf_Internal_Rela * srel;
2065 Elf_Internal_Rela * irelend;
2066 Elf_Internal_Rela * next_alignment;
07d6d2b8
AM		 2067 bfd_byte * contents = NULL;
2068 bfd_byte * free_contents = NULL;
9cea966c
DD		 2069 Elf_Internal_Sym * intsyms = NULL;
2070 Elf_Internal_Sym * free_intsyms = NULL;
2071 Elf_External_Sym_Shndx * shndx_buf = NULL;
2072 bfd_vma pc;
9cea966c
DD		 2073 bfd_vma symval ATTRIBUTE_UNUSED = 0;
2074 int pcrel ATTRIBUTE_UNUSED = 0;
2075 int code ATTRIBUTE_UNUSED = 0;
2076 int section_alignment_glue;
2077 int scale;
2078
99c513f6
DD		 2079 if (abfd == elf_hash_table (link_info)->dynobj
2080 && strcmp (sec->name, ".plt") == 0)
2081 return rl78_elf_relax_plt_section (abfd, sec, link_info, again);
2082
2083 /* Assume nothing changes. */
2084 *again = FALSE;
9cea966c
DD		 2085
2086 /* We don't have to do anything for a relocatable link, if
2087 this section does not have relocs, or if this is not a
2088 code section. */
0e1862bb 2089 if (bfd_link_relocatable (link_info)
9cea966c
DD		 2090 || (sec->flags & SEC_RELOC) == 0
2091 || sec->reloc_count == 0
2092 || (sec->flags & SEC_CODE) == 0)
2093 return TRUE;
2094
6a40cf0c
NC		 2095 symtab_hdr = & elf_symtab_hdr (abfd);
2096 if (elf_symtab_shndx_list (abfd))
2097 shndx_hdr = & elf_symtab_shndx_list (abfd)->hdr;
2098 else
2099 shndx_hdr = NULL;
9cea966c 2100
9cea966c
DD		 2101 /* Get the section contents. */
2102 if (elf_section_data (sec)->this_hdr.contents != NULL)
2103 contents = elf_section_data (sec)->this_hdr.contents;
2104 /* Go get them off disk. */
2105 else
2106 {
2107 if (! bfd_malloc_and_get_section (abfd, sec, &contents))
2108 goto error_return;
2109 elf_section_data (sec)->this_hdr.contents = contents;
2110 }
2111
2112 /* Read this BFD's symbols. */
2113 /* Get cached copy if it exists. */
2114 if (symtab_hdr->contents != NULL)
2115 intsyms = (Elf_Internal_Sym *) symtab_hdr->contents;
2116 else
2117 {
2118 intsyms = bfd_elf_get_elf_syms (abfd, symtab_hdr, symtab_hdr->sh_info, 0, NULL, NULL, NULL);
2119 symtab_hdr->contents = (bfd_byte *) intsyms;
2120 }
2121
6a40cf0c 2122 if (shndx_hdr && shndx_hdr->sh_size != 0)
9cea966c
DD		 2123 {
2124 bfd_size_type amt;
2125
2126 amt = symtab_hdr->sh_info;
2127 amt *= sizeof (Elf_External_Sym_Shndx);
2128 shndx_buf = (Elf_External_Sym_Shndx *) bfd_malloc (amt);
2129 if (shndx_buf == NULL)
2130 goto error_return;
2131 if (bfd_seek (abfd, shndx_hdr->sh_offset, SEEK_SET) != 0
2c3fc389 2132 || bfd_bread (shndx_buf, amt, abfd) != amt)
9cea966c
DD		 2133 goto error_return;
2134 shndx_hdr->contents = (bfd_byte *) shndx_buf;
2135 }
2136
2137 /* Get a copy of the native relocations. */
2138 internal_relocs = (_bfd_elf_link_read_relocs
2c3fc389 2139 (abfd, sec, NULL, (Elf_Internal_Rela *) NULL,
9cea966c
DD		 2140 link_info->keep_memory));
2141 if (internal_relocs == NULL)
2142 goto error_return;
2143 if (! link_info->keep_memory)
2144 free_relocs = internal_relocs;
2145
2146 /* The RL_ relocs must be just before the operand relocs they go
2147 with, so we must sort them to guarantee this. We use bubblesort
2148 instead of qsort so we can guarantee that relocs with the same
2149 address remain in the same relative order. */
2150 reloc_bubblesort (internal_relocs, sec->reloc_count);
2151
2152 /* Walk through them looking for relaxing opportunities. */
2153 irelend = internal_relocs + sec->reloc_count;
2154
2155
2156 /* This will either be NULL or a pointer to the next alignment
2157 relocation. */
2158 next_alignment = internal_relocs;
9cea966c
DD		 2159
2160 /* We calculate worst case shrinkage caused by alignment directives.
2161 No fool-proof, but better than either ignoring the problem or
2162 doing heavy duty analysis of all the alignment markers in all
2163 input sections. */
2164 section_alignment_glue = 0;
2165 for (irel = internal_relocs; irel < irelend; irel++)
2166 if (ELF32_R_TYPE (irel->r_info) == R_RL78_RH_RELAX
2167 && irel->r_addend & RL78_RELAXA_ALIGN)
2168 {
2169 int this_glue = 1 << (irel->r_addend & RL78_RELAXA_ANUM);
2170
2171 if (section_alignment_glue < this_glue)
2172 section_alignment_glue = this_glue;
2173 }
2174 /* Worst case is all 0..N alignments, in order, causing 2*N-1 byte
2175 shrinkage. */
2176 section_alignment_glue *= 2;
2177
2178 for (irel = internal_relocs; irel < irelend; irel++)
2179 {
2180 unsigned char *insn;
2181 int nrelocs;
2182
2183 /* The insns we care about are all marked with one of these. */
2184 if (ELF32_R_TYPE (irel->r_info) != R_RL78_RH_RELAX)
2185 continue;
2186
2187 if (irel->r_addend & RL78_RELAXA_ALIGN
2188 || next_alignment == internal_relocs)
2189 {
2190 /* When we delete bytes, we need to maintain all the alignments
2191 indicated. In addition, we need to be careful about relaxing
2192 jumps across alignment boundaries - these displacements
2193 *grow* when we delete bytes. For now, don't shrink
2194 displacements across an alignment boundary, just in case.
2195 Note that this only affects relocations to the same
2196 section. */
9cea966c
DD		 2197 next_alignment += 2;
2198 while (next_alignment < irelend
2199 && (ELF32_R_TYPE (next_alignment->r_info) != R_RL78_RH_RELAX
2200 || !(next_alignment->r_addend & RL78_RELAXA_ELIGN)))
2201 next_alignment ++;
2202 if (next_alignment >= irelend || next_alignment->r_offset == 0)
2203 next_alignment = NULL;
2204 }
2205
2206 /* When we hit alignment markers, see if we've shrunk enough
2207 before them to reduce the gap without violating the alignment
2208 requirements. */
2209 if (irel->r_addend & RL78_RELAXA_ALIGN)
2210 {
2211 /* At this point, the next relocation *should* be the ELIGN
2212 end marker. */
2213 Elf_Internal_Rela *erel = irel + 1;
2214 unsigned int alignment, nbytes;
2215
2216 if (ELF32_R_TYPE (erel->r_info) != R_RL78_RH_RELAX)
2217 continue;
2218 if (!(erel->r_addend & RL78_RELAXA_ELIGN))
2219 continue;
2220
2221 alignment = 1 << (irel->r_addend & RL78_RELAXA_ANUM);
2222
2223 if (erel->r_offset - irel->r_offset < alignment)
2224 continue;
2225
2226 nbytes = erel->r_offset - irel->r_offset;
2227 nbytes /= alignment;
2228 nbytes *= alignment;
2229
1740ba0c
NC		 2230 elf32_rl78_relax_delete_bytes (abfd, sec, erel->r_offset - nbytes, nbytes,
2231 next_alignment, erel->r_offset == sec->size);
9cea966c
DD		 2232 *again = TRUE;
2233
2234 continue;
2235 }
2236
2237 if (irel->r_addend & RL78_RELAXA_ELIGN)
2238 continue;
2239
2240 insn = contents + irel->r_offset;
2241
2242 nrelocs = irel->r_addend & RL78_RELAXA_RNUM;
2243
2244 /* At this point, we have an insn that is a candidate for linker
2245 relaxation. There are NRELOCS relocs following that may be
2246 relaxed, although each reloc may be made of more than one
2247 reloc entry (such as gp-rel symbols). */
2248
2249 /* Get the value of the symbol referred to by the reloc. Just
07d6d2b8
AM		 2250 in case this is the last reloc in the list, use the RL's
2251 addend to choose between this reloc (no addend) or the next
2252 (yes addend, which means at least one following reloc). */
9cea966c
DD		 2253
2254 /* srel points to the "current" reloction for this insn -
2255 actually the last reloc for a given operand, which is the one
2256 we need to update. We check the relaxations in the same
2257 order that the relocations happen, so we'll just push it
2258 along as we go. */
2259 srel = irel;
2260
2261 pc = sec->output_section->vma + sec->output_offset
2262 + srel->r_offset;
2263
1740ba0c
NC		 2264#define GET_RELOC \
2265 BFD_ASSERT (nrelocs > 0); \
2266 symval = OFFSET_FOR_RELOC (srel, &srel, &scale); \
2267 pcrel = symval - pc + srel->r_addend; \
9cea966c
DD		 2268 nrelocs --;
2269
2270#define SNIPNR(offset, nbytes) \
2271 elf32_rl78_relax_delete_bytes (abfd, sec, (insn - contents) + offset, nbytes, next_alignment, 0);
1740ba0c
NC		 2272
2273#define SNIP(offset, nbytes, newtype) \
07d6d2b8 2274 SNIPNR (offset, nbytes); \
9cea966c
DD		 2275 srel->r_info = ELF32_R_INFO (ELF32_R_SYM (srel->r_info), newtype)
2276
2277 /* The order of these bit tests must match the order that the
2278 relocs appear in. Since we sorted those by offset, we can
2279 predict them. */
2280
2281 /*----------------------------------------------------------------------*/
2282 /* EF ad BR $rel8 pcrel
2283 ED al ah BR !abs16 abs
2284 EE al ah BR $!rel16 pcrel
2285 EC al ah as BR !!abs20 abs
2286
2287 FD al ah CALL !abs16 abs
2288 FE al ah CALL $!rel16 pcrel
2289 FC al ah as CALL !!abs20 abs
2290
2291 DC ad BC $rel8
2292 DE ad BNC $rel8
2293 DD ad BZ $rel8
2294 DF ad BNZ $rel8
2295 61 C3 ad BH $rel8
2296 61 D3 ad BNH $rel8
2297 61 C8 EF ad SKC ; BR $rel8
2298 61 D8 EF ad SKNC ; BR $rel8
2299 61 E8 EF ad SKZ ; BR $rel8
2300 61 F8 EF ad SKNZ ; BR $rel8
2301 61 E3 EF ad SKH ; BR $rel8
2302 61 F3 EF ad SKNH ; BR $rel8
2303 */
2304
32e79d39 2305 if ((irel->r_addend & RL78_RELAXA_MASK) == RL78_RELAXA_BRA)
9cea966c 2306 {
1122dc88
DD		 2307 /* SKIP opcodes that skip non-branches will have a relax tag
2308 but no corresponding symbol to relax against; we just
2309 skip those. */
2310 if (irel->r_addend & RL78_RELAXA_RNUM)
2311 {
2312 GET_RELOC;
2313 }
9cea966c
DD		 2314
2315 switch (insn[0])
2316 {
e896287c
DD		 2317 case 0xdc: /* BC */
2318 case 0xdd: /* BZ */
2319 case 0xde: /* BNC */
2320 case 0xdf: /* BNZ */
2321 if (insn[1] == 0x03 && insn[2] == 0xee /* BR */
2322 && (srel->r_offset - irel->r_offset) > 1) /* a B<c> without its own reloc */
2323 {
2324 /* This is a "long" conditional as generated by gas:
2325 DC 03 EE ad.dr */
2326 if (pcrel < 127
2327 && pcrel > -127)
2328 {
2329 insn[0] ^= 0x02; /* invert conditional */
2330 SNIPNR (4, 1);
2331 SNIP (1, 2, R_RL78_DIR8S_PCREL);
2332 insn[1] = pcrel;
2333 *again = TRUE;
2334 }
2335 }
2336 break;
2337
9cea966c
DD		 2338 case 0xec: /* BR !!abs20 */
2339
2340 if (pcrel < 127
2341 && pcrel > -127)
2342 {
2343 insn[0] = 0xef;
2344 insn[1] = pcrel;
2345 SNIP (2, 2, R_RL78_DIR8S_PCREL);
2346 *again = TRUE;
2347 }
2348 else if (symval < 65536)
2349 {
2350 insn[0] = 0xed;
2351 insn[1] = symval & 0xff;
2352 insn[2] = symval >> 8;
e896287c 2353 SNIP (2, 1, R_RL78_DIR16U);
9cea966c
DD		 2354 *again = TRUE;
2355 }
2356 else if (pcrel < 32767
2357 && pcrel > -32767)
2358 {
2359 insn[0] = 0xee;
2360 insn[1] = pcrel & 0xff;
2361 insn[2] = pcrel >> 8;
2362 SNIP (2, 1, R_RL78_DIR16S_PCREL);
2363 *again = TRUE;
2364 }
2365 break;
2366
2367 case 0xee: /* BR $!pcrel16 */
2368 case 0xed: /* BR $!abs16 */
2369 if (pcrel < 127
2370 && pcrel > -127)
2371 {
2372 insn[0] = 0xef;
2373 insn[1] = pcrel;
2374 SNIP (2, 1, R_RL78_DIR8S_PCREL);
2375 *again = TRUE;
2376 }
2377 break;
2378
2379 case 0xfc: /* CALL !!abs20 */
2380 if (symval < 65536)
2381 {
2382 insn[0] = 0xfd;
2383 insn[1] = symval & 0xff;
2384 insn[2] = symval >> 8;
e896287c 2385 SNIP (2, 1, R_RL78_DIR16U);
9cea966c
DD		 2386 *again = TRUE;
2387 }
2388 else if (pcrel < 32767
2389 && pcrel > -32767)
2390 {
2391 insn[0] = 0xfe;
2392 insn[1] = pcrel & 0xff;
2393 insn[2] = pcrel >> 8;
2394 SNIP (2, 1, R_RL78_DIR16S_PCREL);
2395 *again = TRUE;
2396 }
2397 break;
2398
2399 case 0x61: /* PREFIX */
2400 /* For SKIP/BR, we change the BR opcode and delete the
2401 SKIP. That way, we don't have to find and change the
2402 relocation for the BR. */
1122dc88
DD		 2403 /* Note that, for the case where we're skipping some
2404 other insn, we have no "other" reloc but that's safe
2405 here anyway. */
9cea966c
DD		 2406 switch (insn[1])
2407 {
e896287c
DD		 2408 case 0xd3: /* BNH */
2409 case 0xc3: /* BH */
2410 if (insn[2] == 0x03 && insn[3] == 0xee
2411 && (srel->r_offset - irel->r_offset) > 2) /* a B<c> without its own reloc */
2412 {
2413 /* Another long branch by gas:
2414 61 D3 03 EE ad.dr */
2415 if (pcrel < 127
2416 && pcrel > -127)
2417 {
2418 insn[1] ^= 0x10; /* invert conditional */
2419 SNIPNR (5, 1);
2420 SNIP (2, 2, R_RL78_DIR8S_PCREL);
2421 insn[2] = pcrel;
2422 *again = TRUE;
2423 }
2424 }
2425 break;
2426
9cea966c
DD		 2427 case 0xc8: /* SKC */
2428 if (insn[2] == 0xef)
2429 {
2430 insn[2] = 0xde; /* BNC */
2431 SNIPNR (0, 2);
2432 }
2433 break;
2434
2435 case 0xd8: /* SKNC */
2436 if (insn[2] == 0xef)
2437 {
2438 insn[2] = 0xdc; /* BC */
2439 SNIPNR (0, 2);
2440 }
2441 break;
2442
2443 case 0xe8: /* SKZ */
2444 if (insn[2] == 0xef)
2445 {
2446 insn[2] = 0xdf; /* BNZ */
2447 SNIPNR (0, 2);
2448 }
2449 break;
2450
2451 case 0xf8: /* SKNZ */
2452 if (insn[2] == 0xef)
2453 {
2454 insn[2] = 0xdd; /* BZ */
2455 SNIPNR (0, 2);
2456 }
2457 break;
2458
2459 case 0xe3: /* SKH */
2460 if (insn[2] == 0xef)
2461 {
2462 insn[2] = 0xd3; /* BNH */
2463 SNIPNR (1, 1); /* we reuse the 0x61 prefix from the SKH */
2464 }
2465 break;
2466
2467 case 0xf3: /* SKNH */
2468 if (insn[2] == 0xef)
2469 {
2470 insn[2] = 0xc3; /* BH */
2471 SNIPNR (1, 1); /* we reuse the 0x61 prefix from the SKH */
2472 }
2473 break;
2474 }
2475 break;
2476 }
9cea966c
DD		 2477 }
2478
71eef2bd 2479 if ((irel->r_addend & RL78_RELAXA_MASK) == RL78_RELAXA_ADDR16
07d6d2b8 2480 && nrelocs > 0)
9cea966c
DD		 2481 {
2482 /*----------------------------------------------------------------------*/
2483 /* Some insns have both a 16-bit address operand and an 8-bit
2484 variant if the address is within a special range:
2485
2486 Address 16-bit operand SADDR range SFR range
2487 FFF00-FFFFF 0xff00-0xffff 0x00-0xff
07d6d2b8 2488 FFE20-FFF1F 0xfe20-0xff1f 0x00-0xff
9cea966c
DD		 2489
2490 The RELAX_ADDR16[] array has the insn encodings for the
2491 16-bit operand version, as well as the SFR and SADDR
2492 variants. We only need to replace the encodings and
2493 adjust the operand.
2494
2495 Note: we intentionally do not attempt to decode and skip
2496 any ES: prefix, as adding ES: means the addr16 (likely)
2497 no longer points to saddr/sfr space.
2498 */
2499
2500 int is_sfr;
2501 int is_saddr;
2502 int idx;
2503 int poff;
2504
2505 GET_RELOC;
2506
9cea966c
DD		 2507 if (0xffe20 <= symval && symval <= 0xfffff)
2508 {
2509
2510 is_saddr = (0xffe20 <= symval && symval <= 0xfff1f);
2511 is_sfr = (0xfff00 <= symval && symval <= 0xfffff);
2512
2513 for (idx = 0; relax_addr16[idx].insn != -1; idx ++)
2514 {
2515 if (relax_addr16[idx].prefix != -1
2516 && insn[0] == relax_addr16[idx].prefix
2517 && insn[1] == relax_addr16[idx].insn)
2518 {
2519 poff = 1;
2520 }
2521 else if (relax_addr16[idx].prefix == -1
2522 && insn[0] == relax_addr16[idx].insn)
2523 {
2524 poff = 0;
2525 }
2526 else
2527 continue;
2528
2529 /* We have a matched insn, and poff is 0 or 1 depending
2530 on the base pattern size. */
2531
2532 if (is_sfr && relax_addr16[idx].insn_for_sfr != -1)
2533 {
2534 insn[poff] = relax_addr16[idx].insn_for_sfr;
2535 SNIP (poff+2, 1, R_RL78_RH_SFR);
9cea966c
DD		 2536 }
2537
2538 else if (is_saddr && relax_addr16[idx].insn_for_saddr != -1)
2539 {
2540 insn[poff] = relax_addr16[idx].insn_for_saddr;
2541 SNIP (poff+2, 1, R_RL78_RH_SADDR);
9cea966c 2542 }
9cea966c
DD		 2543 }
2544 }
2545 }
9cea966c 2546 /*----------------------------------------------------------------------*/
9cea966c
DD		 2547 }
2548
2549 return TRUE;
2550
2551 error_return:
2552 if (free_relocs != NULL)
2553 free (free_relocs);
2554
2555 if (free_contents != NULL)
2556 free (free_contents);
2557
2558 if (shndx_buf != NULL)
2559 {
2560 shndx_hdr->contents = NULL;
2561 free (shndx_buf);
2562 }
2563
2564 if (free_intsyms != NULL)
2565 free (free_intsyms);
2566
99c513f6
DD		 2567 return TRUE;
2568}
2569
2570\f
2571
2572#define ELF_ARCH bfd_arch_rl78
2573#define ELF_MACHINE_CODE EM_RL78
2574#define ELF_MAXPAGESIZE 0x1000
2575
6d00b590 2576#define TARGET_LITTLE_SYM rl78_elf32_vec
99c513f6
DD		 2577#define TARGET_LITTLE_NAME "elf32-rl78"
2578
2579#define elf_info_to_howto_rel NULL
2580#define elf_info_to_howto rl78_info_to_howto_rela
2581#define elf_backend_object_p rl78_elf_object_p
2582#define elf_backend_relocate_section rl78_elf_relocate_section
07d6d2b8 2583#define elf_symbol_leading_char ('_')
99c513f6
DD		 2584#define elf_backend_can_gc_sections 1
2585
2586#define bfd_elf32_bfd_reloc_type_lookup rl78_reloc_type_lookup
2587#define bfd_elf32_bfd_reloc_name_lookup rl78_reloc_name_lookup
2588#define bfd_elf32_bfd_set_private_flags rl78_elf_set_private_flags
2589#define bfd_elf32_bfd_merge_private_bfd_data rl78_elf_merge_private_bfd_data
2590#define bfd_elf32_bfd_print_private_bfd_data rl78_elf_print_private_bfd_data
2591
2592#define bfd_elf32_bfd_relax_section rl78_elf_relax_section
07d6d2b8 2593#define elf_backend_check_relocs rl78_elf_check_relocs
99c513f6
DD		 2594#define elf_backend_always_size_sections \
2595 rl78_elf_always_size_sections
2596#define elf_backend_finish_dynamic_sections \
2597 rl78_elf_finish_dynamic_sections
2598
2599#include "elf32-target.h"
GDB Binutils - Deliverables
This page took 0.584622 seconds and 4 git commands to generate.