Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * processor_idle - idle state submodule to the ACPI processor driver | |
3 | * | |
4 | * Copyright (C) 2001, 2002 Andy Grover <andrew.grover@intel.com> | |
5 | * Copyright (C) 2001, 2002 Paul Diefenbaugh <paul.s.diefenbaugh@intel.com> | |
c5ab81ca | 6 | * Copyright (C) 2004, 2005 Dominik Brodowski <linux@brodo.de> |
1da177e4 LT |
7 | * Copyright (C) 2004 Anil S Keshavamurthy <anil.s.keshavamurthy@intel.com> |
8 | * - Added processor hotplug support | |
02df8b93 VP |
9 | * Copyright (C) 2005 Venkatesh Pallipadi <venkatesh.pallipadi@intel.com> |
10 | * - Added support for C3 on SMP | |
1da177e4 LT |
11 | * |
12 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
13 | * | |
14 | * This program is free software; you can redistribute it and/or modify | |
15 | * it under the terms of the GNU General Public License as published by | |
16 | * the Free Software Foundation; either version 2 of the License, or (at | |
17 | * your option) any later version. | |
18 | * | |
19 | * This program is distributed in the hope that it will be useful, but | |
20 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
21 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
22 | * General Public License for more details. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License along | |
25 | * with this program; if not, write to the Free Software Foundation, Inc., | |
26 | * 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA. | |
27 | * | |
28 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
29 | */ | |
30 | ||
31 | #include <linux/kernel.h> | |
32 | #include <linux/module.h> | |
33 | #include <linux/init.h> | |
34 | #include <linux/cpufreq.h> | |
35 | #include <linux/proc_fs.h> | |
36 | #include <linux/seq_file.h> | |
37 | #include <linux/acpi.h> | |
38 | #include <linux/dmi.h> | |
39 | #include <linux/moduleparam.h> | |
4e57b681 | 40 | #include <linux/sched.h> /* need_resched() */ |
5c87579e | 41 | #include <linux/latency.h> |
e9e2cdb4 | 42 | #include <linux/clockchips.h> |
1da177e4 | 43 | |
3434933b TG |
44 | /* |
45 | * Include the apic definitions for x86 to have the APIC timer related defines | |
46 | * available also for UP (on SMP it gets magically included via linux/smp.h). | |
47 | * asm/acpi.h is not an option, as it would require more include magic. Also | |
48 | * creating an empty asm-ia64/apic.h would just trade pest vs. cholera. | |
49 | */ | |
50 | #ifdef CONFIG_X86 | |
51 | #include <asm/apic.h> | |
52 | #endif | |
53 | ||
5c95d3f5 TG |
54 | /* |
55 | * Include the apic definitions for x86 to have the APIC timer related defines | |
56 | * available also for UP (on SMP it gets magically included via linux/smp.h). | |
57 | */ | |
58 | #ifdef CONFIG_X86 | |
59 | #include <asm/apic.h> | |
60 | #endif | |
61 | ||
1da177e4 LT |
62 | #include <asm/io.h> |
63 | #include <asm/uaccess.h> | |
64 | ||
65 | #include <acpi/acpi_bus.h> | |
66 | #include <acpi/processor.h> | |
67 | ||
68 | #define ACPI_PROCESSOR_COMPONENT 0x01000000 | |
69 | #define ACPI_PROCESSOR_CLASS "processor" | |
1da177e4 | 70 | #define _COMPONENT ACPI_PROCESSOR_COMPONENT |
f52fd66d | 71 | ACPI_MODULE_NAME("processor_idle"); |
1da177e4 | 72 | #define ACPI_PROCESSOR_FILE_POWER "power" |
1da177e4 LT |
73 | #define US_TO_PM_TIMER_TICKS(t) ((t * (PM_TIMER_FREQUENCY/1000)) / 1000) |
74 | #define C2_OVERHEAD 4 /* 1us (3.579 ticks per us) */ | |
75 | #define C3_OVERHEAD 4 /* 1us (3.579 ticks per us) */ | |
b6835052 | 76 | static void (*pm_idle_save) (void) __read_mostly; |
1da177e4 LT |
77 | module_param(max_cstate, uint, 0644); |
78 | ||
b6835052 | 79 | static unsigned int nocst __read_mostly; |
1da177e4 LT |
80 | module_param(nocst, uint, 0000); |
81 | ||
82 | /* | |
83 | * bm_history -- bit-mask with a bit per jiffy of bus-master activity | |
84 | * 1000 HZ: 0xFFFFFFFF: 32 jiffies = 32ms | |
85 | * 800 HZ: 0xFFFFFFFF: 32 jiffies = 40ms | |
86 | * 100 HZ: 0x0000000F: 4 jiffies = 40ms | |
87 | * reduce history for more aggressive entry into C3 | |
88 | */ | |
b6835052 | 89 | static unsigned int bm_history __read_mostly = |
4be44fcd | 90 | (HZ >= 800 ? 0xFFFFFFFF : ((1U << (HZ / 25)) - 1)); |
1da177e4 LT |
91 | module_param(bm_history, uint, 0644); |
92 | /* -------------------------------------------------------------------------- | |
93 | Power Management | |
94 | -------------------------------------------------------------------------- */ | |
95 | ||
96 | /* | |
97 | * IBM ThinkPad R40e crashes mysteriously when going into C2 or C3. | |
98 | * For now disable this. Probably a bug somewhere else. | |
99 | * | |
100 | * To skip this limit, boot/load with a large max_cstate limit. | |
101 | */ | |
335f16be | 102 | static int set_max_cstate(struct dmi_system_id *id) |
1da177e4 LT |
103 | { |
104 | if (max_cstate > ACPI_PROCESSOR_MAX_POWER) | |
105 | return 0; | |
106 | ||
3d35600a | 107 | printk(KERN_NOTICE PREFIX "%s detected - limiting to C%ld max_cstate." |
4be44fcd LB |
108 | " Override with \"processor.max_cstate=%d\"\n", id->ident, |
109 | (long)id->driver_data, ACPI_PROCESSOR_MAX_POWER + 1); | |
1da177e4 | 110 | |
3d35600a | 111 | max_cstate = (long)id->driver_data; |
1da177e4 LT |
112 | |
113 | return 0; | |
114 | } | |
115 | ||
7ded5689 AR |
116 | /* Actually this shouldn't be __cpuinitdata, would be better to fix the |
117 | callers to only run once -AK */ | |
118 | static struct dmi_system_id __cpuinitdata processor_power_dmi_table[] = { | |
f831335d BS |
119 | { set_max_cstate, "IBM ThinkPad R40e", { |
120 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
121 | DMI_MATCH(DMI_BIOS_VERSION,"1SET70WW")}, (void *)1}, | |
876c184b TR |
122 | { set_max_cstate, "IBM ThinkPad R40e", { |
123 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
124 | DMI_MATCH(DMI_BIOS_VERSION,"1SET60WW")}, (void *)1}, | |
125 | { set_max_cstate, "IBM ThinkPad R40e", { | |
126 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
127 | DMI_MATCH(DMI_BIOS_VERSION,"1SET43WW") }, (void*)1}, | |
128 | { set_max_cstate, "IBM ThinkPad R40e", { | |
129 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
130 | DMI_MATCH(DMI_BIOS_VERSION,"1SET45WW") }, (void*)1}, | |
131 | { set_max_cstate, "IBM ThinkPad R40e", { | |
132 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
133 | DMI_MATCH(DMI_BIOS_VERSION,"1SET47WW") }, (void*)1}, | |
134 | { set_max_cstate, "IBM ThinkPad R40e", { | |
135 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
136 | DMI_MATCH(DMI_BIOS_VERSION,"1SET50WW") }, (void*)1}, | |
137 | { set_max_cstate, "IBM ThinkPad R40e", { | |
138 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
139 | DMI_MATCH(DMI_BIOS_VERSION,"1SET52WW") }, (void*)1}, | |
140 | { set_max_cstate, "IBM ThinkPad R40e", { | |
141 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
142 | DMI_MATCH(DMI_BIOS_VERSION,"1SET55WW") }, (void*)1}, | |
143 | { set_max_cstate, "IBM ThinkPad R40e", { | |
144 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
145 | DMI_MATCH(DMI_BIOS_VERSION,"1SET56WW") }, (void*)1}, | |
146 | { set_max_cstate, "IBM ThinkPad R40e", { | |
147 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
148 | DMI_MATCH(DMI_BIOS_VERSION,"1SET59WW") }, (void*)1}, | |
149 | { set_max_cstate, "IBM ThinkPad R40e", { | |
150 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
151 | DMI_MATCH(DMI_BIOS_VERSION,"1SET60WW") }, (void*)1}, | |
152 | { set_max_cstate, "IBM ThinkPad R40e", { | |
153 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
154 | DMI_MATCH(DMI_BIOS_VERSION,"1SET61WW") }, (void*)1}, | |
155 | { set_max_cstate, "IBM ThinkPad R40e", { | |
156 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
157 | DMI_MATCH(DMI_BIOS_VERSION,"1SET62WW") }, (void*)1}, | |
158 | { set_max_cstate, "IBM ThinkPad R40e", { | |
159 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
160 | DMI_MATCH(DMI_BIOS_VERSION,"1SET64WW") }, (void*)1}, | |
161 | { set_max_cstate, "IBM ThinkPad R40e", { | |
162 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
163 | DMI_MATCH(DMI_BIOS_VERSION,"1SET65WW") }, (void*)1}, | |
164 | { set_max_cstate, "IBM ThinkPad R40e", { | |
165 | DMI_MATCH(DMI_BIOS_VENDOR,"IBM"), | |
166 | DMI_MATCH(DMI_BIOS_VERSION,"1SET68WW") }, (void*)1}, | |
167 | { set_max_cstate, "Medion 41700", { | |
168 | DMI_MATCH(DMI_BIOS_VENDOR,"Phoenix Technologies LTD"), | |
169 | DMI_MATCH(DMI_BIOS_VERSION,"R01-A1J")}, (void *)1}, | |
170 | { set_max_cstate, "Clevo 5600D", { | |
171 | DMI_MATCH(DMI_BIOS_VENDOR,"Phoenix Technologies LTD"), | |
172 | DMI_MATCH(DMI_BIOS_VERSION,"SHE845M0.86C.0013.D.0302131307")}, | |
4be44fcd | 173 | (void *)2}, |
1da177e4 LT |
174 | {}, |
175 | }; | |
176 | ||
4be44fcd | 177 | static inline u32 ticks_elapsed(u32 t1, u32 t2) |
1da177e4 LT |
178 | { |
179 | if (t2 >= t1) | |
180 | return (t2 - t1); | |
cee324b1 | 181 | else if (!(acpi_gbl_FADT.flags & ACPI_FADT_32BIT_TIMER)) |
1da177e4 LT |
182 | return (((0x00FFFFFF - t1) + t2) & 0x00FFFFFF); |
183 | else | |
184 | return ((0xFFFFFFFF - t1) + t2); | |
185 | } | |
186 | ||
1da177e4 | 187 | static void |
4be44fcd LB |
188 | acpi_processor_power_activate(struct acpi_processor *pr, |
189 | struct acpi_processor_cx *new) | |
1da177e4 | 190 | { |
4be44fcd | 191 | struct acpi_processor_cx *old; |
1da177e4 LT |
192 | |
193 | if (!pr || !new) | |
194 | return; | |
195 | ||
196 | old = pr->power.state; | |
197 | ||
198 | if (old) | |
199 | old->promotion.count = 0; | |
4be44fcd | 200 | new->demotion.count = 0; |
1da177e4 LT |
201 | |
202 | /* Cleanup from old state. */ | |
203 | if (old) { | |
204 | switch (old->type) { | |
205 | case ACPI_STATE_C3: | |
206 | /* Disable bus master reload */ | |
02df8b93 | 207 | if (new->type != ACPI_STATE_C3 && pr->flags.bm_check) |
d8c71b6d | 208 | acpi_set_register(ACPI_BITREG_BUS_MASTER_RLD, 0); |
1da177e4 LT |
209 | break; |
210 | } | |
211 | } | |
212 | ||
213 | /* Prepare to use new state. */ | |
214 | switch (new->type) { | |
215 | case ACPI_STATE_C3: | |
216 | /* Enable bus master reload */ | |
02df8b93 | 217 | if (old->type != ACPI_STATE_C3 && pr->flags.bm_check) |
d8c71b6d | 218 | acpi_set_register(ACPI_BITREG_BUS_MASTER_RLD, 1); |
1da177e4 LT |
219 | break; |
220 | } | |
221 | ||
222 | pr->power.state = new; | |
223 | ||
224 | return; | |
225 | } | |
226 | ||
64c7c8f8 NP |
227 | static void acpi_safe_halt(void) |
228 | { | |
495ab9c0 | 229 | current_thread_info()->status &= ~TS_POLLING; |
0888f06a IM |
230 | /* |
231 | * TS_POLLING-cleared state must be visible before we | |
232 | * test NEED_RESCHED: | |
233 | */ | |
234 | smp_mb(); | |
64c7c8f8 NP |
235 | if (!need_resched()) |
236 | safe_halt(); | |
495ab9c0 | 237 | current_thread_info()->status |= TS_POLLING; |
64c7c8f8 NP |
238 | } |
239 | ||
4be44fcd | 240 | static atomic_t c3_cpu_count; |
1da177e4 | 241 | |
991528d7 VP |
242 | /* Common C-state entry for C2, C3, .. */ |
243 | static void acpi_cstate_enter(struct acpi_processor_cx *cstate) | |
244 | { | |
245 | if (cstate->space_id == ACPI_CSTATE_FFH) { | |
246 | /* Call into architectural FFH based C-state */ | |
247 | acpi_processor_ffh_cstate_enter(cstate); | |
248 | } else { | |
249 | int unused; | |
250 | /* IO port based C-state */ | |
251 | inb(cstate->address); | |
252 | /* Dummy wait op - must do something useless after P_LVL2 read | |
253 | because chipsets cannot guarantee that STPCLK# signal | |
254 | gets asserted in time to freeze execution properly. */ | |
cee324b1 | 255 | unused = inl(acpi_gbl_FADT.xpm_timer_block.address); |
991528d7 VP |
256 | } |
257 | } | |
258 | ||
169a0abb TG |
259 | #ifdef ARCH_APICTIMER_STOPS_ON_C3 |
260 | ||
261 | /* | |
262 | * Some BIOS implementations switch to C3 in the published C2 state. | |
296d93cd LT |
263 | * This seems to be a common problem on AMD boxen, but other vendors |
264 | * are affected too. We pick the most conservative approach: we assume | |
265 | * that the local APIC stops in both C2 and C3. | |
169a0abb TG |
266 | */ |
267 | static void acpi_timer_check_state(int state, struct acpi_processor *pr, | |
268 | struct acpi_processor_cx *cx) | |
269 | { | |
270 | struct acpi_processor_power *pwr = &pr->power; | |
e585bef8 | 271 | u8 type = local_apic_timer_c2_ok ? ACPI_STATE_C3 : ACPI_STATE_C2; |
169a0abb TG |
272 | |
273 | /* | |
274 | * Check, if one of the previous states already marked the lapic | |
275 | * unstable | |
276 | */ | |
277 | if (pwr->timer_broadcast_on_state < state) | |
278 | return; | |
279 | ||
e585bef8 | 280 | if (cx->type >= type) |
296d93cd | 281 | pr->power.timer_broadcast_on_state = state; |
169a0abb TG |
282 | } |
283 | ||
284 | static void acpi_propagate_timer_broadcast(struct acpi_processor *pr) | |
285 | { | |
e9e2cdb4 TG |
286 | #ifdef CONFIG_GENERIC_CLOCKEVENTS |
287 | unsigned long reason; | |
288 | ||
289 | reason = pr->power.timer_broadcast_on_state < INT_MAX ? | |
290 | CLOCK_EVT_NOTIFY_BROADCAST_ON : CLOCK_EVT_NOTIFY_BROADCAST_OFF; | |
291 | ||
292 | clockevents_notify(reason, &pr->id); | |
293 | #else | |
169a0abb TG |
294 | cpumask_t mask = cpumask_of_cpu(pr->id); |
295 | ||
296d93cd | 296 | if (pr->power.timer_broadcast_on_state < INT_MAX) |
169a0abb | 297 | on_each_cpu(switch_APIC_timer_to_ipi, &mask, 1, 1); |
296d93cd | 298 | else |
169a0abb | 299 | on_each_cpu(switch_ipi_to_APIC_timer, &mask, 1, 1); |
e9e2cdb4 TG |
300 | #endif |
301 | } | |
302 | ||
303 | /* Power(C) State timer broadcast control */ | |
304 | static void acpi_state_timer_broadcast(struct acpi_processor *pr, | |
305 | struct acpi_processor_cx *cx, | |
306 | int broadcast) | |
307 | { | |
308 | #ifdef CONFIG_GENERIC_CLOCKEVENTS | |
309 | ||
310 | int state = cx - pr->power.states; | |
311 | ||
312 | if (state >= pr->power.timer_broadcast_on_state) { | |
313 | unsigned long reason; | |
314 | ||
315 | reason = broadcast ? CLOCK_EVT_NOTIFY_BROADCAST_ENTER : | |
316 | CLOCK_EVT_NOTIFY_BROADCAST_EXIT; | |
317 | clockevents_notify(reason, &pr->id); | |
318 | } | |
319 | #endif | |
169a0abb TG |
320 | } |
321 | ||
322 | #else | |
323 | ||
324 | static void acpi_timer_check_state(int state, struct acpi_processor *pr, | |
325 | struct acpi_processor_cx *cstate) { } | |
326 | static void acpi_propagate_timer_broadcast(struct acpi_processor *pr) { } | |
e9e2cdb4 TG |
327 | static void acpi_state_timer_broadcast(struct acpi_processor *pr, |
328 | struct acpi_processor_cx *cx, | |
329 | int broadcast) | |
330 | { | |
331 | } | |
169a0abb TG |
332 | |
333 | #endif | |
334 | ||
4be44fcd | 335 | static void acpi_processor_idle(void) |
1da177e4 | 336 | { |
4be44fcd | 337 | struct acpi_processor *pr = NULL; |
1da177e4 LT |
338 | struct acpi_processor_cx *cx = NULL; |
339 | struct acpi_processor_cx *next_state = NULL; | |
4be44fcd LB |
340 | int sleep_ticks = 0; |
341 | u32 t1, t2 = 0; | |
1da177e4 | 342 | |
64c7c8f8 | 343 | pr = processors[smp_processor_id()]; |
1da177e4 LT |
344 | if (!pr) |
345 | return; | |
346 | ||
347 | /* | |
348 | * Interrupts must be disabled during bus mastering calculations and | |
349 | * for C2/C3 transitions. | |
350 | */ | |
351 | local_irq_disable(); | |
352 | ||
353 | /* | |
354 | * Check whether we truly need to go idle, or should | |
355 | * reschedule: | |
356 | */ | |
357 | if (unlikely(need_resched())) { | |
358 | local_irq_enable(); | |
359 | return; | |
360 | } | |
361 | ||
362 | cx = pr->power.state; | |
64c7c8f8 NP |
363 | if (!cx) { |
364 | if (pm_idle_save) | |
365 | pm_idle_save(); | |
366 | else | |
367 | acpi_safe_halt(); | |
368 | return; | |
369 | } | |
1da177e4 LT |
370 | |
371 | /* | |
372 | * Check BM Activity | |
373 | * ----------------- | |
374 | * Check for bus mastering activity (if required), record, and check | |
375 | * for demotion. | |
376 | */ | |
377 | if (pr->flags.bm_check) { | |
4be44fcd LB |
378 | u32 bm_status = 0; |
379 | unsigned long diff = jiffies - pr->power.bm_check_timestamp; | |
1da177e4 | 380 | |
c5ab81ca DB |
381 | if (diff > 31) |
382 | diff = 31; | |
1da177e4 | 383 | |
c5ab81ca | 384 | pr->power.bm_activity <<= diff; |
1da177e4 | 385 | |
d8c71b6d | 386 | acpi_get_register(ACPI_BITREG_BUS_MASTER_STATUS, &bm_status); |
1da177e4 | 387 | if (bm_status) { |
c5ab81ca | 388 | pr->power.bm_activity |= 0x1; |
d8c71b6d | 389 | acpi_set_register(ACPI_BITREG_BUS_MASTER_STATUS, 1); |
1da177e4 LT |
390 | } |
391 | /* | |
392 | * PIIX4 Erratum #18: Note that BM_STS doesn't always reflect | |
393 | * the true state of bus mastering activity; forcing us to | |
394 | * manually check the BMIDEA bit of each IDE channel. | |
395 | */ | |
396 | else if (errata.piix4.bmisx) { | |
397 | if ((inb_p(errata.piix4.bmisx + 0x02) & 0x01) | |
4be44fcd | 398 | || (inb_p(errata.piix4.bmisx + 0x0A) & 0x01)) |
c5ab81ca | 399 | pr->power.bm_activity |= 0x1; |
1da177e4 LT |
400 | } |
401 | ||
402 | pr->power.bm_check_timestamp = jiffies; | |
403 | ||
404 | /* | |
c4a001b1 | 405 | * If bus mastering is or was active this jiffy, demote |
1da177e4 LT |
406 | * to avoid a faulty transition. Note that the processor |
407 | * won't enter a low-power state during this call (to this | |
c4a001b1 | 408 | * function) but should upon the next. |
1da177e4 LT |
409 | * |
410 | * TBD: A better policy might be to fallback to the demotion | |
411 | * state (use it for this quantum only) istead of | |
412 | * demoting -- and rely on duration as our sole demotion | |
413 | * qualification. This may, however, introduce DMA | |
414 | * issues (e.g. floppy DMA transfer overrun/underrun). | |
415 | */ | |
c4a001b1 DB |
416 | if ((pr->power.bm_activity & 0x1) && |
417 | cx->demotion.threshold.bm) { | |
1da177e4 LT |
418 | local_irq_enable(); |
419 | next_state = cx->demotion.state; | |
420 | goto end; | |
421 | } | |
422 | } | |
423 | ||
4c033552 VP |
424 | #ifdef CONFIG_HOTPLUG_CPU |
425 | /* | |
426 | * Check for P_LVL2_UP flag before entering C2 and above on | |
427 | * an SMP system. We do it here instead of doing it at _CST/P_LVL | |
428 | * detection phase, to work cleanly with logical CPU hotplug. | |
429 | */ | |
430 | if ((cx->type != ACPI_STATE_C1) && (num_online_cpus() > 1) && | |
cee324b1 | 431 | !pr->flags.has_cst && !(acpi_gbl_FADT.flags & ACPI_FADT_C2_MP_SUPPORTED)) |
1e483969 | 432 | cx = &pr->power.states[ACPI_STATE_C1]; |
4c033552 | 433 | #endif |
1e483969 | 434 | |
1da177e4 LT |
435 | /* |
436 | * Sleep: | |
437 | * ------ | |
438 | * Invoke the current Cx state to put the processor to sleep. | |
439 | */ | |
2a298a35 | 440 | if (cx->type == ACPI_STATE_C2 || cx->type == ACPI_STATE_C3) { |
495ab9c0 | 441 | current_thread_info()->status &= ~TS_POLLING; |
0888f06a IM |
442 | /* |
443 | * TS_POLLING-cleared state must be visible before we | |
444 | * test NEED_RESCHED: | |
445 | */ | |
446 | smp_mb(); | |
2a298a35 | 447 | if (need_resched()) { |
495ab9c0 | 448 | current_thread_info()->status |= TS_POLLING; |
af2eb17b | 449 | local_irq_enable(); |
2a298a35 NP |
450 | return; |
451 | } | |
452 | } | |
453 | ||
1da177e4 LT |
454 | switch (cx->type) { |
455 | ||
456 | case ACPI_STATE_C1: | |
457 | /* | |
458 | * Invoke C1. | |
459 | * Use the appropriate idle routine, the one that would | |
460 | * be used without acpi C-states. | |
461 | */ | |
462 | if (pm_idle_save) | |
463 | pm_idle_save(); | |
464 | else | |
64c7c8f8 NP |
465 | acpi_safe_halt(); |
466 | ||
1da177e4 | 467 | /* |
4be44fcd | 468 | * TBD: Can't get time duration while in C1, as resumes |
1da177e4 LT |
469 | * go to an ISR rather than here. Need to instrument |
470 | * base interrupt handler. | |
471 | */ | |
472 | sleep_ticks = 0xFFFFFFFF; | |
473 | break; | |
474 | ||
475 | case ACPI_STATE_C2: | |
476 | /* Get start time (ticks) */ | |
cee324b1 | 477 | t1 = inl(acpi_gbl_FADT.xpm_timer_block.address); |
1da177e4 | 478 | /* Invoke C2 */ |
e9e2cdb4 | 479 | acpi_state_timer_broadcast(pr, cx, 1); |
991528d7 | 480 | acpi_cstate_enter(cx); |
1da177e4 | 481 | /* Get end time (ticks) */ |
cee324b1 | 482 | t2 = inl(acpi_gbl_FADT.xpm_timer_block.address); |
539eb11e | 483 | |
484 | #ifdef CONFIG_GENERIC_TIME | |
485 | /* TSC halts in C2, so notify users */ | |
486 | mark_tsc_unstable(); | |
487 | #endif | |
1da177e4 LT |
488 | /* Re-enable interrupts */ |
489 | local_irq_enable(); | |
495ab9c0 | 490 | current_thread_info()->status |= TS_POLLING; |
1da177e4 | 491 | /* Compute time (ticks) that we were actually asleep */ |
4be44fcd LB |
492 | sleep_ticks = |
493 | ticks_elapsed(t1, t2) - cx->latency_ticks - C2_OVERHEAD; | |
e9e2cdb4 | 494 | acpi_state_timer_broadcast(pr, cx, 0); |
1da177e4 LT |
495 | break; |
496 | ||
497 | case ACPI_STATE_C3: | |
4be44fcd | 498 | |
02df8b93 VP |
499 | if (pr->flags.bm_check) { |
500 | if (atomic_inc_return(&c3_cpu_count) == | |
4be44fcd | 501 | num_online_cpus()) { |
02df8b93 VP |
502 | /* |
503 | * All CPUs are trying to go to C3 | |
504 | * Disable bus master arbitration | |
505 | */ | |
d8c71b6d | 506 | acpi_set_register(ACPI_BITREG_ARB_DISABLE, 1); |
02df8b93 VP |
507 | } |
508 | } else { | |
509 | /* SMP with no shared cache... Invalidate cache */ | |
510 | ACPI_FLUSH_CPU_CACHE(); | |
511 | } | |
4be44fcd | 512 | |
1da177e4 | 513 | /* Get start time (ticks) */ |
cee324b1 | 514 | t1 = inl(acpi_gbl_FADT.xpm_timer_block.address); |
1da177e4 | 515 | /* Invoke C3 */ |
e9e2cdb4 | 516 | acpi_state_timer_broadcast(pr, cx, 1); |
991528d7 | 517 | acpi_cstate_enter(cx); |
1da177e4 | 518 | /* Get end time (ticks) */ |
cee324b1 | 519 | t2 = inl(acpi_gbl_FADT.xpm_timer_block.address); |
02df8b93 VP |
520 | if (pr->flags.bm_check) { |
521 | /* Enable bus master arbitration */ | |
522 | atomic_dec(&c3_cpu_count); | |
d8c71b6d | 523 | acpi_set_register(ACPI_BITREG_ARB_DISABLE, 0); |
02df8b93 VP |
524 | } |
525 | ||
539eb11e | 526 | #ifdef CONFIG_GENERIC_TIME |
527 | /* TSC halts in C3, so notify users */ | |
528 | mark_tsc_unstable(); | |
529 | #endif | |
1da177e4 LT |
530 | /* Re-enable interrupts */ |
531 | local_irq_enable(); | |
495ab9c0 | 532 | current_thread_info()->status |= TS_POLLING; |
1da177e4 | 533 | /* Compute time (ticks) that we were actually asleep */ |
4be44fcd LB |
534 | sleep_ticks = |
535 | ticks_elapsed(t1, t2) - cx->latency_ticks - C3_OVERHEAD; | |
e9e2cdb4 | 536 | acpi_state_timer_broadcast(pr, cx, 0); |
1da177e4 LT |
537 | break; |
538 | ||
539 | default: | |
540 | local_irq_enable(); | |
541 | return; | |
542 | } | |
a3c6598f DB |
543 | cx->usage++; |
544 | if ((cx->type != ACPI_STATE_C1) && (sleep_ticks > 0)) | |
545 | cx->time += sleep_ticks; | |
1da177e4 LT |
546 | |
547 | next_state = pr->power.state; | |
548 | ||
1e483969 DSL |
549 | #ifdef CONFIG_HOTPLUG_CPU |
550 | /* Don't do promotion/demotion */ | |
551 | if ((cx->type == ACPI_STATE_C1) && (num_online_cpus() > 1) && | |
cee324b1 | 552 | !pr->flags.has_cst && !(acpi_gbl_FADT.flags & ACPI_FADT_C2_MP_SUPPORTED)) { |
1e483969 DSL |
553 | next_state = cx; |
554 | goto end; | |
555 | } | |
556 | #endif | |
557 | ||
1da177e4 LT |
558 | /* |
559 | * Promotion? | |
560 | * ---------- | |
561 | * Track the number of longs (time asleep is greater than threshold) | |
562 | * and promote when the count threshold is reached. Note that bus | |
563 | * mastering activity may prevent promotions. | |
564 | * Do not promote above max_cstate. | |
565 | */ | |
566 | if (cx->promotion.state && | |
567 | ((cx->promotion.state - pr->power.states) <= max_cstate)) { | |
5c87579e AV |
568 | if (sleep_ticks > cx->promotion.threshold.ticks && |
569 | cx->promotion.state->latency <= system_latency_constraint()) { | |
1da177e4 | 570 | cx->promotion.count++; |
4be44fcd LB |
571 | cx->demotion.count = 0; |
572 | if (cx->promotion.count >= | |
573 | cx->promotion.threshold.count) { | |
1da177e4 | 574 | if (pr->flags.bm_check) { |
4be44fcd LB |
575 | if (! |
576 | (pr->power.bm_activity & cx-> | |
577 | promotion.threshold.bm)) { | |
578 | next_state = | |
579 | cx->promotion.state; | |
1da177e4 LT |
580 | goto end; |
581 | } | |
4be44fcd | 582 | } else { |
1da177e4 LT |
583 | next_state = cx->promotion.state; |
584 | goto end; | |
585 | } | |
586 | } | |
587 | } | |
588 | } | |
589 | ||
590 | /* | |
591 | * Demotion? | |
592 | * --------- | |
593 | * Track the number of shorts (time asleep is less than time threshold) | |
594 | * and demote when the usage threshold is reached. | |
595 | */ | |
596 | if (cx->demotion.state) { | |
597 | if (sleep_ticks < cx->demotion.threshold.ticks) { | |
598 | cx->demotion.count++; | |
599 | cx->promotion.count = 0; | |
600 | if (cx->demotion.count >= cx->demotion.threshold.count) { | |
601 | next_state = cx->demotion.state; | |
602 | goto end; | |
603 | } | |
604 | } | |
605 | } | |
606 | ||
4be44fcd | 607 | end: |
1da177e4 LT |
608 | /* |
609 | * Demote if current state exceeds max_cstate | |
5c87579e | 610 | * or if the latency of the current state is unacceptable |
1da177e4 | 611 | */ |
5c87579e AV |
612 | if ((pr->power.state - pr->power.states) > max_cstate || |
613 | pr->power.state->latency > system_latency_constraint()) { | |
1da177e4 LT |
614 | if (cx->demotion.state) |
615 | next_state = cx->demotion.state; | |
616 | } | |
617 | ||
618 | /* | |
619 | * New Cx State? | |
620 | * ------------- | |
621 | * If we're going to start using a new Cx state we must clean up | |
622 | * from the previous and prepare to use the new. | |
623 | */ | |
624 | if (next_state != pr->power.state) | |
625 | acpi_processor_power_activate(pr, next_state); | |
1da177e4 LT |
626 | } |
627 | ||
4be44fcd | 628 | static int acpi_processor_set_power_policy(struct acpi_processor *pr) |
1da177e4 LT |
629 | { |
630 | unsigned int i; | |
631 | unsigned int state_is_set = 0; | |
632 | struct acpi_processor_cx *lower = NULL; | |
633 | struct acpi_processor_cx *higher = NULL; | |
634 | struct acpi_processor_cx *cx; | |
635 | ||
1da177e4 LT |
636 | |
637 | if (!pr) | |
d550d98d | 638 | return -EINVAL; |
1da177e4 LT |
639 | |
640 | /* | |
641 | * This function sets the default Cx state policy (OS idle handler). | |
642 | * Our scheme is to promote quickly to C2 but more conservatively | |
643 | * to C3. We're favoring C2 for its characteristics of low latency | |
644 | * (quick response), good power savings, and ability to allow bus | |
645 | * mastering activity. Note that the Cx state policy is completely | |
646 | * customizable and can be altered dynamically. | |
647 | */ | |
648 | ||
649 | /* startup state */ | |
4be44fcd | 650 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER; i++) { |
1da177e4 LT |
651 | cx = &pr->power.states[i]; |
652 | if (!cx->valid) | |
653 | continue; | |
654 | ||
655 | if (!state_is_set) | |
656 | pr->power.state = cx; | |
657 | state_is_set++; | |
658 | break; | |
4be44fcd | 659 | } |
1da177e4 LT |
660 | |
661 | if (!state_is_set) | |
d550d98d | 662 | return -ENODEV; |
1da177e4 LT |
663 | |
664 | /* demotion */ | |
4be44fcd | 665 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER; i++) { |
1da177e4 LT |
666 | cx = &pr->power.states[i]; |
667 | if (!cx->valid) | |
668 | continue; | |
669 | ||
670 | if (lower) { | |
671 | cx->demotion.state = lower; | |
672 | cx->demotion.threshold.ticks = cx->latency_ticks; | |
673 | cx->demotion.threshold.count = 1; | |
674 | if (cx->type == ACPI_STATE_C3) | |
675 | cx->demotion.threshold.bm = bm_history; | |
676 | } | |
677 | ||
678 | lower = cx; | |
679 | } | |
680 | ||
681 | /* promotion */ | |
682 | for (i = (ACPI_PROCESSOR_MAX_POWER - 1); i > 0; i--) { | |
683 | cx = &pr->power.states[i]; | |
684 | if (!cx->valid) | |
685 | continue; | |
686 | ||
687 | if (higher) { | |
4be44fcd | 688 | cx->promotion.state = higher; |
1da177e4 LT |
689 | cx->promotion.threshold.ticks = cx->latency_ticks; |
690 | if (cx->type >= ACPI_STATE_C2) | |
691 | cx->promotion.threshold.count = 4; | |
692 | else | |
693 | cx->promotion.threshold.count = 10; | |
694 | if (higher->type == ACPI_STATE_C3) | |
695 | cx->promotion.threshold.bm = bm_history; | |
696 | } | |
697 | ||
698 | higher = cx; | |
699 | } | |
700 | ||
d550d98d | 701 | return 0; |
1da177e4 LT |
702 | } |
703 | ||
4be44fcd | 704 | static int acpi_processor_get_power_info_fadt(struct acpi_processor *pr) |
1da177e4 | 705 | { |
1da177e4 LT |
706 | |
707 | if (!pr) | |
d550d98d | 708 | return -EINVAL; |
1da177e4 LT |
709 | |
710 | if (!pr->pblk) | |
d550d98d | 711 | return -ENODEV; |
1da177e4 | 712 | |
1da177e4 | 713 | /* if info is obtained from pblk/fadt, type equals state */ |
1da177e4 LT |
714 | pr->power.states[ACPI_STATE_C2].type = ACPI_STATE_C2; |
715 | pr->power.states[ACPI_STATE_C3].type = ACPI_STATE_C3; | |
716 | ||
4c033552 VP |
717 | #ifndef CONFIG_HOTPLUG_CPU |
718 | /* | |
719 | * Check for P_LVL2_UP flag before entering C2 and above on | |
720 | * an SMP system. | |
721 | */ | |
ad71860a | 722 | if ((num_online_cpus() > 1) && |
cee324b1 | 723 | !(acpi_gbl_FADT.flags & ACPI_FADT_C2_MP_SUPPORTED)) |
d550d98d | 724 | return -ENODEV; |
4c033552 VP |
725 | #endif |
726 | ||
1da177e4 LT |
727 | /* determine C2 and C3 address from pblk */ |
728 | pr->power.states[ACPI_STATE_C2].address = pr->pblk + 4; | |
729 | pr->power.states[ACPI_STATE_C3].address = pr->pblk + 5; | |
730 | ||
731 | /* determine latencies from FADT */ | |
cee324b1 AS |
732 | pr->power.states[ACPI_STATE_C2].latency = acpi_gbl_FADT.C2latency; |
733 | pr->power.states[ACPI_STATE_C3].latency = acpi_gbl_FADT.C3latency; | |
1da177e4 LT |
734 | |
735 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
736 | "lvl2[0x%08x] lvl3[0x%08x]\n", | |
737 | pr->power.states[ACPI_STATE_C2].address, | |
738 | pr->power.states[ACPI_STATE_C3].address)); | |
739 | ||
d550d98d | 740 | return 0; |
1da177e4 LT |
741 | } |
742 | ||
991528d7 | 743 | static int acpi_processor_get_power_info_default(struct acpi_processor *pr) |
acf05f4b | 744 | { |
991528d7 VP |
745 | if (!pr->power.states[ACPI_STATE_C1].valid) { |
746 | /* set the first C-State to C1 */ | |
747 | /* all processors need to support C1 */ | |
748 | pr->power.states[ACPI_STATE_C1].type = ACPI_STATE_C1; | |
749 | pr->power.states[ACPI_STATE_C1].valid = 1; | |
750 | } | |
751 | /* the C0 state only exists as a filler in our array */ | |
acf05f4b | 752 | pr->power.states[ACPI_STATE_C0].valid = 1; |
d550d98d | 753 | return 0; |
acf05f4b VP |
754 | } |
755 | ||
4be44fcd | 756 | static int acpi_processor_get_power_info_cst(struct acpi_processor *pr) |
1da177e4 | 757 | { |
4be44fcd LB |
758 | acpi_status status = 0; |
759 | acpi_integer count; | |
cf824788 | 760 | int current_count; |
4be44fcd LB |
761 | int i; |
762 | struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL }; | |
763 | union acpi_object *cst; | |
1da177e4 | 764 | |
1da177e4 | 765 | |
1da177e4 | 766 | if (nocst) |
d550d98d | 767 | return -ENODEV; |
1da177e4 | 768 | |
991528d7 | 769 | current_count = 0; |
1da177e4 LT |
770 | |
771 | status = acpi_evaluate_object(pr->handle, "_CST", NULL, &buffer); | |
772 | if (ACPI_FAILURE(status)) { | |
773 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, "No _CST, giving up\n")); | |
d550d98d | 774 | return -ENODEV; |
4be44fcd | 775 | } |
1da177e4 | 776 | |
50dd0969 | 777 | cst = buffer.pointer; |
1da177e4 LT |
778 | |
779 | /* There must be at least 2 elements */ | |
780 | if (!cst || (cst->type != ACPI_TYPE_PACKAGE) || cst->package.count < 2) { | |
6468463a | 781 | printk(KERN_ERR PREFIX "not enough elements in _CST\n"); |
1da177e4 LT |
782 | status = -EFAULT; |
783 | goto end; | |
784 | } | |
785 | ||
786 | count = cst->package.elements[0].integer.value; | |
787 | ||
788 | /* Validate number of power states. */ | |
789 | if (count < 1 || count != cst->package.count - 1) { | |
6468463a | 790 | printk(KERN_ERR PREFIX "count given by _CST is not valid\n"); |
1da177e4 LT |
791 | status = -EFAULT; |
792 | goto end; | |
793 | } | |
794 | ||
1da177e4 LT |
795 | /* Tell driver that at least _CST is supported. */ |
796 | pr->flags.has_cst = 1; | |
797 | ||
798 | for (i = 1; i <= count; i++) { | |
799 | union acpi_object *element; | |
800 | union acpi_object *obj; | |
801 | struct acpi_power_register *reg; | |
802 | struct acpi_processor_cx cx; | |
803 | ||
804 | memset(&cx, 0, sizeof(cx)); | |
805 | ||
50dd0969 | 806 | element = &(cst->package.elements[i]); |
1da177e4 LT |
807 | if (element->type != ACPI_TYPE_PACKAGE) |
808 | continue; | |
809 | ||
810 | if (element->package.count != 4) | |
811 | continue; | |
812 | ||
50dd0969 | 813 | obj = &(element->package.elements[0]); |
1da177e4 LT |
814 | |
815 | if (obj->type != ACPI_TYPE_BUFFER) | |
816 | continue; | |
817 | ||
4be44fcd | 818 | reg = (struct acpi_power_register *)obj->buffer.pointer; |
1da177e4 LT |
819 | |
820 | if (reg->space_id != ACPI_ADR_SPACE_SYSTEM_IO && | |
4be44fcd | 821 | (reg->space_id != ACPI_ADR_SPACE_FIXED_HARDWARE)) |
1da177e4 LT |
822 | continue; |
823 | ||
1da177e4 | 824 | /* There should be an easy way to extract an integer... */ |
50dd0969 | 825 | obj = &(element->package.elements[1]); |
1da177e4 LT |
826 | if (obj->type != ACPI_TYPE_INTEGER) |
827 | continue; | |
828 | ||
829 | cx.type = obj->integer.value; | |
991528d7 VP |
830 | /* |
831 | * Some buggy BIOSes won't list C1 in _CST - | |
832 | * Let acpi_processor_get_power_info_default() handle them later | |
833 | */ | |
834 | if (i == 1 && cx.type != ACPI_STATE_C1) | |
835 | current_count++; | |
836 | ||
837 | cx.address = reg->address; | |
838 | cx.index = current_count + 1; | |
839 | ||
840 | cx.space_id = ACPI_CSTATE_SYSTEMIO; | |
841 | if (reg->space_id == ACPI_ADR_SPACE_FIXED_HARDWARE) { | |
842 | if (acpi_processor_ffh_cstate_probe | |
843 | (pr->id, &cx, reg) == 0) { | |
844 | cx.space_id = ACPI_CSTATE_FFH; | |
845 | } else if (cx.type != ACPI_STATE_C1) { | |
846 | /* | |
847 | * C1 is a special case where FIXED_HARDWARE | |
848 | * can be handled in non-MWAIT way as well. | |
849 | * In that case, save this _CST entry info. | |
850 | * That is, we retain space_id of SYSTEM_IO for | |
851 | * halt based C1. | |
852 | * Otherwise, ignore this info and continue. | |
853 | */ | |
854 | continue; | |
855 | } | |
856 | } | |
1da177e4 | 857 | |
50dd0969 | 858 | obj = &(element->package.elements[2]); |
1da177e4 LT |
859 | if (obj->type != ACPI_TYPE_INTEGER) |
860 | continue; | |
861 | ||
862 | cx.latency = obj->integer.value; | |
863 | ||
50dd0969 | 864 | obj = &(element->package.elements[3]); |
1da177e4 LT |
865 | if (obj->type != ACPI_TYPE_INTEGER) |
866 | continue; | |
867 | ||
868 | cx.power = obj->integer.value; | |
869 | ||
cf824788 JM |
870 | current_count++; |
871 | memcpy(&(pr->power.states[current_count]), &cx, sizeof(cx)); | |
872 | ||
873 | /* | |
874 | * We support total ACPI_PROCESSOR_MAX_POWER - 1 | |
875 | * (From 1 through ACPI_PROCESSOR_MAX_POWER - 1) | |
876 | */ | |
877 | if (current_count >= (ACPI_PROCESSOR_MAX_POWER - 1)) { | |
878 | printk(KERN_WARNING | |
879 | "Limiting number of power states to max (%d)\n", | |
880 | ACPI_PROCESSOR_MAX_POWER); | |
881 | printk(KERN_WARNING | |
882 | "Please increase ACPI_PROCESSOR_MAX_POWER if needed.\n"); | |
883 | break; | |
884 | } | |
1da177e4 LT |
885 | } |
886 | ||
4be44fcd | 887 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, "Found %d power states\n", |
cf824788 | 888 | current_count)); |
1da177e4 LT |
889 | |
890 | /* Validate number of power states discovered */ | |
cf824788 | 891 | if (current_count < 2) |
6d93c648 | 892 | status = -EFAULT; |
1da177e4 | 893 | |
4be44fcd | 894 | end: |
02438d87 | 895 | kfree(buffer.pointer); |
1da177e4 | 896 | |
d550d98d | 897 | return status; |
1da177e4 LT |
898 | } |
899 | ||
1da177e4 LT |
900 | static void acpi_processor_power_verify_c2(struct acpi_processor_cx *cx) |
901 | { | |
1da177e4 LT |
902 | |
903 | if (!cx->address) | |
d550d98d | 904 | return; |
1da177e4 LT |
905 | |
906 | /* | |
907 | * C2 latency must be less than or equal to 100 | |
908 | * microseconds. | |
909 | */ | |
910 | else if (cx->latency > ACPI_PROCESSOR_MAX_C2_LATENCY) { | |
911 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
4be44fcd | 912 | "latency too large [%d]\n", cx->latency)); |
d550d98d | 913 | return; |
1da177e4 LT |
914 | } |
915 | ||
1da177e4 LT |
916 | /* |
917 | * Otherwise we've met all of our C2 requirements. | |
918 | * Normalize the C2 latency to expidite policy | |
919 | */ | |
920 | cx->valid = 1; | |
921 | cx->latency_ticks = US_TO_PM_TIMER_TICKS(cx->latency); | |
922 | ||
d550d98d | 923 | return; |
1da177e4 LT |
924 | } |
925 | ||
4be44fcd LB |
926 | static void acpi_processor_power_verify_c3(struct acpi_processor *pr, |
927 | struct acpi_processor_cx *cx) | |
1da177e4 | 928 | { |
02df8b93 VP |
929 | static int bm_check_flag; |
930 | ||
1da177e4 LT |
931 | |
932 | if (!cx->address) | |
d550d98d | 933 | return; |
1da177e4 LT |
934 | |
935 | /* | |
936 | * C3 latency must be less than or equal to 1000 | |
937 | * microseconds. | |
938 | */ | |
939 | else if (cx->latency > ACPI_PROCESSOR_MAX_C3_LATENCY) { | |
940 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
4be44fcd | 941 | "latency too large [%d]\n", cx->latency)); |
d550d98d | 942 | return; |
1da177e4 LT |
943 | } |
944 | ||
1da177e4 LT |
945 | /* |
946 | * PIIX4 Erratum #18: We don't support C3 when Type-F (fast) | |
947 | * DMA transfers are used by any ISA device to avoid livelock. | |
948 | * Note that we could disable Type-F DMA (as recommended by | |
949 | * the erratum), but this is known to disrupt certain ISA | |
950 | * devices thus we take the conservative approach. | |
951 | */ | |
952 | else if (errata.piix4.fdma) { | |
953 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
4be44fcd | 954 | "C3 not supported on PIIX4 with Type-F DMA\n")); |
d550d98d | 955 | return; |
1da177e4 LT |
956 | } |
957 | ||
02df8b93 VP |
958 | /* All the logic here assumes flags.bm_check is same across all CPUs */ |
959 | if (!bm_check_flag) { | |
960 | /* Determine whether bm_check is needed based on CPU */ | |
961 | acpi_processor_power_init_bm_check(&(pr->flags), pr->id); | |
962 | bm_check_flag = pr->flags.bm_check; | |
963 | } else { | |
964 | pr->flags.bm_check = bm_check_flag; | |
965 | } | |
966 | ||
967 | if (pr->flags.bm_check) { | |
02df8b93 VP |
968 | /* bus mastering control is necessary */ |
969 | if (!pr->flags.bm_control) { | |
970 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
4be44fcd | 971 | "C3 support requires bus mastering control\n")); |
d550d98d | 972 | return; |
02df8b93 VP |
973 | } |
974 | } else { | |
02df8b93 VP |
975 | /* |
976 | * WBINVD should be set in fadt, for C3 state to be | |
977 | * supported on when bm_check is not required. | |
978 | */ | |
cee324b1 | 979 | if (!(acpi_gbl_FADT.flags & ACPI_FADT_WBINVD)) { |
02df8b93 | 980 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, |
4be44fcd LB |
981 | "Cache invalidation should work properly" |
982 | " for C3 to be enabled on SMP systems\n")); | |
d550d98d | 983 | return; |
02df8b93 | 984 | } |
d8c71b6d | 985 | acpi_set_register(ACPI_BITREG_BUS_MASTER_RLD, 0); |
02df8b93 VP |
986 | } |
987 | ||
1da177e4 LT |
988 | /* |
989 | * Otherwise we've met all of our C3 requirements. | |
990 | * Normalize the C3 latency to expidite policy. Enable | |
991 | * checking of bus mastering status (bm_check) so we can | |
992 | * use this in our C3 policy | |
993 | */ | |
994 | cx->valid = 1; | |
995 | cx->latency_ticks = US_TO_PM_TIMER_TICKS(cx->latency); | |
1da177e4 | 996 | |
d550d98d | 997 | return; |
1da177e4 LT |
998 | } |
999 | ||
1da177e4 LT |
1000 | static int acpi_processor_power_verify(struct acpi_processor *pr) |
1001 | { | |
1002 | unsigned int i; | |
1003 | unsigned int working = 0; | |
6eb0a0fd | 1004 | |
169a0abb | 1005 | pr->power.timer_broadcast_on_state = INT_MAX; |
6eb0a0fd | 1006 | |
4be44fcd | 1007 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER; i++) { |
1da177e4 LT |
1008 | struct acpi_processor_cx *cx = &pr->power.states[i]; |
1009 | ||
1010 | switch (cx->type) { | |
1011 | case ACPI_STATE_C1: | |
1012 | cx->valid = 1; | |
1013 | break; | |
1014 | ||
1015 | case ACPI_STATE_C2: | |
1016 | acpi_processor_power_verify_c2(cx); | |
296d93cd | 1017 | if (cx->valid) |
169a0abb | 1018 | acpi_timer_check_state(i, pr, cx); |
1da177e4 LT |
1019 | break; |
1020 | ||
1021 | case ACPI_STATE_C3: | |
1022 | acpi_processor_power_verify_c3(pr, cx); | |
296d93cd | 1023 | if (cx->valid) |
169a0abb | 1024 | acpi_timer_check_state(i, pr, cx); |
1da177e4 LT |
1025 | break; |
1026 | } | |
1027 | ||
1028 | if (cx->valid) | |
1029 | working++; | |
1030 | } | |
bd663347 | 1031 | |
169a0abb | 1032 | acpi_propagate_timer_broadcast(pr); |
1da177e4 LT |
1033 | |
1034 | return (working); | |
1035 | } | |
1036 | ||
4be44fcd | 1037 | static int acpi_processor_get_power_info(struct acpi_processor *pr) |
1da177e4 LT |
1038 | { |
1039 | unsigned int i; | |
1040 | int result; | |
1041 | ||
1da177e4 LT |
1042 | |
1043 | /* NOTE: the idle thread may not be running while calling | |
1044 | * this function */ | |
1045 | ||
991528d7 VP |
1046 | /* Zero initialize all the C-states info. */ |
1047 | memset(pr->power.states, 0, sizeof(pr->power.states)); | |
1048 | ||
1da177e4 | 1049 | result = acpi_processor_get_power_info_cst(pr); |
6d93c648 | 1050 | if (result == -ENODEV) |
c5a114f1 | 1051 | result = acpi_processor_get_power_info_fadt(pr); |
6d93c648 | 1052 | |
991528d7 VP |
1053 | if (result) |
1054 | return result; | |
1055 | ||
1056 | acpi_processor_get_power_info_default(pr); | |
1057 | ||
cf824788 | 1058 | pr->power.count = acpi_processor_power_verify(pr); |
1da177e4 LT |
1059 | |
1060 | /* | |
1061 | * Set Default Policy | |
1062 | * ------------------ | |
1063 | * Now that we know which states are supported, set the default | |
1064 | * policy. Note that this policy can be changed dynamically | |
1065 | * (e.g. encourage deeper sleeps to conserve battery life when | |
1066 | * not on AC). | |
1067 | */ | |
1068 | result = acpi_processor_set_power_policy(pr); | |
1069 | if (result) | |
d550d98d | 1070 | return result; |
1da177e4 LT |
1071 | |
1072 | /* | |
1073 | * if one state of type C2 or C3 is available, mark this | |
1074 | * CPU as being "idle manageable" | |
1075 | */ | |
1076 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER; i++) { | |
acf05f4b | 1077 | if (pr->power.states[i].valid) { |
1da177e4 | 1078 | pr->power.count = i; |
2203d6ed LT |
1079 | if (pr->power.states[i].type >= ACPI_STATE_C2) |
1080 | pr->flags.power = 1; | |
acf05f4b | 1081 | } |
1da177e4 LT |
1082 | } |
1083 | ||
d550d98d | 1084 | return 0; |
1da177e4 LT |
1085 | } |
1086 | ||
4be44fcd | 1087 | int acpi_processor_cst_has_changed(struct acpi_processor *pr) |
1da177e4 | 1088 | { |
4be44fcd | 1089 | int result = 0; |
1da177e4 | 1090 | |
1da177e4 LT |
1091 | |
1092 | if (!pr) | |
d550d98d | 1093 | return -EINVAL; |
1da177e4 | 1094 | |
4be44fcd | 1095 | if (nocst) { |
d550d98d | 1096 | return -ENODEV; |
1da177e4 LT |
1097 | } |
1098 | ||
1099 | if (!pr->flags.power_setup_done) | |
d550d98d | 1100 | return -ENODEV; |
1da177e4 LT |
1101 | |
1102 | /* Fall back to the default idle loop */ | |
1103 | pm_idle = pm_idle_save; | |
4be44fcd | 1104 | synchronize_sched(); /* Relies on interrupts forcing exit from idle. */ |
1da177e4 LT |
1105 | |
1106 | pr->flags.power = 0; | |
1107 | result = acpi_processor_get_power_info(pr); | |
1108 | if ((pr->flags.power == 1) && (pr->flags.power_setup_done)) | |
1109 | pm_idle = acpi_processor_idle; | |
1110 | ||
d550d98d | 1111 | return result; |
1da177e4 LT |
1112 | } |
1113 | ||
1114 | /* proc interface */ | |
1115 | ||
1116 | static int acpi_processor_power_seq_show(struct seq_file *seq, void *offset) | |
1117 | { | |
50dd0969 | 1118 | struct acpi_processor *pr = seq->private; |
4be44fcd | 1119 | unsigned int i; |
1da177e4 | 1120 | |
1da177e4 LT |
1121 | |
1122 | if (!pr) | |
1123 | goto end; | |
1124 | ||
1125 | seq_printf(seq, "active state: C%zd\n" | |
4be44fcd | 1126 | "max_cstate: C%d\n" |
5c87579e AV |
1127 | "bus master activity: %08x\n" |
1128 | "maximum allowed latency: %d usec\n", | |
4be44fcd | 1129 | pr->power.state ? pr->power.state - pr->power.states : 0, |
5c87579e AV |
1130 | max_cstate, (unsigned)pr->power.bm_activity, |
1131 | system_latency_constraint()); | |
1da177e4 LT |
1132 | |
1133 | seq_puts(seq, "states:\n"); | |
1134 | ||
1135 | for (i = 1; i <= pr->power.count; i++) { | |
1136 | seq_printf(seq, " %cC%d: ", | |
4be44fcd LB |
1137 | (&pr->power.states[i] == |
1138 | pr->power.state ? '*' : ' '), i); | |
1da177e4 LT |
1139 | |
1140 | if (!pr->power.states[i].valid) { | |
1141 | seq_puts(seq, "<not supported>\n"); | |
1142 | continue; | |
1143 | } | |
1144 | ||
1145 | switch (pr->power.states[i].type) { | |
1146 | case ACPI_STATE_C1: | |
1147 | seq_printf(seq, "type[C1] "); | |
1148 | break; | |
1149 | case ACPI_STATE_C2: | |
1150 | seq_printf(seq, "type[C2] "); | |
1151 | break; | |
1152 | case ACPI_STATE_C3: | |
1153 | seq_printf(seq, "type[C3] "); | |
1154 | break; | |
1155 | default: | |
1156 | seq_printf(seq, "type[--] "); | |
1157 | break; | |
1158 | } | |
1159 | ||
1160 | if (pr->power.states[i].promotion.state) | |
1161 | seq_printf(seq, "promotion[C%zd] ", | |
4be44fcd LB |
1162 | (pr->power.states[i].promotion.state - |
1163 | pr->power.states)); | |
1da177e4 LT |
1164 | else |
1165 | seq_puts(seq, "promotion[--] "); | |
1166 | ||
1167 | if (pr->power.states[i].demotion.state) | |
1168 | seq_printf(seq, "demotion[C%zd] ", | |
4be44fcd LB |
1169 | (pr->power.states[i].demotion.state - |
1170 | pr->power.states)); | |
1da177e4 LT |
1171 | else |
1172 | seq_puts(seq, "demotion[--] "); | |
1173 | ||
a3c6598f | 1174 | seq_printf(seq, "latency[%03d] usage[%08d] duration[%020llu]\n", |
4be44fcd | 1175 | pr->power.states[i].latency, |
a3c6598f | 1176 | pr->power.states[i].usage, |
b0b7eaaf | 1177 | (unsigned long long)pr->power.states[i].time); |
1da177e4 LT |
1178 | } |
1179 | ||
4be44fcd | 1180 | end: |
d550d98d | 1181 | return 0; |
1da177e4 LT |
1182 | } |
1183 | ||
1184 | static int acpi_processor_power_open_fs(struct inode *inode, struct file *file) | |
1185 | { | |
1186 | return single_open(file, acpi_processor_power_seq_show, | |
4be44fcd | 1187 | PDE(inode)->data); |
1da177e4 LT |
1188 | } |
1189 | ||
d7508032 | 1190 | static const struct file_operations acpi_processor_power_fops = { |
4be44fcd LB |
1191 | .open = acpi_processor_power_open_fs, |
1192 | .read = seq_read, | |
1193 | .llseek = seq_lseek, | |
1194 | .release = single_release, | |
1da177e4 LT |
1195 | }; |
1196 | ||
1fec74a9 | 1197 | #ifdef CONFIG_SMP |
5c87579e AV |
1198 | static void smp_callback(void *v) |
1199 | { | |
1200 | /* we already woke the CPU up, nothing more to do */ | |
1201 | } | |
1202 | ||
1203 | /* | |
1204 | * This function gets called when a part of the kernel has a new latency | |
1205 | * requirement. This means we need to get all processors out of their C-state, | |
1206 | * and then recalculate a new suitable C-state. Just do a cross-cpu IPI; that | |
1207 | * wakes them all right up. | |
1208 | */ | |
1209 | static int acpi_processor_latency_notify(struct notifier_block *b, | |
1210 | unsigned long l, void *v) | |
1211 | { | |
1212 | smp_call_function(smp_callback, NULL, 0, 1); | |
1213 | return NOTIFY_OK; | |
1214 | } | |
1215 | ||
1216 | static struct notifier_block acpi_processor_latency_notifier = { | |
1217 | .notifier_call = acpi_processor_latency_notify, | |
1218 | }; | |
1fec74a9 | 1219 | #endif |
5c87579e | 1220 | |
7af8b660 | 1221 | int __cpuinit acpi_processor_power_init(struct acpi_processor *pr, |
4be44fcd | 1222 | struct acpi_device *device) |
1da177e4 | 1223 | { |
4be44fcd | 1224 | acpi_status status = 0; |
b6835052 | 1225 | static int first_run; |
4be44fcd | 1226 | struct proc_dir_entry *entry = NULL; |
1da177e4 LT |
1227 | unsigned int i; |
1228 | ||
1da177e4 LT |
1229 | |
1230 | if (!first_run) { | |
1231 | dmi_check_system(processor_power_dmi_table); | |
1232 | if (max_cstate < ACPI_C_STATES_MAX) | |
4be44fcd LB |
1233 | printk(KERN_NOTICE |
1234 | "ACPI: processor limited to max C-state %d\n", | |
1235 | max_cstate); | |
1da177e4 | 1236 | first_run++; |
1fec74a9 | 1237 | #ifdef CONFIG_SMP |
5c87579e | 1238 | register_latency_notifier(&acpi_processor_latency_notifier); |
1fec74a9 | 1239 | #endif |
1da177e4 LT |
1240 | } |
1241 | ||
02df8b93 | 1242 | if (!pr) |
d550d98d | 1243 | return -EINVAL; |
02df8b93 | 1244 | |
cee324b1 | 1245 | if (acpi_gbl_FADT.cst_control && !nocst) { |
4be44fcd | 1246 | status = |
cee324b1 | 1247 | acpi_os_write_port(acpi_gbl_FADT.smi_command, acpi_gbl_FADT.cst_control, 8); |
1da177e4 | 1248 | if (ACPI_FAILURE(status)) { |
a6fc6720 TR |
1249 | ACPI_EXCEPTION((AE_INFO, status, |
1250 | "Notifying BIOS of _CST ability failed")); | |
1da177e4 LT |
1251 | } |
1252 | } | |
1253 | ||
1254 | acpi_processor_get_power_info(pr); | |
1255 | ||
1256 | /* | |
1257 | * Install the idle handler if processor power management is supported. | |
1258 | * Note that we use previously set idle handler will be used on | |
1259 | * platforms that only support C1. | |
1260 | */ | |
1261 | if ((pr->flags.power) && (!boot_option_idle_override)) { | |
1262 | printk(KERN_INFO PREFIX "CPU%d (power states:", pr->id); | |
1263 | for (i = 1; i <= pr->power.count; i++) | |
1264 | if (pr->power.states[i].valid) | |
4be44fcd LB |
1265 | printk(" C%d[C%d]", i, |
1266 | pr->power.states[i].type); | |
1da177e4 LT |
1267 | printk(")\n"); |
1268 | ||
1269 | if (pr->id == 0) { | |
1270 | pm_idle_save = pm_idle; | |
1271 | pm_idle = acpi_processor_idle; | |
1272 | } | |
1273 | } | |
1274 | ||
1275 | /* 'power' [R] */ | |
1276 | entry = create_proc_entry(ACPI_PROCESSOR_FILE_POWER, | |
4be44fcd | 1277 | S_IRUGO, acpi_device_dir(device)); |
1da177e4 | 1278 | if (!entry) |
a6fc6720 | 1279 | return -EIO; |
1da177e4 LT |
1280 | else { |
1281 | entry->proc_fops = &acpi_processor_power_fops; | |
1282 | entry->data = acpi_driver_data(device); | |
1283 | entry->owner = THIS_MODULE; | |
1284 | } | |
1285 | ||
1286 | pr->flags.power_setup_done = 1; | |
1287 | ||
d550d98d | 1288 | return 0; |
1da177e4 LT |
1289 | } |
1290 | ||
4be44fcd LB |
1291 | int acpi_processor_power_exit(struct acpi_processor *pr, |
1292 | struct acpi_device *device) | |
1da177e4 | 1293 | { |
1da177e4 LT |
1294 | |
1295 | pr->flags.power_setup_done = 0; | |
1296 | ||
1297 | if (acpi_device_dir(device)) | |
4be44fcd LB |
1298 | remove_proc_entry(ACPI_PROCESSOR_FILE_POWER, |
1299 | acpi_device_dir(device)); | |
1da177e4 LT |
1300 | |
1301 | /* Unregister the idle handler when processor #0 is removed. */ | |
1302 | if (pr->id == 0) { | |
1303 | pm_idle = pm_idle_save; | |
1304 | ||
1305 | /* | |
1306 | * We are about to unload the current idle thread pm callback | |
1307 | * (pm_idle), Wait for all processors to update cached/local | |
1308 | * copies of pm_idle before proceeding. | |
1309 | */ | |
1310 | cpu_idle_wait(); | |
1fec74a9 | 1311 | #ifdef CONFIG_SMP |
5c87579e | 1312 | unregister_latency_notifier(&acpi_processor_latency_notifier); |
1fec74a9 | 1313 | #endif |
1da177e4 LT |
1314 | } |
1315 | ||
d550d98d | 1316 | return 0; |
1da177e4 | 1317 | } |