Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
af36d7f0 JG |
2 | * ata_piix.c - Intel PATA/SATA controllers |
3 | * | |
4 | * Maintained by: Jeff Garzik <jgarzik@pobox.com> | |
5 | * Please ALWAYS copy linux-ide@vger.kernel.org | |
6 | * on emails. | |
7 | * | |
8 | * | |
9 | * Copyright 2003-2005 Red Hat Inc | |
10 | * Copyright 2003-2005 Jeff Garzik | |
11 | * | |
12 | * | |
13 | * Copyright header from piix.c: | |
14 | * | |
15 | * Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer | |
16 | * Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org> | |
ab771630 | 17 | * Copyright (C) 2003 Red Hat Inc |
af36d7f0 JG |
18 | * |
19 | * | |
20 | * This program is free software; you can redistribute it and/or modify | |
21 | * it under the terms of the GNU General Public License as published by | |
22 | * the Free Software Foundation; either version 2, or (at your option) | |
23 | * any later version. | |
24 | * | |
25 | * This program is distributed in the hope that it will be useful, | |
26 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
27 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
28 | * GNU General Public License for more details. | |
29 | * | |
30 | * You should have received a copy of the GNU General Public License | |
31 | * along with this program; see the file COPYING. If not, write to | |
32 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
33 | * | |
34 | * | |
35 | * libata documentation is available via 'make {ps|pdf}docs', | |
36 | * as Documentation/DocBook/libata.* | |
37 | * | |
38 | * Hardware documentation available at http://developer.intel.com/ | |
39 | * | |
d96212ed AC |
40 | * Documentation |
41 | * Publically available from Intel web site. Errata documentation | |
42 | * is also publically available. As an aide to anyone hacking on this | |
2c5ff671 | 43 | * driver the list of errata that are relevant is below, going back to |
d96212ed AC |
44 | * PIIX4. Older device documentation is now a bit tricky to find. |
45 | * | |
88393161 | 46 | * The chipsets all follow very much the same design. The original Triton |
d96212ed AC |
47 | * series chipsets do _not_ support independant device timings, but this |
48 | * is fixed in Triton II. With the odd mobile exception the chips then | |
49 | * change little except in gaining more modes until SATA arrives. This | |
50 | * driver supports only the chips with independant timing (that is those | |
51 | * with SITRE and the 0x44 timing register). See pata_oldpiix and pata_mpiix | |
52 | * for the early chip drivers. | |
53 | * | |
54 | * Errata of note: | |
55 | * | |
56 | * Unfixable | |
57 | * PIIX4 errata #9 - Only on ultra obscure hw | |
58 | * ICH3 errata #13 - Not observed to affect real hw | |
59 | * by Intel | |
60 | * | |
61 | * Things we must deal with | |
62 | * PIIX4 errata #10 - BM IDE hang with non UDMA | |
63 | * (must stop/start dma to recover) | |
64 | * 440MX errata #15 - As PIIX4 errata #10 | |
65 | * PIIX4 errata #15 - Must not read control registers | |
66 | * during a PIO transfer | |
67 | * 440MX errata #13 - As PIIX4 errata #15 | |
68 | * ICH2 errata #21 - DMA mode 0 doesn't work right | |
69 | * ICH0/1 errata #55 - As ICH2 errata #21 | |
70 | * ICH2 spec c #9 - Extra operations needed to handle | |
71 | * drive hotswap [NOT YET SUPPORTED] | |
72 | * ICH2 spec c #20 - IDE PRD must not cross a 64K boundary | |
73 | * and must be dword aligned | |
74 | * ICH2 spec c #24 - UDMA mode 4,5 t85/86 should be 6ns not 3.3 | |
c611bed7 | 75 | * ICH7 errata #16 - MWDMA1 timings are incorrect |
d96212ed AC |
76 | * |
77 | * Should have been BIOS fixed: | |
78 | * 450NX: errata #19 - DMA hangs on old 450NX | |
79 | * 450NX: errata #20 - DMA hangs on old 450NX | |
80 | * 450NX: errata #25 - Corruption with DMA on old 450NX | |
81 | * ICH3 errata #15 - IDE deadlock under high load | |
82 | * (BIOS must set dev 31 fn 0 bit 23) | |
83 | * ICH3 errata #18 - Don't use native mode | |
1da177e4 LT |
84 | */ |
85 | ||
86 | #include <linux/kernel.h> | |
87 | #include <linux/module.h> | |
88 | #include <linux/pci.h> | |
89 | #include <linux/init.h> | |
90 | #include <linux/blkdev.h> | |
91 | #include <linux/delay.h> | |
6248e647 | 92 | #include <linux/device.h> |
5a0e3ad6 | 93 | #include <linux/gfp.h> |
1da177e4 LT |
94 | #include <scsi/scsi_host.h> |
95 | #include <linux/libata.h> | |
b8b275ef | 96 | #include <linux/dmi.h> |
1da177e4 LT |
97 | |
98 | #define DRV_NAME "ata_piix" | |
c611bed7 | 99 | #define DRV_VERSION "2.13" |
1da177e4 LT |
100 | |
101 | enum { | |
102 | PIIX_IOCFG = 0x54, /* IDE I/O configuration register */ | |
103 | ICH5_PMR = 0x90, /* port mapping register */ | |
104 | ICH5_PCS = 0x92, /* port control and status */ | |
c7290724 TH |
105 | PIIX_SIDPR_BAR = 5, |
106 | PIIX_SIDPR_LEN = 16, | |
107 | PIIX_SIDPR_IDX = 0, | |
108 | PIIX_SIDPR_DATA = 4, | |
1da177e4 | 109 | |
ff0fc146 | 110 | PIIX_FLAG_CHECKINTR = (1 << 28), /* make sure PCI INTx enabled */ |
c7290724 | 111 | PIIX_FLAG_SIDPR = (1 << 29), /* SATA idx/data pair regs */ |
1da177e4 | 112 | |
800b3996 TH |
113 | PIIX_PATA_FLAGS = ATA_FLAG_SLAVE_POSS, |
114 | PIIX_SATA_FLAGS = ATA_FLAG_SATA | PIIX_FLAG_CHECKINTR, | |
b3362f88 | 115 | |
1da177e4 LT |
116 | PIIX_80C_PRI = (1 << 5) | (1 << 4), |
117 | PIIX_80C_SEC = (1 << 7) | (1 << 6), | |
118 | ||
d33f58b8 TH |
119 | /* constants for mapping table */ |
120 | P0 = 0, /* port 0 */ | |
121 | P1 = 1, /* port 1 */ | |
122 | P2 = 2, /* port 2 */ | |
123 | P3 = 3, /* port 3 */ | |
124 | IDE = -1, /* IDE */ | |
125 | NA = -2, /* not avaliable */ | |
126 | RV = -3, /* reserved */ | |
127 | ||
7b6dbd68 | 128 | PIIX_AHCI_DEVICE = 6, |
b8b275ef TH |
129 | |
130 | /* host->flags bits */ | |
131 | PIIX_HOST_BROKEN_SUSPEND = (1 << 24), | |
1da177e4 LT |
132 | }; |
133 | ||
9cde9ed1 TH |
134 | enum piix_controller_ids { |
135 | /* controller IDs */ | |
136 | piix_pata_mwdma, /* PIIX3 MWDMA only */ | |
137 | piix_pata_33, /* PIIX4 at 33Mhz */ | |
138 | ich_pata_33, /* ICH up to UDMA 33 only */ | |
139 | ich_pata_66, /* ICH up to 66 Mhz */ | |
140 | ich_pata_100, /* ICH up to UDMA 100 */ | |
c611bed7 | 141 | ich_pata_100_nomwdma1, /* ICH up to UDMA 100 but with no MWDMA1*/ |
9cde9ed1 TH |
142 | ich5_sata, |
143 | ich6_sata, | |
9c0bf675 TH |
144 | ich6m_sata, |
145 | ich8_sata, | |
9cde9ed1 | 146 | ich8_2port_sata, |
9c0bf675 TH |
147 | ich8m_apple_sata, /* locks up on second port enable */ |
148 | tolapai_sata, | |
9cde9ed1 TH |
149 | piix_pata_vmw, /* PIIX4 for VMware, spurious DMA_ERR */ |
150 | }; | |
151 | ||
d33f58b8 TH |
152 | struct piix_map_db { |
153 | const u32 mask; | |
73291a1c | 154 | const u16 port_enable; |
d33f58b8 TH |
155 | const int map[][4]; |
156 | }; | |
157 | ||
d96715c1 TH |
158 | struct piix_host_priv { |
159 | const int *map; | |
2852bcf7 | 160 | u32 saved_iocfg; |
c7290724 | 161 | void __iomem *sidpr; |
d96715c1 TH |
162 | }; |
163 | ||
2dcb407e JG |
164 | static int piix_init_one(struct pci_dev *pdev, |
165 | const struct pci_device_id *ent); | |
2852bcf7 | 166 | static void piix_remove_one(struct pci_dev *pdev); |
a1efdaba | 167 | static int piix_pata_prereset(struct ata_link *link, unsigned long deadline); |
2dcb407e JG |
168 | static void piix_set_piomode(struct ata_port *ap, struct ata_device *adev); |
169 | static void piix_set_dmamode(struct ata_port *ap, struct ata_device *adev); | |
170 | static void ich_set_dmamode(struct ata_port *ap, struct ata_device *adev); | |
eb4a2c7f | 171 | static int ich_pata_cable_detect(struct ata_port *ap); |
25f98131 | 172 | static u8 piix_vmw_bmdma_status(struct ata_port *ap); |
82ef04fb TH |
173 | static int piix_sidpr_scr_read(struct ata_link *link, |
174 | unsigned int reg, u32 *val); | |
175 | static int piix_sidpr_scr_write(struct ata_link *link, | |
176 | unsigned int reg, u32 val); | |
27943620 | 177 | static bool piix_irq_check(struct ata_port *ap); |
b8b275ef TH |
178 | #ifdef CONFIG_PM |
179 | static int piix_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg); | |
180 | static int piix_pci_device_resume(struct pci_dev *pdev); | |
181 | #endif | |
1da177e4 LT |
182 | |
183 | static unsigned int in_module_init = 1; | |
184 | ||
3b7d697d | 185 | static const struct pci_device_id piix_pci_tbl[] = { |
d2cdfc0d A |
186 | /* Intel PIIX3 for the 430HX etc */ |
187 | { 0x8086, 0x7010, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_mwdma }, | |
25f98131 TH |
188 | /* VMware ICH4 */ |
189 | { 0x8086, 0x7111, 0x15ad, 0x1976, 0, 0, piix_pata_vmw }, | |
669a5db4 JG |
190 | /* Intel PIIX4 for the 430TX/440BX/MX chipset: UDMA 33 */ |
191 | /* Also PIIX4E (fn3 rev 2) and PIIX4M (fn3 rev 3) */ | |
192 | { 0x8086, 0x7111, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 }, | |
669a5db4 JG |
193 | /* Intel PIIX4 */ |
194 | { 0x8086, 0x7199, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 }, | |
195 | /* Intel PIIX4 */ | |
196 | { 0x8086, 0x7601, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 }, | |
197 | /* Intel PIIX */ | |
198 | { 0x8086, 0x84CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 }, | |
199 | /* Intel ICH (i810, i815, i840) UDMA 66*/ | |
200 | { 0x8086, 0x2411, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_66 }, | |
201 | /* Intel ICH0 : UDMA 33*/ | |
202 | { 0x8086, 0x2421, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_33 }, | |
203 | /* Intel ICH2M */ | |
204 | { 0x8086, 0x244A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
205 | /* Intel ICH2 (i810E2, i845, 850, 860) UDMA 100 */ | |
206 | { 0x8086, 0x244B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
207 | /* Intel ICH3M */ | |
208 | { 0x8086, 0x248A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
209 | /* Intel ICH3 (E7500/1) UDMA 100 */ | |
210 | { 0x8086, 0x248B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
211 | /* Intel ICH4 (i845GV, i845E, i852, i855) UDMA 100 */ | |
212 | { 0x8086, 0x24CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
213 | { 0x8086, 0x24CB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
214 | /* Intel ICH5 */ | |
2eb829e9 | 215 | { 0x8086, 0x24DB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, |
669a5db4 JG |
216 | /* C-ICH (i810E2) */ |
217 | { 0x8086, 0x245B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
85cd7251 | 218 | /* ESB (855GME/875P + 6300ESB) UDMA 100 */ |
669a5db4 JG |
219 | { 0x8086, 0x25A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, |
220 | /* ICH6 (and 6) (i915) UDMA 100 */ | |
221 | { 0x8086, 0x266F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
222 | /* ICH7/7-R (i945, i975) UDMA 100*/ | |
c611bed7 AC |
223 | { 0x8086, 0x27DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100_nomwdma1 }, |
224 | { 0x8086, 0x269E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100_nomwdma1 }, | |
c1e6f28c CL |
225 | /* ICH8 Mobile PATA Controller */ |
226 | { 0x8086, 0x2850, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 }, | |
1da177e4 | 227 | |
7654db1a AC |
228 | /* SATA ports */ |
229 | ||
1d076e5b | 230 | /* 82801EB (ICH5) */ |
1da177e4 | 231 | { 0x8086, 0x24d1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata }, |
1d076e5b | 232 | /* 82801EB (ICH5) */ |
1da177e4 | 233 | { 0x8086, 0x24df, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata }, |
1d076e5b | 234 | /* 6300ESB (ICH5 variant with broken PCS present bits) */ |
5e56a37c | 235 | { 0x8086, 0x25a3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata }, |
1d076e5b | 236 | /* 6300ESB pretending RAID */ |
5e56a37c | 237 | { 0x8086, 0x25b0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata }, |
1d076e5b | 238 | /* 82801FB/FW (ICH6/ICH6W) */ |
1da177e4 | 239 | { 0x8086, 0x2651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata }, |
1d076e5b | 240 | /* 82801FR/FRW (ICH6R/ICH6RW) */ |
9c0bf675 | 241 | { 0x8086, 0x2652, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata }, |
5016d7d2 TH |
242 | /* 82801FBM ICH6M (ICH6R with only port 0 and 2 implemented). |
243 | * Attach iff the controller is in IDE mode. */ | |
244 | { 0x8086, 0x2653, PCI_ANY_ID, PCI_ANY_ID, | |
9c0bf675 | 245 | PCI_CLASS_STORAGE_IDE << 8, 0xffff00, ich6m_sata }, |
1d076e5b | 246 | /* 82801GB/GR/GH (ICH7, identical to ICH6) */ |
9c0bf675 | 247 | { 0x8086, 0x27c0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata }, |
1d076e5b | 248 | /* 2801GBM/GHM (ICH7M, identical to ICH6M) */ |
9c0bf675 | 249 | { 0x8086, 0x27c4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata }, |
f98b6573 | 250 | /* Enterprise Southbridge 2 (631xESB/632xESB) */ |
9c0bf675 | 251 | { 0x8086, 0x2680, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata }, |
f98b6573 | 252 | /* SATA Controller 1 IDE (ICH8) */ |
9c0bf675 | 253 | { 0x8086, 0x2820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, |
f98b6573 | 254 | /* SATA Controller 2 IDE (ICH8) */ |
00242ec8 | 255 | { 0x8086, 0x2825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, |
8d8ef2fb | 256 | /* Mobile SATA Controller IDE (ICH8M), Apple */ |
9c0bf675 | 257 | { 0x8086, 0x2828, 0x106b, 0x00a0, 0, 0, ich8m_apple_sata }, |
23cf296e | 258 | { 0x8086, 0x2828, 0x106b, 0x00a1, 0, 0, ich8m_apple_sata }, |
487eff68 | 259 | { 0x8086, 0x2828, 0x106b, 0x00a3, 0, 0, ich8m_apple_sata }, |
23cf296e TH |
260 | /* Mobile SATA Controller IDE (ICH8M) */ |
261 | { 0x8086, 0x2828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, | |
f98b6573 | 262 | /* SATA Controller IDE (ICH9) */ |
9c0bf675 | 263 | { 0x8086, 0x2920, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, |
f98b6573 | 264 | /* SATA Controller IDE (ICH9) */ |
00242ec8 | 265 | { 0x8086, 0x2921, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, |
f98b6573 | 266 | /* SATA Controller IDE (ICH9) */ |
00242ec8 | 267 | { 0x8086, 0x2926, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, |
f98b6573 | 268 | /* SATA Controller IDE (ICH9M) */ |
00242ec8 | 269 | { 0x8086, 0x2928, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, |
f98b6573 | 270 | /* SATA Controller IDE (ICH9M) */ |
00242ec8 | 271 | { 0x8086, 0x292d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, |
f98b6573 | 272 | /* SATA Controller IDE (ICH9M) */ |
9c0bf675 | 273 | { 0x8086, 0x292e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, |
c5cf0ffa | 274 | /* SATA Controller IDE (Tolapai) */ |
9c0bf675 | 275 | { 0x8086, 0x5028, PCI_ANY_ID, PCI_ANY_ID, 0, 0, tolapai_sata }, |
bf7f22b9 | 276 | /* SATA Controller IDE (ICH10) */ |
9c0bf675 | 277 | { 0x8086, 0x3a00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, |
bf7f22b9 JG |
278 | /* SATA Controller IDE (ICH10) */ |
279 | { 0x8086, 0x3a06, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, | |
280 | /* SATA Controller IDE (ICH10) */ | |
9c0bf675 | 281 | { 0x8086, 0x3a20, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, |
bf7f22b9 JG |
282 | /* SATA Controller IDE (ICH10) */ |
283 | { 0x8086, 0x3a26, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, | |
c6c6a1af SH |
284 | /* SATA Controller IDE (PCH) */ |
285 | { 0x8086, 0x3b20, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, | |
286 | /* SATA Controller IDE (PCH) */ | |
0395e61b SH |
287 | { 0x8086, 0x3b21, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, |
288 | /* SATA Controller IDE (PCH) */ | |
c6c6a1af SH |
289 | { 0x8086, 0x3b26, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, |
290 | /* SATA Controller IDE (PCH) */ | |
0395e61b SH |
291 | { 0x8086, 0x3b28, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, |
292 | /* SATA Controller IDE (PCH) */ | |
c6c6a1af SH |
293 | { 0x8086, 0x3b2d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, |
294 | /* SATA Controller IDE (PCH) */ | |
295 | { 0x8086, 0x3b2e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, | |
88e8201e SH |
296 | /* SATA Controller IDE (CPT) */ |
297 | { 0x8086, 0x1c00, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, | |
298 | /* SATA Controller IDE (CPT) */ | |
299 | { 0x8086, 0x1c01, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata }, | |
300 | /* SATA Controller IDE (CPT) */ | |
301 | { 0x8086, 0x1c08, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, | |
302 | /* SATA Controller IDE (CPT) */ | |
303 | { 0x8086, 0x1c09, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_2port_sata }, | |
1da177e4 LT |
304 | { } /* terminate list */ |
305 | }; | |
306 | ||
307 | static struct pci_driver piix_pci_driver = { | |
308 | .name = DRV_NAME, | |
309 | .id_table = piix_pci_tbl, | |
310 | .probe = piix_init_one, | |
2852bcf7 | 311 | .remove = piix_remove_one, |
438ac6d5 | 312 | #ifdef CONFIG_PM |
b8b275ef TH |
313 | .suspend = piix_pci_device_suspend, |
314 | .resume = piix_pci_device_resume, | |
438ac6d5 | 315 | #endif |
1da177e4 LT |
316 | }; |
317 | ||
193515d5 | 318 | static struct scsi_host_template piix_sht = { |
68d1d07b | 319 | ATA_BMDMA_SHT(DRV_NAME), |
1da177e4 LT |
320 | }; |
321 | ||
27943620 | 322 | static struct ata_port_operations piix_sata_ops = { |
871af121 | 323 | .inherits = &ata_bmdma32_port_ops, |
27943620 TH |
324 | .sff_irq_check = piix_irq_check, |
325 | }; | |
326 | ||
327 | static struct ata_port_operations piix_pata_ops = { | |
328 | .inherits = &piix_sata_ops, | |
029cfd6b | 329 | .cable_detect = ata_cable_40wire, |
1da177e4 LT |
330 | .set_piomode = piix_set_piomode, |
331 | .set_dmamode = piix_set_dmamode, | |
a1efdaba | 332 | .prereset = piix_pata_prereset, |
1da177e4 LT |
333 | }; |
334 | ||
029cfd6b TH |
335 | static struct ata_port_operations piix_vmw_ops = { |
336 | .inherits = &piix_pata_ops, | |
337 | .bmdma_status = piix_vmw_bmdma_status, | |
669a5db4 JG |
338 | }; |
339 | ||
029cfd6b TH |
340 | static struct ata_port_operations ich_pata_ops = { |
341 | .inherits = &piix_pata_ops, | |
342 | .cable_detect = ich_pata_cable_detect, | |
343 | .set_dmamode = ich_set_dmamode, | |
1da177e4 LT |
344 | }; |
345 | ||
029cfd6b TH |
346 | static struct ata_port_operations piix_sidpr_sata_ops = { |
347 | .inherits = &piix_sata_ops, | |
57c9efdf | 348 | .hardreset = sata_std_hardreset, |
c7290724 TH |
349 | .scr_read = piix_sidpr_scr_read, |
350 | .scr_write = piix_sidpr_scr_write, | |
c7290724 TH |
351 | }; |
352 | ||
d96715c1 | 353 | static const struct piix_map_db ich5_map_db = { |
d33f58b8 | 354 | .mask = 0x7, |
ea35d29e | 355 | .port_enable = 0x3, |
d33f58b8 TH |
356 | .map = { |
357 | /* PM PS SM SS MAP */ | |
358 | { P0, NA, P1, NA }, /* 000b */ | |
359 | { P1, NA, P0, NA }, /* 001b */ | |
360 | { RV, RV, RV, RV }, | |
361 | { RV, RV, RV, RV }, | |
362 | { P0, P1, IDE, IDE }, /* 100b */ | |
363 | { P1, P0, IDE, IDE }, /* 101b */ | |
364 | { IDE, IDE, P0, P1 }, /* 110b */ | |
365 | { IDE, IDE, P1, P0 }, /* 111b */ | |
366 | }, | |
367 | }; | |
368 | ||
d96715c1 | 369 | static const struct piix_map_db ich6_map_db = { |
d33f58b8 | 370 | .mask = 0x3, |
ea35d29e | 371 | .port_enable = 0xf, |
d33f58b8 TH |
372 | .map = { |
373 | /* PM PS SM SS MAP */ | |
79ea24e7 | 374 | { P0, P2, P1, P3 }, /* 00b */ |
d33f58b8 TH |
375 | { IDE, IDE, P1, P3 }, /* 01b */ |
376 | { P0, P2, IDE, IDE }, /* 10b */ | |
377 | { RV, RV, RV, RV }, | |
378 | }, | |
379 | }; | |
380 | ||
d96715c1 | 381 | static const struct piix_map_db ich6m_map_db = { |
d33f58b8 | 382 | .mask = 0x3, |
ea35d29e | 383 | .port_enable = 0x5, |
67083741 TH |
384 | |
385 | /* Map 01b isn't specified in the doc but some notebooks use | |
c6446a4c TH |
386 | * it anyway. MAP 01b have been spotted on both ICH6M and |
387 | * ICH7M. | |
67083741 TH |
388 | */ |
389 | .map = { | |
390 | /* PM PS SM SS MAP */ | |
e04b3b9d | 391 | { P0, P2, NA, NA }, /* 00b */ |
67083741 TH |
392 | { IDE, IDE, P1, P3 }, /* 01b */ |
393 | { P0, P2, IDE, IDE }, /* 10b */ | |
394 | { RV, RV, RV, RV }, | |
395 | }, | |
396 | }; | |
397 | ||
08f12edc JG |
398 | static const struct piix_map_db ich8_map_db = { |
399 | .mask = 0x3, | |
a0ce9aca | 400 | .port_enable = 0xf, |
08f12edc JG |
401 | .map = { |
402 | /* PM PS SM SS MAP */ | |
158f30c8 | 403 | { P0, P2, P1, P3 }, /* 00b (hardwired when in AHCI) */ |
08f12edc | 404 | { RV, RV, RV, RV }, |
ac2b0437 | 405 | { P0, P2, IDE, IDE }, /* 10b (IDE mode) */ |
08f12edc JG |
406 | { RV, RV, RV, RV }, |
407 | }, | |
408 | }; | |
409 | ||
00242ec8 | 410 | static const struct piix_map_db ich8_2port_map_db = { |
e2d352af JG |
411 | .mask = 0x3, |
412 | .port_enable = 0x3, | |
413 | .map = { | |
414 | /* PM PS SM SS MAP */ | |
415 | { P0, NA, P1, NA }, /* 00b */ | |
416 | { RV, RV, RV, RV }, /* 01b */ | |
417 | { RV, RV, RV, RV }, /* 10b */ | |
418 | { RV, RV, RV, RV }, | |
419 | }, | |
c5cf0ffa JG |
420 | }; |
421 | ||
8d8ef2fb TR |
422 | static const struct piix_map_db ich8m_apple_map_db = { |
423 | .mask = 0x3, | |
424 | .port_enable = 0x1, | |
425 | .map = { | |
426 | /* PM PS SM SS MAP */ | |
427 | { P0, NA, NA, NA }, /* 00b */ | |
428 | { RV, RV, RV, RV }, | |
429 | { P0, P2, IDE, IDE }, /* 10b */ | |
430 | { RV, RV, RV, RV }, | |
431 | }, | |
432 | }; | |
433 | ||
00242ec8 | 434 | static const struct piix_map_db tolapai_map_db = { |
8f73a688 JG |
435 | .mask = 0x3, |
436 | .port_enable = 0x3, | |
437 | .map = { | |
438 | /* PM PS SM SS MAP */ | |
439 | { P0, NA, P1, NA }, /* 00b */ | |
440 | { RV, RV, RV, RV }, /* 01b */ | |
441 | { RV, RV, RV, RV }, /* 10b */ | |
442 | { RV, RV, RV, RV }, | |
443 | }, | |
444 | }; | |
445 | ||
d96715c1 TH |
446 | static const struct piix_map_db *piix_map_db_table[] = { |
447 | [ich5_sata] = &ich5_map_db, | |
d96715c1 | 448 | [ich6_sata] = &ich6_map_db, |
9c0bf675 TH |
449 | [ich6m_sata] = &ich6m_map_db, |
450 | [ich8_sata] = &ich8_map_db, | |
00242ec8 | 451 | [ich8_2port_sata] = &ich8_2port_map_db, |
9c0bf675 TH |
452 | [ich8m_apple_sata] = &ich8m_apple_map_db, |
453 | [tolapai_sata] = &tolapai_map_db, | |
d96715c1 TH |
454 | }; |
455 | ||
1da177e4 | 456 | static struct ata_port_info piix_port_info[] = { |
00242ec8 TH |
457 | [piix_pata_mwdma] = /* PIIX3 MWDMA only */ |
458 | { | |
00242ec8 | 459 | .flags = PIIX_PATA_FLAGS, |
14bdef98 EIB |
460 | .pio_mask = ATA_PIO4, |
461 | .mwdma_mask = ATA_MWDMA12_ONLY, /* mwdma1-2 ?? CHECK 0 should be ok but slow */ | |
00242ec8 TH |
462 | .port_ops = &piix_pata_ops, |
463 | }, | |
464 | ||
ec300d99 | 465 | [piix_pata_33] = /* PIIX4 at 33MHz */ |
1d076e5b | 466 | { |
b3362f88 | 467 | .flags = PIIX_PATA_FLAGS, |
14bdef98 EIB |
468 | .pio_mask = ATA_PIO4, |
469 | .mwdma_mask = ATA_MWDMA12_ONLY, /* mwdma1-2 ?? CHECK 0 should be ok but slow */ | |
470 | .udma_mask = ATA_UDMA2, | |
1d076e5b TH |
471 | .port_ops = &piix_pata_ops, |
472 | }, | |
473 | ||
ec300d99 | 474 | [ich_pata_33] = /* ICH0 - ICH at 33Mhz*/ |
669a5db4 | 475 | { |
b3362f88 | 476 | .flags = PIIX_PATA_FLAGS, |
14bdef98 EIB |
477 | .pio_mask = ATA_PIO4, |
478 | .mwdma_mask = ATA_MWDMA12_ONLY, /* Check: maybe MWDMA0 is ok */ | |
479 | .udma_mask = ATA_UDMA2, | |
669a5db4 JG |
480 | .port_ops = &ich_pata_ops, |
481 | }, | |
ec300d99 JG |
482 | |
483 | [ich_pata_66] = /* ICH controllers up to 66MHz */ | |
1da177e4 | 484 | { |
b3362f88 | 485 | .flags = PIIX_PATA_FLAGS, |
14bdef98 EIB |
486 | .pio_mask = ATA_PIO4, |
487 | .mwdma_mask = ATA_MWDMA12_ONLY, /* MWDMA0 is broken on chip */ | |
669a5db4 JG |
488 | .udma_mask = ATA_UDMA4, |
489 | .port_ops = &ich_pata_ops, | |
490 | }, | |
85cd7251 | 491 | |
ec300d99 | 492 | [ich_pata_100] = |
669a5db4 | 493 | { |
b3362f88 | 494 | .flags = PIIX_PATA_FLAGS | PIIX_FLAG_CHECKINTR, |
14bdef98 EIB |
495 | .pio_mask = ATA_PIO4, |
496 | .mwdma_mask = ATA_MWDMA12_ONLY, | |
497 | .udma_mask = ATA_UDMA5, | |
669a5db4 | 498 | .port_ops = &ich_pata_ops, |
1da177e4 LT |
499 | }, |
500 | ||
c611bed7 AC |
501 | [ich_pata_100_nomwdma1] = |
502 | { | |
503 | .flags = PIIX_PATA_FLAGS | PIIX_FLAG_CHECKINTR, | |
504 | .pio_mask = ATA_PIO4, | |
505 | .mwdma_mask = ATA_MWDMA2_ONLY, | |
506 | .udma_mask = ATA_UDMA5, | |
507 | .port_ops = &ich_pata_ops, | |
508 | }, | |
509 | ||
ec300d99 | 510 | [ich5_sata] = |
1da177e4 | 511 | { |
228c1590 | 512 | .flags = PIIX_SATA_FLAGS, |
14bdef98 EIB |
513 | .pio_mask = ATA_PIO4, |
514 | .mwdma_mask = ATA_MWDMA2, | |
bf6263a8 | 515 | .udma_mask = ATA_UDMA6, |
1da177e4 LT |
516 | .port_ops = &piix_sata_ops, |
517 | }, | |
518 | ||
ec300d99 | 519 | [ich6_sata] = |
1da177e4 | 520 | { |
723159c5 | 521 | .flags = PIIX_SATA_FLAGS, |
14bdef98 EIB |
522 | .pio_mask = ATA_PIO4, |
523 | .mwdma_mask = ATA_MWDMA2, | |
bf6263a8 | 524 | .udma_mask = ATA_UDMA6, |
1da177e4 LT |
525 | .port_ops = &piix_sata_ops, |
526 | }, | |
527 | ||
9c0bf675 | 528 | [ich6m_sata] = |
c368ca4e | 529 | { |
5016d7d2 | 530 | .flags = PIIX_SATA_FLAGS, |
14bdef98 EIB |
531 | .pio_mask = ATA_PIO4, |
532 | .mwdma_mask = ATA_MWDMA2, | |
bf6263a8 | 533 | .udma_mask = ATA_UDMA6, |
c368ca4e JG |
534 | .port_ops = &piix_sata_ops, |
535 | }, | |
1d076e5b | 536 | |
9c0bf675 | 537 | [ich8_sata] = |
08f12edc | 538 | { |
5016d7d2 | 539 | .flags = PIIX_SATA_FLAGS | PIIX_FLAG_SIDPR, |
14bdef98 EIB |
540 | .pio_mask = ATA_PIO4, |
541 | .mwdma_mask = ATA_MWDMA2, | |
bf6263a8 | 542 | .udma_mask = ATA_UDMA6, |
08f12edc JG |
543 | .port_ops = &piix_sata_ops, |
544 | }, | |
669a5db4 | 545 | |
00242ec8 | 546 | [ich8_2port_sata] = |
c5cf0ffa | 547 | { |
5016d7d2 | 548 | .flags = PIIX_SATA_FLAGS | PIIX_FLAG_SIDPR, |
14bdef98 EIB |
549 | .pio_mask = ATA_PIO4, |
550 | .mwdma_mask = ATA_MWDMA2, | |
c5cf0ffa JG |
551 | .udma_mask = ATA_UDMA6, |
552 | .port_ops = &piix_sata_ops, | |
553 | }, | |
8f73a688 | 554 | |
9c0bf675 | 555 | [tolapai_sata] = |
8f73a688 | 556 | { |
5016d7d2 | 557 | .flags = PIIX_SATA_FLAGS, |
14bdef98 EIB |
558 | .pio_mask = ATA_PIO4, |
559 | .mwdma_mask = ATA_MWDMA2, | |
8f73a688 JG |
560 | .udma_mask = ATA_UDMA6, |
561 | .port_ops = &piix_sata_ops, | |
562 | }, | |
8d8ef2fb | 563 | |
9c0bf675 | 564 | [ich8m_apple_sata] = |
8d8ef2fb | 565 | { |
23cf296e | 566 | .flags = PIIX_SATA_FLAGS, |
14bdef98 EIB |
567 | .pio_mask = ATA_PIO4, |
568 | .mwdma_mask = ATA_MWDMA2, | |
8d8ef2fb TR |
569 | .udma_mask = ATA_UDMA6, |
570 | .port_ops = &piix_sata_ops, | |
571 | }, | |
572 | ||
25f98131 TH |
573 | [piix_pata_vmw] = |
574 | { | |
25f98131 | 575 | .flags = PIIX_PATA_FLAGS, |
14bdef98 EIB |
576 | .pio_mask = ATA_PIO4, |
577 | .mwdma_mask = ATA_MWDMA12_ONLY, /* mwdma1-2 ?? CHECK 0 should be ok but slow */ | |
578 | .udma_mask = ATA_UDMA2, | |
25f98131 TH |
579 | .port_ops = &piix_vmw_ops, |
580 | }, | |
581 | ||
1da177e4 LT |
582 | }; |
583 | ||
584 | static struct pci_bits piix_enable_bits[] = { | |
585 | { 0x41U, 1U, 0x80UL, 0x80UL }, /* port 0 */ | |
586 | { 0x43U, 1U, 0x80UL, 0x80UL }, /* port 1 */ | |
587 | }; | |
588 | ||
589 | MODULE_AUTHOR("Andre Hedrick, Alan Cox, Andrzej Krzysztofowicz, Jeff Garzik"); | |
590 | MODULE_DESCRIPTION("SCSI low-level driver for Intel PIIX/ICH ATA controllers"); | |
591 | MODULE_LICENSE("GPL"); | |
592 | MODULE_DEVICE_TABLE(pci, piix_pci_tbl); | |
593 | MODULE_VERSION(DRV_VERSION); | |
594 | ||
fc085150 AC |
595 | struct ich_laptop { |
596 | u16 device; | |
597 | u16 subvendor; | |
598 | u16 subdevice; | |
599 | }; | |
600 | ||
601 | /* | |
602 | * List of laptops that use short cables rather than 80 wire | |
603 | */ | |
604 | ||
605 | static const struct ich_laptop ich_laptop[] = { | |
606 | /* devid, subvendor, subdev */ | |
607 | { 0x27DF, 0x0005, 0x0280 }, /* ICH7 on Acer 5602WLMi */ | |
2655e2ce | 608 | { 0x27DF, 0x1025, 0x0102 }, /* ICH7 on Acer 5602aWLMi */ |
babfb682 | 609 | { 0x27DF, 0x1025, 0x0110 }, /* ICH7 on Acer 3682WLMi */ |
6034734d | 610 | { 0x27DF, 0x1028, 0x02b0 }, /* ICH7 on unknown Dell */ |
12340106 | 611 | { 0x27DF, 0x1043, 0x1267 }, /* ICH7 on Asus W5F */ |
54174db3 | 612 | { 0x27DF, 0x103C, 0x30A1 }, /* ICH7 on HP Compaq nc2400 */ |
af901ca1 | 613 | { 0x27DF, 0x103C, 0x361a }, /* ICH7 on unknown HP */ |
d09addf6 | 614 | { 0x27DF, 0x1071, 0xD221 }, /* ICH7 on Hercules EC-900 */ |
6034734d | 615 | { 0x27DF, 0x152D, 0x0778 }, /* ICH7 on unknown Intel */ |
b33620f9 | 616 | { 0x24CA, 0x1025, 0x0061 }, /* ICH4 on ACER Aspire 2023WLMi */ |
e1fefea9 CIK |
617 | { 0x24CA, 0x1025, 0x003d }, /* ICH4 on ACER TM290 */ |
618 | { 0x266F, 0x1025, 0x0066 }, /* ICH6 on ACER Aspire 1694WLMi */ | |
01ce2601 | 619 | { 0x2653, 0x1043, 0x82D8 }, /* ICH6M on Asus Eee 701 */ |
124a6eec | 620 | { 0x27df, 0x104d, 0x900e }, /* ICH7 on Sony TZ-90 */ |
fc085150 AC |
621 | /* end marker */ |
622 | { 0, } | |
623 | }; | |
624 | ||
1da177e4 | 625 | /** |
eb4a2c7f | 626 | * ich_pata_cable_detect - Probe host controller cable detect info |
1da177e4 LT |
627 | * @ap: Port for which cable detect info is desired |
628 | * | |
629 | * Read 80c cable indicator from ATA PCI device's PCI config | |
630 | * register. This register is normally set by firmware (BIOS). | |
631 | * | |
632 | * LOCKING: | |
633 | * None (inherited from caller). | |
634 | */ | |
669a5db4 | 635 | |
eb4a2c7f | 636 | static int ich_pata_cable_detect(struct ata_port *ap) |
1da177e4 | 637 | { |
cca3974e | 638 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
2852bcf7 | 639 | struct piix_host_priv *hpriv = ap->host->private_data; |
fc085150 | 640 | const struct ich_laptop *lap = &ich_laptop[0]; |
2852bcf7 | 641 | u8 mask; |
1da177e4 | 642 | |
fc085150 AC |
643 | /* Check for specials - Acer Aspire 5602WLMi */ |
644 | while (lap->device) { | |
645 | if (lap->device == pdev->device && | |
646 | lap->subvendor == pdev->subsystem_vendor && | |
2dcb407e | 647 | lap->subdevice == pdev->subsystem_device) |
eb4a2c7f | 648 | return ATA_CBL_PATA40_SHORT; |
2dcb407e | 649 | |
fc085150 AC |
650 | lap++; |
651 | } | |
652 | ||
1da177e4 | 653 | /* check BIOS cable detect results */ |
2a88d1ac | 654 | mask = ap->port_no == 0 ? PIIX_80C_PRI : PIIX_80C_SEC; |
2852bcf7 | 655 | if ((hpriv->saved_iocfg & mask) == 0) |
eb4a2c7f AC |
656 | return ATA_CBL_PATA40; |
657 | return ATA_CBL_PATA80; | |
1da177e4 LT |
658 | } |
659 | ||
660 | /** | |
ccc4672a | 661 | * piix_pata_prereset - prereset for PATA host controller |
cc0680a5 | 662 | * @link: Target link |
d4b2bab4 | 663 | * @deadline: deadline jiffies for the operation |
1da177e4 | 664 | * |
573db6b8 TH |
665 | * LOCKING: |
666 | * None (inherited from caller). | |
667 | */ | |
cc0680a5 | 668 | static int piix_pata_prereset(struct ata_link *link, unsigned long deadline) |
1da177e4 | 669 | { |
cc0680a5 | 670 | struct ata_port *ap = link->ap; |
cca3974e | 671 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
1da177e4 | 672 | |
c961922b AC |
673 | if (!pci_test_config_bits(pdev, &piix_enable_bits[ap->port_no])) |
674 | return -ENOENT; | |
9363c382 | 675 | return ata_sff_prereset(link, deadline); |
ccc4672a TH |
676 | } |
677 | ||
60c3be38 BZ |
678 | static DEFINE_SPINLOCK(piix_lock); |
679 | ||
1da177e4 LT |
680 | /** |
681 | * piix_set_piomode - Initialize host controller PATA PIO timings | |
682 | * @ap: Port whose timings we are configuring | |
683 | * @adev: um | |
1da177e4 LT |
684 | * |
685 | * Set PIO mode for device, in host controller PCI config space. | |
686 | * | |
687 | * LOCKING: | |
688 | * None (inherited from caller). | |
689 | */ | |
690 | ||
2dcb407e | 691 | static void piix_set_piomode(struct ata_port *ap, struct ata_device *adev) |
1da177e4 | 692 | { |
cca3974e | 693 | struct pci_dev *dev = to_pci_dev(ap->host->dev); |
60c3be38 BZ |
694 | unsigned long flags; |
695 | unsigned int pio = adev->pio_mode - XFER_PIO_0; | |
1da177e4 | 696 | unsigned int is_slave = (adev->devno != 0); |
2a88d1ac | 697 | unsigned int master_port= ap->port_no ? 0x42 : 0x40; |
1da177e4 LT |
698 | unsigned int slave_port = 0x44; |
699 | u16 master_data; | |
700 | u8 slave_data; | |
669a5db4 JG |
701 | u8 udma_enable; |
702 | int control = 0; | |
85cd7251 | 703 | |
669a5db4 JG |
704 | /* |
705 | * See Intel Document 298600-004 for the timing programing rules | |
706 | * for ICH controllers. | |
707 | */ | |
1da177e4 LT |
708 | |
709 | static const /* ISP RTC */ | |
710 | u8 timings[][2] = { { 0, 0 }, | |
711 | { 0, 0 }, | |
712 | { 1, 0 }, | |
713 | { 2, 1 }, | |
714 | { 2, 3 }, }; | |
715 | ||
669a5db4 JG |
716 | if (pio >= 2) |
717 | control |= 1; /* TIME1 enable */ | |
718 | if (ata_pio_need_iordy(adev)) | |
719 | control |= 2; /* IE enable */ | |
720 | ||
85cd7251 | 721 | /* Intel specifies that the PPE functionality is for disk only */ |
669a5db4 JG |
722 | if (adev->class == ATA_DEV_ATA) |
723 | control |= 4; /* PPE enable */ | |
724 | ||
60c3be38 BZ |
725 | spin_lock_irqsave(&piix_lock, flags); |
726 | ||
a5bf5f5a TH |
727 | /* PIO configuration clears DTE unconditionally. It will be |
728 | * programmed in set_dmamode which is guaranteed to be called | |
729 | * after set_piomode if any DMA mode is available. | |
730 | */ | |
1da177e4 LT |
731 | pci_read_config_word(dev, master_port, &master_data); |
732 | if (is_slave) { | |
a5bf5f5a TH |
733 | /* clear TIME1|IE1|PPE1|DTE1 */ |
734 | master_data &= 0xff0f; | |
1967b7ff | 735 | /* Enable SITRE (separate slave timing register) */ |
1da177e4 | 736 | master_data |= 0x4000; |
669a5db4 JG |
737 | /* enable PPE1, IE1 and TIME1 as needed */ |
738 | master_data |= (control << 4); | |
1da177e4 | 739 | pci_read_config_byte(dev, slave_port, &slave_data); |
2a88d1ac | 740 | slave_data &= (ap->port_no ? 0x0f : 0xf0); |
669a5db4 | 741 | /* Load the timing nibble for this slave */ |
a5bf5f5a TH |
742 | slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) |
743 | << (ap->port_no ? 4 : 0); | |
1da177e4 | 744 | } else { |
a5bf5f5a TH |
745 | /* clear ISP|RCT|TIME0|IE0|PPE0|DTE0 */ |
746 | master_data &= 0xccf0; | |
669a5db4 JG |
747 | /* Enable PPE, IE and TIME as appropriate */ |
748 | master_data |= control; | |
a5bf5f5a | 749 | /* load ISP and RCT */ |
1da177e4 LT |
750 | master_data |= |
751 | (timings[pio][0] << 12) | | |
752 | (timings[pio][1] << 8); | |
753 | } | |
754 | pci_write_config_word(dev, master_port, master_data); | |
755 | if (is_slave) | |
756 | pci_write_config_byte(dev, slave_port, slave_data); | |
669a5db4 JG |
757 | |
758 | /* Ensure the UDMA bit is off - it will be turned back on if | |
759 | UDMA is selected */ | |
85cd7251 | 760 | |
669a5db4 JG |
761 | if (ap->udma_mask) { |
762 | pci_read_config_byte(dev, 0x48, &udma_enable); | |
763 | udma_enable &= ~(1 << (2 * ap->port_no + adev->devno)); | |
764 | pci_write_config_byte(dev, 0x48, udma_enable); | |
765 | } | |
60c3be38 BZ |
766 | |
767 | spin_unlock_irqrestore(&piix_lock, flags); | |
1da177e4 LT |
768 | } |
769 | ||
770 | /** | |
669a5db4 | 771 | * do_pata_set_dmamode - Initialize host controller PATA PIO timings |
1da177e4 | 772 | * @ap: Port whose timings we are configuring |
669a5db4 | 773 | * @adev: Drive in question |
c32a8fd7 | 774 | * @isich: set if the chip is an ICH device |
1da177e4 LT |
775 | * |
776 | * Set UDMA mode for device, in host controller PCI config space. | |
777 | * | |
778 | * LOCKING: | |
779 | * None (inherited from caller). | |
780 | */ | |
781 | ||
2dcb407e | 782 | static void do_pata_set_dmamode(struct ata_port *ap, struct ata_device *adev, int isich) |
1da177e4 | 783 | { |
cca3974e | 784 | struct pci_dev *dev = to_pci_dev(ap->host->dev); |
60c3be38 | 785 | unsigned long flags; |
669a5db4 JG |
786 | u8 master_port = ap->port_no ? 0x42 : 0x40; |
787 | u16 master_data; | |
788 | u8 speed = adev->dma_mode; | |
789 | int devid = adev->devno + 2 * ap->port_no; | |
dedf61db | 790 | u8 udma_enable = 0; |
85cd7251 | 791 | |
669a5db4 JG |
792 | static const /* ISP RTC */ |
793 | u8 timings[][2] = { { 0, 0 }, | |
794 | { 0, 0 }, | |
795 | { 1, 0 }, | |
796 | { 2, 1 }, | |
797 | { 2, 3 }, }; | |
798 | ||
60c3be38 BZ |
799 | spin_lock_irqsave(&piix_lock, flags); |
800 | ||
669a5db4 | 801 | pci_read_config_word(dev, master_port, &master_data); |
d2cdfc0d A |
802 | if (ap->udma_mask) |
803 | pci_read_config_byte(dev, 0x48, &udma_enable); | |
1da177e4 LT |
804 | |
805 | if (speed >= XFER_UDMA_0) { | |
669a5db4 JG |
806 | unsigned int udma = adev->dma_mode - XFER_UDMA_0; |
807 | u16 udma_timing; | |
808 | u16 ideconf; | |
809 | int u_clock, u_speed; | |
85cd7251 | 810 | |
669a5db4 | 811 | /* |
2dcb407e | 812 | * UDMA is handled by a combination of clock switching and |
85cd7251 JG |
813 | * selection of dividers |
814 | * | |
669a5db4 | 815 | * Handy rule: Odd modes are UDMATIMx 01, even are 02 |
85cd7251 | 816 | * except UDMA0 which is 00 |
669a5db4 JG |
817 | */ |
818 | u_speed = min(2 - (udma & 1), udma); | |
819 | if (udma == 5) | |
820 | u_clock = 0x1000; /* 100Mhz */ | |
821 | else if (udma > 2) | |
822 | u_clock = 1; /* 66Mhz */ | |
823 | else | |
824 | u_clock = 0; /* 33Mhz */ | |
85cd7251 | 825 | |
669a5db4 | 826 | udma_enable |= (1 << devid); |
85cd7251 | 827 | |
669a5db4 JG |
828 | /* Load the CT/RP selection */ |
829 | pci_read_config_word(dev, 0x4A, &udma_timing); | |
830 | udma_timing &= ~(3 << (4 * devid)); | |
831 | udma_timing |= u_speed << (4 * devid); | |
832 | pci_write_config_word(dev, 0x4A, udma_timing); | |
833 | ||
85cd7251 | 834 | if (isich) { |
669a5db4 JG |
835 | /* Select a 33/66/100Mhz clock */ |
836 | pci_read_config_word(dev, 0x54, &ideconf); | |
837 | ideconf &= ~(0x1001 << devid); | |
838 | ideconf |= u_clock << devid; | |
839 | /* For ICH or later we should set bit 10 for better | |
840 | performance (WR_PingPong_En) */ | |
841 | pci_write_config_word(dev, 0x54, ideconf); | |
1da177e4 | 842 | } |
1da177e4 | 843 | } else { |
669a5db4 JG |
844 | /* |
845 | * MWDMA is driven by the PIO timings. We must also enable | |
846 | * IORDY unconditionally along with TIME1. PPE has already | |
847 | * been set when the PIO timing was set. | |
848 | */ | |
849 | unsigned int mwdma = adev->dma_mode - XFER_MW_DMA_0; | |
850 | unsigned int control; | |
851 | u8 slave_data; | |
852 | const unsigned int needed_pio[3] = { | |
853 | XFER_PIO_0, XFER_PIO_3, XFER_PIO_4 | |
854 | }; | |
855 | int pio = needed_pio[mwdma] - XFER_PIO_0; | |
85cd7251 | 856 | |
669a5db4 | 857 | control = 3; /* IORDY|TIME1 */ |
85cd7251 | 858 | |
669a5db4 JG |
859 | /* If the drive MWDMA is faster than it can do PIO then |
860 | we must force PIO into PIO0 */ | |
85cd7251 | 861 | |
669a5db4 JG |
862 | if (adev->pio_mode < needed_pio[mwdma]) |
863 | /* Enable DMA timing only */ | |
864 | control |= 8; /* PIO cycles in PIO0 */ | |
865 | ||
866 | if (adev->devno) { /* Slave */ | |
867 | master_data &= 0xFF4F; /* Mask out IORDY|TIME1|DMAONLY */ | |
868 | master_data |= control << 4; | |
869 | pci_read_config_byte(dev, 0x44, &slave_data); | |
a5bf5f5a | 870 | slave_data &= (ap->port_no ? 0x0f : 0xf0); |
669a5db4 JG |
871 | /* Load the matching timing */ |
872 | slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << (ap->port_no ? 4 : 0); | |
873 | pci_write_config_byte(dev, 0x44, slave_data); | |
874 | } else { /* Master */ | |
85cd7251 | 875 | master_data &= 0xCCF4; /* Mask out IORDY|TIME1|DMAONLY |
669a5db4 JG |
876 | and master timing bits */ |
877 | master_data |= control; | |
878 | master_data |= | |
879 | (timings[pio][0] << 12) | | |
880 | (timings[pio][1] << 8); | |
881 | } | |
a5bf5f5a | 882 | |
69385943 | 883 | if (ap->udma_mask) |
a5bf5f5a | 884 | udma_enable &= ~(1 << devid); |
69385943 BZ |
885 | |
886 | pci_write_config_word(dev, master_port, master_data); | |
1da177e4 | 887 | } |
669a5db4 JG |
888 | /* Don't scribble on 0x48 if the controller does not support UDMA */ |
889 | if (ap->udma_mask) | |
890 | pci_write_config_byte(dev, 0x48, udma_enable); | |
60c3be38 BZ |
891 | |
892 | spin_unlock_irqrestore(&piix_lock, flags); | |
669a5db4 JG |
893 | } |
894 | ||
895 | /** | |
896 | * piix_set_dmamode - Initialize host controller PATA DMA timings | |
897 | * @ap: Port whose timings we are configuring | |
898 | * @adev: um | |
899 | * | |
900 | * Set MW/UDMA mode for device, in host controller PCI config space. | |
901 | * | |
902 | * LOCKING: | |
903 | * None (inherited from caller). | |
904 | */ | |
905 | ||
2dcb407e | 906 | static void piix_set_dmamode(struct ata_port *ap, struct ata_device *adev) |
669a5db4 JG |
907 | { |
908 | do_pata_set_dmamode(ap, adev, 0); | |
909 | } | |
910 | ||
911 | /** | |
912 | * ich_set_dmamode - Initialize host controller PATA DMA timings | |
913 | * @ap: Port whose timings we are configuring | |
914 | * @adev: um | |
915 | * | |
916 | * Set MW/UDMA mode for device, in host controller PCI config space. | |
917 | * | |
918 | * LOCKING: | |
919 | * None (inherited from caller). | |
920 | */ | |
921 | ||
2dcb407e | 922 | static void ich_set_dmamode(struct ata_port *ap, struct ata_device *adev) |
669a5db4 JG |
923 | { |
924 | do_pata_set_dmamode(ap, adev, 1); | |
1da177e4 LT |
925 | } |
926 | ||
c7290724 TH |
927 | /* |
928 | * Serial ATA Index/Data Pair Superset Registers access | |
929 | * | |
930 | * Beginning from ICH8, there's a sane way to access SCRs using index | |
be77e43a TH |
931 | * and data register pair located at BAR5 which means that we have |
932 | * separate SCRs for master and slave. This is handled using libata | |
933 | * slave_link facility. | |
c7290724 TH |
934 | */ |
935 | static const int piix_sidx_map[] = { | |
936 | [SCR_STATUS] = 0, | |
937 | [SCR_ERROR] = 2, | |
938 | [SCR_CONTROL] = 1, | |
939 | }; | |
940 | ||
be77e43a | 941 | static void piix_sidpr_sel(struct ata_link *link, unsigned int reg) |
c7290724 | 942 | { |
be77e43a | 943 | struct ata_port *ap = link->ap; |
c7290724 TH |
944 | struct piix_host_priv *hpriv = ap->host->private_data; |
945 | ||
be77e43a | 946 | iowrite32(((ap->port_no * 2 + link->pmp) << 8) | piix_sidx_map[reg], |
c7290724 TH |
947 | hpriv->sidpr + PIIX_SIDPR_IDX); |
948 | } | |
949 | ||
82ef04fb TH |
950 | static int piix_sidpr_scr_read(struct ata_link *link, |
951 | unsigned int reg, u32 *val) | |
c7290724 | 952 | { |
be77e43a | 953 | struct piix_host_priv *hpriv = link->ap->host->private_data; |
c7290724 TH |
954 | |
955 | if (reg >= ARRAY_SIZE(piix_sidx_map)) | |
956 | return -EINVAL; | |
957 | ||
be77e43a TH |
958 | piix_sidpr_sel(link, reg); |
959 | *val = ioread32(hpriv->sidpr + PIIX_SIDPR_DATA); | |
c7290724 TH |
960 | return 0; |
961 | } | |
962 | ||
82ef04fb TH |
963 | static int piix_sidpr_scr_write(struct ata_link *link, |
964 | unsigned int reg, u32 val) | |
c7290724 | 965 | { |
be77e43a | 966 | struct piix_host_priv *hpriv = link->ap->host->private_data; |
82ef04fb | 967 | |
c7290724 TH |
968 | if (reg >= ARRAY_SIZE(piix_sidx_map)) |
969 | return -EINVAL; | |
970 | ||
be77e43a TH |
971 | piix_sidpr_sel(link, reg); |
972 | iowrite32(val, hpriv->sidpr + PIIX_SIDPR_DATA); | |
c7290724 TH |
973 | return 0; |
974 | } | |
975 | ||
27943620 TH |
976 | static bool piix_irq_check(struct ata_port *ap) |
977 | { | |
978 | if (unlikely(!ap->ioaddr.bmdma_addr)) | |
979 | return false; | |
980 | ||
981 | return ap->ops->bmdma_status(ap) & ATA_DMA_INTR; | |
982 | } | |
983 | ||
b8b275ef | 984 | #ifdef CONFIG_PM |
8c3832eb TH |
985 | static int piix_broken_suspend(void) |
986 | { | |
1855256c | 987 | static const struct dmi_system_id sysids[] = { |
4c74d4ec TH |
988 | { |
989 | .ident = "TECRA M3", | |
990 | .matches = { | |
991 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
992 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M3"), | |
993 | }, | |
994 | }, | |
04d86d6f PS |
995 | { |
996 | .ident = "TECRA M3", | |
997 | .matches = { | |
998 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
999 | DMI_MATCH(DMI_PRODUCT_NAME, "Tecra M3"), | |
1000 | }, | |
1001 | }, | |
d1aa690a PS |
1002 | { |
1003 | .ident = "TECRA M4", | |
1004 | .matches = { | |
1005 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1006 | DMI_MATCH(DMI_PRODUCT_NAME, "Tecra M4"), | |
1007 | }, | |
1008 | }, | |
040dee53 TH |
1009 | { |
1010 | .ident = "TECRA M4", | |
1011 | .matches = { | |
1012 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1013 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M4"), | |
1014 | }, | |
1015 | }, | |
8c3832eb TH |
1016 | { |
1017 | .ident = "TECRA M5", | |
1018 | .matches = { | |
1019 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1020 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M5"), | |
1021 | }, | |
b8b275ef | 1022 | }, |
ffe188dd PS |
1023 | { |
1024 | .ident = "TECRA M6", | |
1025 | .matches = { | |
1026 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1027 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M6"), | |
1028 | }, | |
1029 | }, | |
5c08ea01 TH |
1030 | { |
1031 | .ident = "TECRA M7", | |
1032 | .matches = { | |
1033 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1034 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M7"), | |
1035 | }, | |
1036 | }, | |
04d86d6f PS |
1037 | { |
1038 | .ident = "TECRA A8", | |
1039 | .matches = { | |
1040 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1041 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA A8"), | |
1042 | }, | |
1043 | }, | |
ffe188dd PS |
1044 | { |
1045 | .ident = "Satellite R20", | |
1046 | .matches = { | |
1047 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1048 | DMI_MATCH(DMI_PRODUCT_NAME, "Satellite R20"), | |
1049 | }, | |
1050 | }, | |
04d86d6f PS |
1051 | { |
1052 | .ident = "Satellite R25", | |
1053 | .matches = { | |
1054 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1055 | DMI_MATCH(DMI_PRODUCT_NAME, "Satellite R25"), | |
1056 | }, | |
1057 | }, | |
3cc0b9d3 TH |
1058 | { |
1059 | .ident = "Satellite U200", | |
1060 | .matches = { | |
1061 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1062 | DMI_MATCH(DMI_PRODUCT_NAME, "Satellite U200"), | |
1063 | }, | |
1064 | }, | |
04d86d6f PS |
1065 | { |
1066 | .ident = "Satellite U200", | |
1067 | .matches = { | |
1068 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1069 | DMI_MATCH(DMI_PRODUCT_NAME, "SATELLITE U200"), | |
1070 | }, | |
1071 | }, | |
62320e23 YC |
1072 | { |
1073 | .ident = "Satellite Pro U200", | |
1074 | .matches = { | |
1075 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1076 | DMI_MATCH(DMI_PRODUCT_NAME, "SATELLITE PRO U200"), | |
1077 | }, | |
1078 | }, | |
8c3832eb TH |
1079 | { |
1080 | .ident = "Satellite U205", | |
1081 | .matches = { | |
1082 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1083 | DMI_MATCH(DMI_PRODUCT_NAME, "Satellite U205"), | |
1084 | }, | |
b8b275ef | 1085 | }, |
de753e5e TH |
1086 | { |
1087 | .ident = "SATELLITE U205", | |
1088 | .matches = { | |
1089 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1090 | DMI_MATCH(DMI_PRODUCT_NAME, "SATELLITE U205"), | |
1091 | }, | |
1092 | }, | |
8c3832eb TH |
1093 | { |
1094 | .ident = "Portege M500", | |
1095 | .matches = { | |
1096 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
1097 | DMI_MATCH(DMI_PRODUCT_NAME, "PORTEGE M500"), | |
1098 | }, | |
b8b275ef | 1099 | }, |
c3f93b8f TH |
1100 | { |
1101 | .ident = "VGN-BX297XP", | |
1102 | .matches = { | |
1103 | DMI_MATCH(DMI_SYS_VENDOR, "Sony Corporation"), | |
1104 | DMI_MATCH(DMI_PRODUCT_NAME, "VGN-BX297XP"), | |
1105 | }, | |
1106 | }, | |
7d051548 JG |
1107 | |
1108 | { } /* terminate list */ | |
8c3832eb | 1109 | }; |
7abe79c3 TH |
1110 | static const char *oemstrs[] = { |
1111 | "Tecra M3,", | |
1112 | }; | |
1113 | int i; | |
8c3832eb TH |
1114 | |
1115 | if (dmi_check_system(sysids)) | |
1116 | return 1; | |
1117 | ||
7abe79c3 TH |
1118 | for (i = 0; i < ARRAY_SIZE(oemstrs); i++) |
1119 | if (dmi_find_device(DMI_DEV_TYPE_OEM_STRING, oemstrs[i], NULL)) | |
1120 | return 1; | |
1121 | ||
1eedb4a9 TH |
1122 | /* TECRA M4 sometimes forgets its identify and reports bogus |
1123 | * DMI information. As the bogus information is a bit | |
1124 | * generic, match as many entries as possible. This manual | |
1125 | * matching is necessary because dmi_system_id.matches is | |
1126 | * limited to four entries. | |
1127 | */ | |
3c387730 JS |
1128 | if (dmi_match(DMI_SYS_VENDOR, "TOSHIBA") && |
1129 | dmi_match(DMI_PRODUCT_NAME, "000000") && | |
1130 | dmi_match(DMI_PRODUCT_VERSION, "000000") && | |
1131 | dmi_match(DMI_PRODUCT_SERIAL, "000000") && | |
1132 | dmi_match(DMI_BOARD_VENDOR, "TOSHIBA") && | |
1133 | dmi_match(DMI_BOARD_NAME, "Portable PC") && | |
1134 | dmi_match(DMI_BOARD_VERSION, "Version A0")) | |
1eedb4a9 TH |
1135 | return 1; |
1136 | ||
8c3832eb TH |
1137 | return 0; |
1138 | } | |
b8b275ef TH |
1139 | |
1140 | static int piix_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg) | |
1141 | { | |
1142 | struct ata_host *host = dev_get_drvdata(&pdev->dev); | |
1143 | unsigned long flags; | |
1144 | int rc = 0; | |
1145 | ||
1146 | rc = ata_host_suspend(host, mesg); | |
1147 | if (rc) | |
1148 | return rc; | |
1149 | ||
1150 | /* Some braindamaged ACPI suspend implementations expect the | |
1151 | * controller to be awake on entry; otherwise, it burns cpu | |
1152 | * cycles and power trying to do something to the sleeping | |
1153 | * beauty. | |
1154 | */ | |
3a2d5b70 | 1155 | if (piix_broken_suspend() && (mesg.event & PM_EVENT_SLEEP)) { |
b8b275ef TH |
1156 | pci_save_state(pdev); |
1157 | ||
1158 | /* mark its power state as "unknown", since we don't | |
1159 | * know if e.g. the BIOS will change its device state | |
1160 | * when we suspend. | |
1161 | */ | |
1162 | if (pdev->current_state == PCI_D0) | |
1163 | pdev->current_state = PCI_UNKNOWN; | |
1164 | ||
1165 | /* tell resume that it's waking up from broken suspend */ | |
1166 | spin_lock_irqsave(&host->lock, flags); | |
1167 | host->flags |= PIIX_HOST_BROKEN_SUSPEND; | |
1168 | spin_unlock_irqrestore(&host->lock, flags); | |
1169 | } else | |
1170 | ata_pci_device_do_suspend(pdev, mesg); | |
1171 | ||
1172 | return 0; | |
1173 | } | |
1174 | ||
1175 | static int piix_pci_device_resume(struct pci_dev *pdev) | |
1176 | { | |
1177 | struct ata_host *host = dev_get_drvdata(&pdev->dev); | |
1178 | unsigned long flags; | |
1179 | int rc; | |
1180 | ||
1181 | if (host->flags & PIIX_HOST_BROKEN_SUSPEND) { | |
1182 | spin_lock_irqsave(&host->lock, flags); | |
1183 | host->flags &= ~PIIX_HOST_BROKEN_SUSPEND; | |
1184 | spin_unlock_irqrestore(&host->lock, flags); | |
1185 | ||
1186 | pci_set_power_state(pdev, PCI_D0); | |
1187 | pci_restore_state(pdev); | |
1188 | ||
1189 | /* PCI device wasn't disabled during suspend. Use | |
0b62e13b TH |
1190 | * pci_reenable_device() to avoid affecting the enable |
1191 | * count. | |
b8b275ef | 1192 | */ |
0b62e13b | 1193 | rc = pci_reenable_device(pdev); |
b8b275ef TH |
1194 | if (rc) |
1195 | dev_printk(KERN_ERR, &pdev->dev, "failed to enable " | |
1196 | "device after resume (%d)\n", rc); | |
1197 | } else | |
1198 | rc = ata_pci_device_do_resume(pdev); | |
1199 | ||
1200 | if (rc == 0) | |
1201 | ata_host_resume(host); | |
1202 | ||
1203 | return rc; | |
1204 | } | |
1205 | #endif | |
1206 | ||
25f98131 TH |
1207 | static u8 piix_vmw_bmdma_status(struct ata_port *ap) |
1208 | { | |
1209 | return ata_bmdma_status(ap) & ~ATA_DMA_ERR; | |
1210 | } | |
1211 | ||
1da177e4 LT |
1212 | #define AHCI_PCI_BAR 5 |
1213 | #define AHCI_GLOBAL_CTL 0x04 | |
1214 | #define AHCI_ENABLE (1 << 31) | |
1215 | static int piix_disable_ahci(struct pci_dev *pdev) | |
1216 | { | |
ea6ba10b | 1217 | void __iomem *mmio; |
1da177e4 LT |
1218 | u32 tmp; |
1219 | int rc = 0; | |
1220 | ||
1221 | /* BUG: pci_enable_device has not yet been called. This | |
1222 | * works because this device is usually set up by BIOS. | |
1223 | */ | |
1224 | ||
374b1873 JG |
1225 | if (!pci_resource_start(pdev, AHCI_PCI_BAR) || |
1226 | !pci_resource_len(pdev, AHCI_PCI_BAR)) | |
1da177e4 | 1227 | return 0; |
7b6dbd68 | 1228 | |
374b1873 | 1229 | mmio = pci_iomap(pdev, AHCI_PCI_BAR, 64); |
1da177e4 LT |
1230 | if (!mmio) |
1231 | return -ENOMEM; | |
7b6dbd68 | 1232 | |
c47a631f | 1233 | tmp = ioread32(mmio + AHCI_GLOBAL_CTL); |
1da177e4 LT |
1234 | if (tmp & AHCI_ENABLE) { |
1235 | tmp &= ~AHCI_ENABLE; | |
c47a631f | 1236 | iowrite32(tmp, mmio + AHCI_GLOBAL_CTL); |
1da177e4 | 1237 | |
c47a631f | 1238 | tmp = ioread32(mmio + AHCI_GLOBAL_CTL); |
1da177e4 LT |
1239 | if (tmp & AHCI_ENABLE) |
1240 | rc = -EIO; | |
1241 | } | |
7b6dbd68 | 1242 | |
374b1873 | 1243 | pci_iounmap(pdev, mmio); |
1da177e4 LT |
1244 | return rc; |
1245 | } | |
1246 | ||
c621b140 AC |
1247 | /** |
1248 | * piix_check_450nx_errata - Check for problem 450NX setup | |
c893a3ae | 1249 | * @ata_dev: the PCI device to check |
2e9edbf8 | 1250 | * |
c621b140 AC |
1251 | * Check for the present of 450NX errata #19 and errata #25. If |
1252 | * they are found return an error code so we can turn off DMA | |
1253 | */ | |
1254 | ||
1255 | static int __devinit piix_check_450nx_errata(struct pci_dev *ata_dev) | |
1256 | { | |
1257 | struct pci_dev *pdev = NULL; | |
1258 | u16 cfg; | |
c621b140 | 1259 | int no_piix_dma = 0; |
2e9edbf8 | 1260 | |
2dcb407e | 1261 | while ((pdev = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, pdev)) != NULL) { |
c621b140 AC |
1262 | /* Look for 450NX PXB. Check for problem configurations |
1263 | A PCI quirk checks bit 6 already */ | |
c621b140 AC |
1264 | pci_read_config_word(pdev, 0x41, &cfg); |
1265 | /* Only on the original revision: IDE DMA can hang */ | |
44c10138 | 1266 | if (pdev->revision == 0x00) |
c621b140 AC |
1267 | no_piix_dma = 1; |
1268 | /* On all revisions below 5 PXB bus lock must be disabled for IDE */ | |
44c10138 | 1269 | else if (cfg & (1<<14) && pdev->revision < 5) |
c621b140 AC |
1270 | no_piix_dma = 2; |
1271 | } | |
31a34fe7 | 1272 | if (no_piix_dma) |
c621b140 | 1273 | dev_printk(KERN_WARNING, &ata_dev->dev, "450NX errata present, disabling IDE DMA.\n"); |
31a34fe7 | 1274 | if (no_piix_dma == 2) |
c621b140 AC |
1275 | dev_printk(KERN_WARNING, &ata_dev->dev, "A BIOS update may resolve this.\n"); |
1276 | return no_piix_dma; | |
2e9edbf8 | 1277 | } |
c621b140 | 1278 | |
8b09f0da | 1279 | static void __devinit piix_init_pcs(struct ata_host *host, |
ea35d29e JG |
1280 | const struct piix_map_db *map_db) |
1281 | { | |
8b09f0da | 1282 | struct pci_dev *pdev = to_pci_dev(host->dev); |
ea35d29e JG |
1283 | u16 pcs, new_pcs; |
1284 | ||
1285 | pci_read_config_word(pdev, ICH5_PCS, &pcs); | |
1286 | ||
1287 | new_pcs = pcs | map_db->port_enable; | |
1288 | ||
1289 | if (new_pcs != pcs) { | |
1290 | DPRINTK("updating PCS from 0x%x to 0x%x\n", pcs, new_pcs); | |
1291 | pci_write_config_word(pdev, ICH5_PCS, new_pcs); | |
1292 | msleep(150); | |
1293 | } | |
1294 | } | |
1295 | ||
8b09f0da TH |
1296 | static const int *__devinit piix_init_sata_map(struct pci_dev *pdev, |
1297 | struct ata_port_info *pinfo, | |
1298 | const struct piix_map_db *map_db) | |
d33f58b8 | 1299 | { |
b4482a4b | 1300 | const int *map; |
d33f58b8 TH |
1301 | int i, invalid_map = 0; |
1302 | u8 map_value; | |
1303 | ||
1304 | pci_read_config_byte(pdev, ICH5_PMR, &map_value); | |
1305 | ||
1306 | map = map_db->map[map_value & map_db->mask]; | |
1307 | ||
1308 | dev_printk(KERN_INFO, &pdev->dev, "MAP ["); | |
1309 | for (i = 0; i < 4; i++) { | |
1310 | switch (map[i]) { | |
1311 | case RV: | |
1312 | invalid_map = 1; | |
1313 | printk(" XX"); | |
1314 | break; | |
1315 | ||
1316 | case NA: | |
1317 | printk(" --"); | |
1318 | break; | |
1319 | ||
1320 | case IDE: | |
1321 | WARN_ON((i & 1) || map[i + 1] != IDE); | |
669a5db4 | 1322 | pinfo[i / 2] = piix_port_info[ich_pata_100]; |
d33f58b8 TH |
1323 | i++; |
1324 | printk(" IDE IDE"); | |
1325 | break; | |
1326 | ||
1327 | default: | |
1328 | printk(" P%d", map[i]); | |
1329 | if (i & 1) | |
cca3974e | 1330 | pinfo[i / 2].flags |= ATA_FLAG_SLAVE_POSS; |
d33f58b8 TH |
1331 | break; |
1332 | } | |
1333 | } | |
1334 | printk(" ]\n"); | |
1335 | ||
1336 | if (invalid_map) | |
1337 | dev_printk(KERN_ERR, &pdev->dev, | |
1338 | "invalid MAP value %u\n", map_value); | |
1339 | ||
8b09f0da | 1340 | return map; |
d33f58b8 TH |
1341 | } |
1342 | ||
e9c1670c TH |
1343 | static bool piix_no_sidpr(struct ata_host *host) |
1344 | { | |
1345 | struct pci_dev *pdev = to_pci_dev(host->dev); | |
1346 | ||
1347 | /* | |
1348 | * Samsung DB-P70 only has three ATA ports exposed and | |
1349 | * curiously the unconnected first port reports link online | |
1350 | * while not responding to SRST protocol causing excessive | |
1351 | * detection delay. | |
1352 | * | |
1353 | * Unfortunately, the system doesn't carry enough DMI | |
1354 | * information to identify the machine but does have subsystem | |
1355 | * vendor and device set. As it's unclear whether the | |
1356 | * subsystem vendor/device is used only for this specific | |
1357 | * board, the port can't be disabled solely with the | |
1358 | * information; however, turning off SIDPR access works around | |
1359 | * the problem. Turn it off. | |
1360 | * | |
1361 | * This problem is reported in bnc#441240. | |
1362 | * | |
1363 | * https://bugzilla.novell.com/show_bug.cgi?id=441420 | |
1364 | */ | |
1365 | if (pdev->vendor == PCI_VENDOR_ID_INTEL && pdev->device == 0x2920 && | |
1366 | pdev->subsystem_vendor == PCI_VENDOR_ID_SAMSUNG && | |
1367 | pdev->subsystem_device == 0xb049) { | |
1368 | dev_printk(KERN_WARNING, host->dev, | |
1369 | "Samsung DB-P70 detected, disabling SIDPR\n"); | |
1370 | return true; | |
1371 | } | |
1372 | ||
1373 | return false; | |
1374 | } | |
1375 | ||
be77e43a | 1376 | static int __devinit piix_init_sidpr(struct ata_host *host) |
c7290724 TH |
1377 | { |
1378 | struct pci_dev *pdev = to_pci_dev(host->dev); | |
1379 | struct piix_host_priv *hpriv = host->private_data; | |
be77e43a | 1380 | struct ata_link *link0 = &host->ports[0]->link; |
cb6716c8 | 1381 | u32 scontrol; |
be77e43a | 1382 | int i, rc; |
c7290724 TH |
1383 | |
1384 | /* check for availability */ | |
1385 | for (i = 0; i < 4; i++) | |
1386 | if (hpriv->map[i] == IDE) | |
be77e43a | 1387 | return 0; |
c7290724 | 1388 | |
e9c1670c TH |
1389 | /* is it blacklisted? */ |
1390 | if (piix_no_sidpr(host)) | |
1391 | return 0; | |
1392 | ||
c7290724 | 1393 | if (!(host->ports[0]->flags & PIIX_FLAG_SIDPR)) |
be77e43a | 1394 | return 0; |
c7290724 TH |
1395 | |
1396 | if (pci_resource_start(pdev, PIIX_SIDPR_BAR) == 0 || | |
1397 | pci_resource_len(pdev, PIIX_SIDPR_BAR) != PIIX_SIDPR_LEN) | |
be77e43a | 1398 | return 0; |
c7290724 TH |
1399 | |
1400 | if (pcim_iomap_regions(pdev, 1 << PIIX_SIDPR_BAR, DRV_NAME)) | |
be77e43a | 1401 | return 0; |
c7290724 TH |
1402 | |
1403 | hpriv->sidpr = pcim_iomap_table(pdev)[PIIX_SIDPR_BAR]; | |
cb6716c8 TH |
1404 | |
1405 | /* SCR access via SIDPR doesn't work on some configurations. | |
1406 | * Give it a test drive by inhibiting power save modes which | |
1407 | * we'll do anyway. | |
1408 | */ | |
be77e43a | 1409 | piix_sidpr_scr_read(link0, SCR_CONTROL, &scontrol); |
cb6716c8 TH |
1410 | |
1411 | /* if IPM is already 3, SCR access is probably working. Don't | |
1412 | * un-inhibit power save modes as BIOS might have inhibited | |
1413 | * them for a reason. | |
1414 | */ | |
1415 | if ((scontrol & 0xf00) != 0x300) { | |
1416 | scontrol |= 0x300; | |
be77e43a TH |
1417 | piix_sidpr_scr_write(link0, SCR_CONTROL, scontrol); |
1418 | piix_sidpr_scr_read(link0, SCR_CONTROL, &scontrol); | |
cb6716c8 TH |
1419 | |
1420 | if ((scontrol & 0xf00) != 0x300) { | |
1421 | dev_printk(KERN_INFO, host->dev, "SCR access via " | |
1422 | "SIDPR is available but doesn't work\n"); | |
be77e43a | 1423 | return 0; |
cb6716c8 TH |
1424 | } |
1425 | } | |
1426 | ||
be77e43a TH |
1427 | /* okay, SCRs available, set ops and ask libata for slave_link */ |
1428 | for (i = 0; i < 2; i++) { | |
1429 | struct ata_port *ap = host->ports[i]; | |
1430 | ||
1431 | ap->ops = &piix_sidpr_sata_ops; | |
1432 | ||
1433 | if (ap->flags & ATA_FLAG_SLAVE_POSS) { | |
1434 | rc = ata_slave_link_init(ap); | |
1435 | if (rc) | |
1436 | return rc; | |
1437 | } | |
1438 | } | |
1439 | ||
1440 | return 0; | |
c7290724 TH |
1441 | } |
1442 | ||
2852bcf7 | 1443 | static void piix_iocfg_bit18_quirk(struct ata_host *host) |
43a98f05 | 1444 | { |
1855256c | 1445 | static const struct dmi_system_id sysids[] = { |
43a98f05 TH |
1446 | { |
1447 | /* Clevo M570U sets IOCFG bit 18 if the cdrom | |
1448 | * isn't used to boot the system which | |
1449 | * disables the channel. | |
1450 | */ | |
1451 | .ident = "M570U", | |
1452 | .matches = { | |
1453 | DMI_MATCH(DMI_SYS_VENDOR, "Clevo Co."), | |
1454 | DMI_MATCH(DMI_PRODUCT_NAME, "M570U"), | |
1455 | }, | |
1456 | }, | |
7d051548 JG |
1457 | |
1458 | { } /* terminate list */ | |
43a98f05 | 1459 | }; |
2852bcf7 TH |
1460 | struct pci_dev *pdev = to_pci_dev(host->dev); |
1461 | struct piix_host_priv *hpriv = host->private_data; | |
43a98f05 TH |
1462 | |
1463 | if (!dmi_check_system(sysids)) | |
1464 | return; | |
1465 | ||
1466 | /* The datasheet says that bit 18 is NOOP but certain systems | |
1467 | * seem to use it to disable a channel. Clear the bit on the | |
1468 | * affected systems. | |
1469 | */ | |
2852bcf7 | 1470 | if (hpriv->saved_iocfg & (1 << 18)) { |
43a98f05 TH |
1471 | dev_printk(KERN_INFO, &pdev->dev, |
1472 | "applying IOCFG bit18 quirk\n"); | |
2852bcf7 TH |
1473 | pci_write_config_dword(pdev, PIIX_IOCFG, |
1474 | hpriv->saved_iocfg & ~(1 << 18)); | |
43a98f05 TH |
1475 | } |
1476 | } | |
1477 | ||
5f451fe1 RW |
1478 | static bool piix_broken_system_poweroff(struct pci_dev *pdev) |
1479 | { | |
1480 | static const struct dmi_system_id broken_systems[] = { | |
1481 | { | |
1482 | .ident = "HP Compaq 2510p", | |
1483 | .matches = { | |
1484 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1485 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq 2510p"), | |
1486 | }, | |
1487 | /* PCI slot number of the controller */ | |
1488 | .driver_data = (void *)0x1FUL, | |
1489 | }, | |
65e31643 VS |
1490 | { |
1491 | .ident = "HP Compaq nc6000", | |
1492 | .matches = { | |
1493 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1494 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nc6000"), | |
1495 | }, | |
1496 | /* PCI slot number of the controller */ | |
1497 | .driver_data = (void *)0x1FUL, | |
1498 | }, | |
5f451fe1 RW |
1499 | |
1500 | { } /* terminate list */ | |
1501 | }; | |
1502 | const struct dmi_system_id *dmi = dmi_first_match(broken_systems); | |
1503 | ||
1504 | if (dmi) { | |
1505 | unsigned long slot = (unsigned long)dmi->driver_data; | |
1506 | /* apply the quirk only to on-board controllers */ | |
1507 | return slot == PCI_SLOT(pdev->devfn); | |
1508 | } | |
1509 | ||
1510 | return false; | |
1511 | } | |
1512 | ||
1da177e4 LT |
1513 | /** |
1514 | * piix_init_one - Register PIIX ATA PCI device with kernel services | |
1515 | * @pdev: PCI device to register | |
1516 | * @ent: Entry in piix_pci_tbl matching with @pdev | |
1517 | * | |
1518 | * Called from kernel PCI layer. We probe for combined mode (sigh), | |
1519 | * and then hand over control to libata, for it to do the rest. | |
1520 | * | |
1521 | * LOCKING: | |
1522 | * Inherited from PCI layer (may sleep). | |
1523 | * | |
1524 | * RETURNS: | |
1525 | * Zero on success, or -ERRNO value. | |
1526 | */ | |
1527 | ||
bc5468f5 AB |
1528 | static int __devinit piix_init_one(struct pci_dev *pdev, |
1529 | const struct pci_device_id *ent) | |
1da177e4 LT |
1530 | { |
1531 | static int printed_version; | |
24dc5f33 | 1532 | struct device *dev = &pdev->dev; |
d33f58b8 | 1533 | struct ata_port_info port_info[2]; |
1626aeb8 | 1534 | const struct ata_port_info *ppi[] = { &port_info[0], &port_info[1] }; |
cca3974e | 1535 | unsigned long port_flags; |
8b09f0da TH |
1536 | struct ata_host *host; |
1537 | struct piix_host_priv *hpriv; | |
1538 | int rc; | |
1da177e4 LT |
1539 | |
1540 | if (!printed_version++) | |
6248e647 JG |
1541 | dev_printk(KERN_DEBUG, &pdev->dev, |
1542 | "version " DRV_VERSION "\n"); | |
1da177e4 | 1543 | |
347979a0 AC |
1544 | /* no hotplugging support for later devices (FIXME) */ |
1545 | if (!in_module_init && ent->driver_data >= ich5_sata) | |
1da177e4 LT |
1546 | return -ENODEV; |
1547 | ||
5f451fe1 RW |
1548 | if (piix_broken_system_poweroff(pdev)) { |
1549 | piix_port_info[ent->driver_data].flags |= | |
1550 | ATA_FLAG_NO_POWEROFF_SPINDOWN | | |
1551 | ATA_FLAG_NO_HIBERNATE_SPINDOWN; | |
1552 | dev_info(&pdev->dev, "quirky BIOS, skipping spindown " | |
1553 | "on poweroff and hibernation\n"); | |
1554 | } | |
1555 | ||
8b09f0da TH |
1556 | port_info[0] = piix_port_info[ent->driver_data]; |
1557 | port_info[1] = piix_port_info[ent->driver_data]; | |
1558 | ||
1559 | port_flags = port_info[0].flags; | |
1560 | ||
1561 | /* enable device and prepare host */ | |
1562 | rc = pcim_enable_device(pdev); | |
1563 | if (rc) | |
1564 | return rc; | |
1565 | ||
2852bcf7 TH |
1566 | hpriv = devm_kzalloc(dev, sizeof(*hpriv), GFP_KERNEL); |
1567 | if (!hpriv) | |
1568 | return -ENOMEM; | |
1569 | ||
1570 | /* Save IOCFG, this will be used for cable detection, quirk | |
1571 | * detection and restoration on detach. This is necessary | |
1572 | * because some ACPI implementations mess up cable related | |
1573 | * bits on _STM. Reported on kernel bz#11879. | |
1574 | */ | |
1575 | pci_read_config_dword(pdev, PIIX_IOCFG, &hpriv->saved_iocfg); | |
1576 | ||
5016d7d2 TH |
1577 | /* ICH6R may be driven by either ata_piix or ahci driver |
1578 | * regardless of BIOS configuration. Make sure AHCI mode is | |
1579 | * off. | |
1580 | */ | |
1581 | if (pdev->vendor == PCI_VENDOR_ID_INTEL && pdev->device == 0x2652) { | |
da3ceb22 | 1582 | rc = piix_disable_ahci(pdev); |
5016d7d2 TH |
1583 | if (rc) |
1584 | return rc; | |
1585 | } | |
1586 | ||
8b09f0da | 1587 | /* SATA map init can change port_info, do it before prepping host */ |
8b09f0da TH |
1588 | if (port_flags & ATA_FLAG_SATA) |
1589 | hpriv->map = piix_init_sata_map(pdev, port_info, | |
1590 | piix_map_db_table[ent->driver_data]); | |
1da177e4 | 1591 | |
1c5afdf7 | 1592 | rc = ata_pci_bmdma_prepare_host(pdev, ppi, &host); |
8b09f0da TH |
1593 | if (rc) |
1594 | return rc; | |
1595 | host->private_data = hpriv; | |
ff0fc146 | 1596 | |
8b09f0da | 1597 | /* initialize controller */ |
c7290724 | 1598 | if (port_flags & ATA_FLAG_SATA) { |
8b09f0da | 1599 | piix_init_pcs(host, piix_map_db_table[ent->driver_data]); |
be77e43a TH |
1600 | rc = piix_init_sidpr(host); |
1601 | if (rc) | |
1602 | return rc; | |
c7290724 | 1603 | } |
1da177e4 | 1604 | |
43a98f05 | 1605 | /* apply IOCFG bit18 quirk */ |
2852bcf7 | 1606 | piix_iocfg_bit18_quirk(host); |
43a98f05 | 1607 | |
1da177e4 LT |
1608 | /* On ICH5, some BIOSen disable the interrupt using the |
1609 | * PCI_COMMAND_INTX_DISABLE bit added in PCI 2.3. | |
1610 | * On ICH6, this bit has the same effect, but only when | |
1611 | * MSI is disabled (and it is disabled, as we don't use | |
1612 | * message-signalled interrupts currently). | |
1613 | */ | |
cca3974e | 1614 | if (port_flags & PIIX_FLAG_CHECKINTR) |
a04ce0ff | 1615 | pci_intx(pdev, 1); |
1da177e4 | 1616 | |
c621b140 AC |
1617 | if (piix_check_450nx_errata(pdev)) { |
1618 | /* This writes into the master table but it does not | |
1619 | really matter for this errata as we will apply it to | |
1620 | all the PIIX devices on the board */ | |
8b09f0da TH |
1621 | host->ports[0]->mwdma_mask = 0; |
1622 | host->ports[0]->udma_mask = 0; | |
1623 | host->ports[1]->mwdma_mask = 0; | |
1624 | host->ports[1]->udma_mask = 0; | |
c621b140 | 1625 | } |
517d3cc1 | 1626 | host->flags |= ATA_HOST_PARALLEL_SCAN; |
8b09f0da TH |
1627 | |
1628 | pci_set_master(pdev); | |
c3b28894 | 1629 | return ata_pci_sff_activate_host(host, ata_bmdma_interrupt, &piix_sht); |
1da177e4 LT |
1630 | } |
1631 | ||
2852bcf7 TH |
1632 | static void piix_remove_one(struct pci_dev *pdev) |
1633 | { | |
1634 | struct ata_host *host = dev_get_drvdata(&pdev->dev); | |
1635 | struct piix_host_priv *hpriv = host->private_data; | |
1636 | ||
1637 | pci_write_config_dword(pdev, PIIX_IOCFG, hpriv->saved_iocfg); | |
1638 | ||
1639 | ata_pci_remove_one(pdev); | |
1640 | } | |
1641 | ||
1da177e4 LT |
1642 | static int __init piix_init(void) |
1643 | { | |
1644 | int rc; | |
1645 | ||
b7887196 PR |
1646 | DPRINTK("pci_register_driver\n"); |
1647 | rc = pci_register_driver(&piix_pci_driver); | |
1da177e4 LT |
1648 | if (rc) |
1649 | return rc; | |
1650 | ||
1651 | in_module_init = 0; | |
1652 | ||
1653 | DPRINTK("done\n"); | |
1654 | return 0; | |
1655 | } | |
1656 | ||
1da177e4 LT |
1657 | static void __exit piix_exit(void) |
1658 | { | |
1659 | pci_unregister_driver(&piix_pci_driver); | |
1660 | } | |
1661 | ||
1662 | module_init(piix_init); | |
1663 | module_exit(piix_exit); |