projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
pata_scc: kill useless check in scc_postreset()
[deliverable/linux.git] / drivers / ata / libahci.c
CommitLineData
365cfa1e
AV		 1/*
2 * libahci.c - Common AHCI SATA low-level routines
3 *
4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 * Copyright 2004-2005 Red Hat, Inc.
9 *
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; see the file COPYING. If not, write to
23 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
24 *
25 *
26 * libata documentation is available via 'make {ps|pdf}docs',
27 * as Documentation/DocBook/libata.*
28 *
29 * AHCI hardware documentation:
30 * http://www.intel.com/technology/serialata/pdf/rev1_0.pdf
31 * http://www.intel.com/technology/serialata/pdf/rev1_1.pdf
32 *
33 */
34
35#include <linux/kernel.h>
fbaf666b 36#include <linux/gfp.h>
365cfa1e
AV		 37#include <linux/module.h>
38#include <linux/init.h>
39#include <linux/blkdev.h>
40#include <linux/delay.h>
41#include <linux/interrupt.h>
42#include <linux/dma-mapping.h>
43#include <linux/device.h>
44#include <scsi/scsi_host.h>
45#include <scsi/scsi_cmnd.h>
46#include <linux/libata.h>
47#include "ahci.h"
48
49static int ahci_skip_host_reset;
50int ahci_ignore_sss;
51EXPORT_SYMBOL_GPL(ahci_ignore_sss);
52
53module_param_named(skip_host_reset, ahci_skip_host_reset, int, 0444);
54MODULE_PARM_DESC(skip_host_reset, "skip global host reset (0=don't skip, 1=skip)");
55
56module_param_named(ignore_sss, ahci_ignore_sss, int, 0444);
57MODULE_PARM_DESC(ignore_sss, "Ignore staggered spinup flag (0=don't ignore, 1=ignore)");
58
59static int ahci_enable_alpm(struct ata_port *ap,
60 enum link_pm policy);
61static void ahci_disable_alpm(struct ata_port *ap);
62static ssize_t ahci_led_show(struct ata_port *ap, char *buf);
63static ssize_t ahci_led_store(struct ata_port *ap, const char *buf,
64 size_t size);
65static ssize_t ahci_transmit_led_message(struct ata_port *ap, u32 state,
66 ssize_t size);
67
68
69
70static int ahci_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val);
71static int ahci_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val);
72static unsigned int ahci_qc_issue(struct ata_queued_cmd *qc);
73static bool ahci_qc_fill_rtf(struct ata_queued_cmd *qc);
74static int ahci_port_start(struct ata_port *ap);
75static void ahci_port_stop(struct ata_port *ap);
76static void ahci_qc_prep(struct ata_queued_cmd *qc);
77static int ahci_pmp_qc_defer(struct ata_queued_cmd *qc);
78static void ahci_freeze(struct ata_port *ap);
79static void ahci_thaw(struct ata_port *ap);
80static void ahci_enable_fbs(struct ata_port *ap);
81static void ahci_disable_fbs(struct ata_port *ap);
82static void ahci_pmp_attach(struct ata_port *ap);
83static void ahci_pmp_detach(struct ata_port *ap);
84static int ahci_softreset(struct ata_link *link, unsigned int *class,
85 unsigned long deadline);
86static int ahci_hardreset(struct ata_link *link, unsigned int *class,
87 unsigned long deadline);
88static void ahci_postreset(struct ata_link *link, unsigned int *class);
89static void ahci_error_handler(struct ata_port *ap);
90static void ahci_post_internal_cmd(struct ata_queued_cmd *qc);
91static int ahci_port_resume(struct ata_port *ap);
92static void ahci_dev_config(struct ata_device *dev);
93static void ahci_fill_cmd_slot(struct ahci_port_priv *pp, unsigned int tag,
94 u32 opts);
95#ifdef CONFIG_PM
96static int ahci_port_suspend(struct ata_port *ap, pm_message_t mesg);
97#endif
98static ssize_t ahci_activity_show(struct ata_device *dev, char *buf);
99static ssize_t ahci_activity_store(struct ata_device *dev,
100 enum sw_activity val);
101static void ahci_init_sw_activity(struct ata_link *link);
102
103static ssize_t ahci_show_host_caps(struct device *dev,
104 struct device_attribute *attr, char *buf);
105static ssize_t ahci_show_host_cap2(struct device *dev,
106 struct device_attribute *attr, char *buf);
107static ssize_t ahci_show_host_version(struct device *dev,
108 struct device_attribute *attr, char *buf);
109static ssize_t ahci_show_port_cmd(struct device *dev,
110 struct device_attribute *attr, char *buf);
111
112static DEVICE_ATTR(ahci_host_caps, S_IRUGO, ahci_show_host_caps, NULL);
113static DEVICE_ATTR(ahci_host_cap2, S_IRUGO, ahci_show_host_cap2, NULL);
114static DEVICE_ATTR(ahci_host_version, S_IRUGO, ahci_show_host_version, NULL);
115static DEVICE_ATTR(ahci_port_cmd, S_IRUGO, ahci_show_port_cmd, NULL);
116
117static struct device_attribute *ahci_shost_attrs[] = {
118 &dev_attr_link_power_management_policy,
119 &dev_attr_em_message_type,
120 &dev_attr_em_message,
121 &dev_attr_ahci_host_caps,
122 &dev_attr_ahci_host_cap2,
123 &dev_attr_ahci_host_version,
124 &dev_attr_ahci_port_cmd,
125 NULL
126};
127
128static struct device_attribute *ahci_sdev_attrs[] = {
129 &dev_attr_sw_activity,
130 &dev_attr_unload_heads,
131 NULL
132};
133
134struct scsi_host_template ahci_sht = {
135 ATA_NCQ_SHT("ahci"),
136 .can_queue = AHCI_MAX_CMDS - 1,
137 .sg_tablesize = AHCI_MAX_SG,
138 .dma_boundary = AHCI_DMA_BOUNDARY,
139 .shost_attrs = ahci_shost_attrs,
140 .sdev_attrs = ahci_sdev_attrs,
141};
142EXPORT_SYMBOL_GPL(ahci_sht);
143
144struct ata_port_operations ahci_ops = {
145 .inherits = &sata_pmp_port_ops,
146
147 .qc_defer = ahci_pmp_qc_defer,
148 .qc_prep = ahci_qc_prep,
149 .qc_issue = ahci_qc_issue,
150 .qc_fill_rtf = ahci_qc_fill_rtf,
151
152 .freeze = ahci_freeze,
153 .thaw = ahci_thaw,
154 .softreset = ahci_softreset,
155 .hardreset = ahci_hardreset,
156 .postreset = ahci_postreset,
157 .pmp_softreset = ahci_softreset,
158 .error_handler = ahci_error_handler,
159 .post_internal_cmd = ahci_post_internal_cmd,
160 .dev_config = ahci_dev_config,
161
162 .scr_read = ahci_scr_read,
163 .scr_write = ahci_scr_write,
164 .pmp_attach = ahci_pmp_attach,
165 .pmp_detach = ahci_pmp_detach,
166
167 .enable_pm = ahci_enable_alpm,
168 .disable_pm = ahci_disable_alpm,
169 .em_show = ahci_led_show,
170 .em_store = ahci_led_store,
171 .sw_activity_show = ahci_activity_show,
172 .sw_activity_store = ahci_activity_store,
173#ifdef CONFIG_PM
174 .port_suspend = ahci_port_suspend,
175 .port_resume = ahci_port_resume,
176#endif
177 .port_start = ahci_port_start,
178 .port_stop = ahci_port_stop,
179};
180EXPORT_SYMBOL_GPL(ahci_ops);
181
182int ahci_em_messages = 1;
183EXPORT_SYMBOL_GPL(ahci_em_messages);
184module_param(ahci_em_messages, int, 0444);
185/* add other LED protocol types when they become supported */
186MODULE_PARM_DESC(ahci_em_messages,
187 "Set AHCI Enclosure Management Message type (0 = disabled, 1 = LED");
188
189static void ahci_enable_ahci(void __iomem *mmio)
190{
191 int i;
192 u32 tmp;
193
194 /* turn on AHCI_EN */
195 tmp = readl(mmio + HOST_CTL);
196 if (tmp & HOST_AHCI_EN)
197 return;
198
199 /* Some controllers need AHCI_EN to be written multiple times.
200 * Try a few times before giving up.
201 */
202 for (i = 0; i < 5; i++) {
203 tmp |= HOST_AHCI_EN;
204 writel(tmp, mmio + HOST_CTL);
205 tmp = readl(mmio + HOST_CTL); /* flush && sanity check */
206 if (tmp & HOST_AHCI_EN)
207 return;
208 msleep(10);
209 }
210
211 WARN_ON(1);
212}
213
214static ssize_t ahci_show_host_caps(struct device *dev,
215 struct device_attribute *attr, char *buf)
216{
217 struct Scsi_Host *shost = class_to_shost(dev);
218 struct ata_port *ap = ata_shost_to_port(shost);
219 struct ahci_host_priv *hpriv = ap->host->private_data;
220
221 return sprintf(buf, "%x\n", hpriv->cap);
222}
223
224static ssize_t ahci_show_host_cap2(struct device *dev,
225 struct device_attribute *attr, char *buf)
226{
227 struct Scsi_Host *shost = class_to_shost(dev);
228 struct ata_port *ap = ata_shost_to_port(shost);
229 struct ahci_host_priv *hpriv = ap->host->private_data;
230
231 return sprintf(buf, "%x\n", hpriv->cap2);
232}
233
234static ssize_t ahci_show_host_version(struct device *dev,
235 struct device_attribute *attr, char *buf)
236{
237 struct Scsi_Host *shost = class_to_shost(dev);
238 struct ata_port *ap = ata_shost_to_port(shost);
239 struct ahci_host_priv *hpriv = ap->host->private_data;
240 void __iomem *mmio = hpriv->mmio;
241
242 return sprintf(buf, "%x\n", readl(mmio + HOST_VERSION));
243}
244
245static ssize_t ahci_show_port_cmd(struct device *dev,
246 struct device_attribute *attr, char *buf)
247{
248 struct Scsi_Host *shost = class_to_shost(dev);
249 struct ata_port *ap = ata_shost_to_port(shost);
250 void __iomem *port_mmio = ahci_port_base(ap);
251
252 return sprintf(buf, "%x\n", readl(port_mmio + PORT_CMD));
253}
254
255/**
256 * ahci_save_initial_config - Save and fixup initial config values
257 * @dev: target AHCI device
258 * @hpriv: host private area to store config values
259 * @force_port_map: force port map to a specified value
260 * @mask_port_map: mask out particular bits from port map
261 *
262 * Some registers containing configuration info might be setup by
263 * BIOS and might be cleared on reset. This function saves the
264 * initial values of those registers into @hpriv such that they
265 * can be restored after controller reset.
266 *
267 * If inconsistent, config values are fixed up by this function.
268 *
269 * LOCKING:
270 * None.
271 */
272void ahci_save_initial_config(struct device *dev,
273 struct ahci_host_priv *hpriv,
274 unsigned int force_port_map,
275 unsigned int mask_port_map)
276{
277 void __iomem *mmio = hpriv->mmio;
278 u32 cap, cap2, vers, port_map;
279 int i;
280
281 /* make sure AHCI mode is enabled before accessing CAP */
282 ahci_enable_ahci(mmio);
283
284 /* Values prefixed with saved_ are written back to host after
285 * reset. Values without are used for driver operation.
286 */
287 hpriv->saved_cap = cap = readl(mmio + HOST_CAP);
288 hpriv->saved_port_map = port_map = readl(mmio + HOST_PORTS_IMPL);
289
290 /* CAP2 register is only defined for AHCI 1.2 and later */
291 vers = readl(mmio + HOST_VERSION);
292 if ((vers >> 16) > 1 ||
293 ((vers >> 16) == 1 && (vers & 0xFFFF) >= 0x200))
294 hpriv->saved_cap2 = cap2 = readl(mmio + HOST_CAP2);
295 else
296 hpriv->saved_cap2 = cap2 = 0;
297
298 /* some chips have errata preventing 64bit use */
299 if ((cap & HOST_CAP_64) && (hpriv->flags & AHCI_HFLAG_32BIT_ONLY)) {
300 dev_printk(KERN_INFO, dev,
301 "controller can't do 64bit DMA, forcing 32bit\n");
302 cap &= ~HOST_CAP_64;
303 }
304
305 if ((cap & HOST_CAP_NCQ) && (hpriv->flags & AHCI_HFLAG_NO_NCQ)) {
306 dev_printk(KERN_INFO, dev,
307 "controller can't do NCQ, turning off CAP_NCQ\n");
308 cap &= ~HOST_CAP_NCQ;
309 }
310
311 if (!(cap & HOST_CAP_NCQ) && (hpriv->flags & AHCI_HFLAG_YES_NCQ)) {
312 dev_printk(KERN_INFO, dev,
313 "controller can do NCQ, turning on CAP_NCQ\n");
314 cap |= HOST_CAP_NCQ;
315 }
316
317 if ((cap & HOST_CAP_PMP) && (hpriv->flags & AHCI_HFLAG_NO_PMP)) {
318 dev_printk(KERN_INFO, dev,
319 "controller can't do PMP, turning off CAP_PMP\n");
320 cap &= ~HOST_CAP_PMP;
321 }
322
323 if ((cap & HOST_CAP_SNTF) && (hpriv->flags & AHCI_HFLAG_NO_SNTF)) {
324 dev_printk(KERN_INFO, dev,
325 "controller can't do SNTF, turning off CAP_SNTF\n");
326 cap &= ~HOST_CAP_SNTF;
327 }
328
329 if (force_port_map && port_map != force_port_map) {
330 dev_printk(KERN_INFO, dev, "forcing port_map 0x%x -> 0x%x\n",
331 port_map, force_port_map);
332 port_map = force_port_map;
333 }
334
335 if (mask_port_map) {
336 dev_printk(KERN_ERR, dev, "masking port_map 0x%x -> 0x%x\n",
337 port_map,
338 port_map & mask_port_map);
339 port_map &= mask_port_map;
340 }
341
342 /* cross check port_map and cap.n_ports */
343 if (port_map) {
344 int map_ports = 0;
345
346 for (i = 0; i < AHCI_MAX_PORTS; i++)
347 if (port_map & (1 << i))
348 map_ports++;
349
350 /* If PI has more ports than n_ports, whine, clear
351 * port_map and let it be generated from n_ports.
352 */
353 if (map_ports > ahci_nr_ports(cap)) {
354 dev_printk(KERN_WARNING, dev,
355 "implemented port map (0x%x) contains more "
356 "ports than nr_ports (%u), using nr_ports\n",
357 port_map, ahci_nr_ports(cap));
358 port_map = 0;
359 }
360 }
361
362 /* fabricate port_map from cap.nr_ports */
363 if (!port_map) {
364 port_map = (1 << ahci_nr_ports(cap)) - 1;
365 dev_printk(KERN_WARNING, dev,
366 "forcing PORTS_IMPL to 0x%x\n", port_map);
367
368 /* write the fixed up value to the PI register */
369 hpriv->saved_port_map = port_map;
370 }
371
372 /* record values to use during operation */
373 hpriv->cap = cap;
374 hpriv->cap2 = cap2;
375 hpriv->port_map = port_map;
376}
377EXPORT_SYMBOL_GPL(ahci_save_initial_config);
378
379/**
380 * ahci_restore_initial_config - Restore initial config
381 * @host: target ATA host
382 *
383 * Restore initial config stored by ahci_save_initial_config().
384 *
385 * LOCKING:
386 * None.
387 */
388static void ahci_restore_initial_config(struct ata_host *host)
389{
390 struct ahci_host_priv *hpriv = host->private_data;
391 void __iomem *mmio = hpriv->mmio;
392
393 writel(hpriv->saved_cap, mmio + HOST_CAP);
394 if (hpriv->saved_cap2)
395 writel(hpriv->saved_cap2, mmio + HOST_CAP2);
396 writel(hpriv->saved_port_map, mmio + HOST_PORTS_IMPL);
397 (void) readl(mmio + HOST_PORTS_IMPL); /* flush */
398}
399
400static unsigned ahci_scr_offset(struct ata_port *ap, unsigned int sc_reg)
401{
402 static const int offset[] = {
403 [SCR_STATUS] = PORT_SCR_STAT,
404 [SCR_CONTROL] = PORT_SCR_CTL,
405 [SCR_ERROR] = PORT_SCR_ERR,
406 [SCR_ACTIVE] = PORT_SCR_ACT,
407 [SCR_NOTIFICATION] = PORT_SCR_NTF,
408 };
409 struct ahci_host_priv *hpriv = ap->host->private_data;
410
411 if (sc_reg < ARRAY_SIZE(offset) &&
412 (sc_reg != SCR_NOTIFICATION || (hpriv->cap & HOST_CAP_SNTF)))
413 return offset[sc_reg];
414 return 0;
415}
416
417static int ahci_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val)
418{
419 void __iomem *port_mmio = ahci_port_base(link->ap);
420 int offset = ahci_scr_offset(link->ap, sc_reg);
421
422 if (offset) {
423 *val = readl(port_mmio + offset);
424 return 0;
425 }
426 return -EINVAL;
427}
428
429static int ahci_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val)
430{
431 void __iomem *port_mmio = ahci_port_base(link->ap);
432 int offset = ahci_scr_offset(link->ap, sc_reg);
433
434 if (offset) {
435 writel(val, port_mmio + offset);
436 return 0;
437 }
438 return -EINVAL;
439}
440
96d60303
MG		 441static int ahci_is_device_present(void __iomem *port_mmio)
442{
443 u8 status = readl(port_mmio + PORT_TFDATA) & 0xff;
444
445 /* Make sure PxTFD.STS.BSY and PxTFD.STS.DRQ are 0 */
446 if (status & (ATA_BUSY | ATA_DRQ))
447 return 0;
448
449 /* Make sure PxSSTS.DET is 3h */
450 status = readl(port_mmio + PORT_SCR_STAT) & 0xf;
451 if (status != 3)
452 return 0;
453 return 1;
454}
455
365cfa1e
AV		 456void ahci_start_engine(struct ata_port *ap)
457{
458 void __iomem *port_mmio = ahci_port_base(ap);
459 u32 tmp;
460
96d60303
MG		 461 if (!ahci_is_device_present(port_mmio))
462 return;
463
365cfa1e
AV		 464 /* start DMA */
465 tmp = readl(port_mmio + PORT_CMD);
466 tmp |= PORT_CMD_START;
467 writel(tmp, port_mmio + PORT_CMD);
468 readl(port_mmio + PORT_CMD); /* flush */
469}
470EXPORT_SYMBOL_GPL(ahci_start_engine);
471
472int ahci_stop_engine(struct ata_port *ap)
473{
474 void __iomem *port_mmio = ahci_port_base(ap);
475 u32 tmp;
476
477 tmp = readl(port_mmio + PORT_CMD);
478
479 /* check if the HBA is idle */
480 if ((tmp & (PORT_CMD_START | PORT_CMD_LIST_ON)) == 0)
481 return 0;
482
483 /* setting HBA to idle */
484 tmp &= ~PORT_CMD_START;
485 writel(tmp, port_mmio + PORT_CMD);
486
487 /* wait for engine to stop. This could be as long as 500 msec */
488 tmp = ata_wait_register(port_mmio + PORT_CMD,
489 PORT_CMD_LIST_ON, PORT_CMD_LIST_ON, 1, 500);
490 if (tmp & PORT_CMD_LIST_ON)
491 return -EIO;
492
493 return 0;
494}
495EXPORT_SYMBOL_GPL(ahci_stop_engine);
496
497static void ahci_start_fis_rx(struct ata_port *ap)
498{
499 void __iomem *port_mmio = ahci_port_base(ap);
500 struct ahci_host_priv *hpriv = ap->host->private_data;
501 struct ahci_port_priv *pp = ap->private_data;
502 u32 tmp;
503
504 /* set FIS registers */
505 if (hpriv->cap & HOST_CAP_64)
506 writel((pp->cmd_slot_dma >> 16) >> 16,
507 port_mmio + PORT_LST_ADDR_HI);
508 writel(pp->cmd_slot_dma & 0xffffffff, port_mmio + PORT_LST_ADDR);
509
510 if (hpriv->cap & HOST_CAP_64)
511 writel((pp->rx_fis_dma >> 16) >> 16,
512 port_mmio + PORT_FIS_ADDR_HI);
513 writel(pp->rx_fis_dma & 0xffffffff, port_mmio + PORT_FIS_ADDR);
514
515 /* enable FIS reception */
516 tmp = readl(port_mmio + PORT_CMD);
517 tmp |= PORT_CMD_FIS_RX;
518 writel(tmp, port_mmio + PORT_CMD);
519
520 /* flush */
521 readl(port_mmio + PORT_CMD);
522}
523
524static int ahci_stop_fis_rx(struct ata_port *ap)
525{
526 void __iomem *port_mmio = ahci_port_base(ap);
527 u32 tmp;
528
529 /* disable FIS reception */
530 tmp = readl(port_mmio + PORT_CMD);
531 tmp &= ~PORT_CMD_FIS_RX;
532 writel(tmp, port_mmio + PORT_CMD);
533
534 /* wait for completion, spec says 500ms, give it 1000 */
535 tmp = ata_wait_register(port_mmio + PORT_CMD, PORT_CMD_FIS_ON,
536 PORT_CMD_FIS_ON, 10, 1000);
537 if (tmp & PORT_CMD_FIS_ON)
538 return -EBUSY;
539
540 return 0;
541}
542
543static void ahci_power_up(struct ata_port *ap)
544{
545 struct ahci_host_priv *hpriv = ap->host->private_data;
546 void __iomem *port_mmio = ahci_port_base(ap);
547 u32 cmd;
548
549 cmd = readl(port_mmio + PORT_CMD) & ~PORT_CMD_ICC_MASK;
550
551 /* spin up device */
552 if (hpriv->cap & HOST_CAP_SSS) {
553 cmd |= PORT_CMD_SPIN_UP;
554 writel(cmd, port_mmio + PORT_CMD);
555 }
556
557 /* wake up link */
558 writel(cmd | PORT_CMD_ICC_ACTIVE, port_mmio + PORT_CMD);
559}
560
561static void ahci_disable_alpm(struct ata_port *ap)
562{
563 struct ahci_host_priv *hpriv = ap->host->private_data;
564 void __iomem *port_mmio = ahci_port_base(ap);
565 u32 cmd;
566 struct ahci_port_priv *pp = ap->private_data;
567
568 /* IPM bits should be disabled by libata-core */
569 /* get the existing command bits */
570 cmd = readl(port_mmio + PORT_CMD);
571
572 /* disable ALPM and ASP */
573 cmd &= ~PORT_CMD_ASP;
574 cmd &= ~PORT_CMD_ALPE;
575
576 /* force the interface back to active */
577 cmd |= PORT_CMD_ICC_ACTIVE;
578
579 /* write out new cmd value */
580 writel(cmd, port_mmio + PORT_CMD);
581 cmd = readl(port_mmio + PORT_CMD);
582
583 /* wait 10ms to be sure we've come out of any low power state */
584 msleep(10);
585
586 /* clear out any PhyRdy stuff from interrupt status */
587 writel(PORT_IRQ_PHYRDY, port_mmio + PORT_IRQ_STAT);
588
589 /* go ahead and clean out PhyRdy Change from Serror too */
590 ahci_scr_write(&ap->link, SCR_ERROR, ((1 << 16) | (1 << 18)));
591
592 /*
593 * Clear flag to indicate that we should ignore all PhyRdy
594 * state changes
595 */
596 hpriv->flags &= ~AHCI_HFLAG_NO_HOTPLUG;
597
598 /*
599 * Enable interrupts on Phy Ready.
600 */
601 pp->intr_mask |= PORT_IRQ_PHYRDY;
602 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
603
604 /*
605 * don't change the link pm policy - we can be called
606 * just to turn of link pm temporarily
607 */
608}
609
610static int ahci_enable_alpm(struct ata_port *ap,
611 enum link_pm policy)
612{
613 struct ahci_host_priv *hpriv = ap->host->private_data;
614 void __iomem *port_mmio = ahci_port_base(ap);
615 u32 cmd;
616 struct ahci_port_priv *pp = ap->private_data;
617 u32 asp;
618
619 /* Make sure the host is capable of link power management */
620 if (!(hpriv->cap & HOST_CAP_ALPM))
621 return -EINVAL;
622
623 switch (policy) {
624 case MAX_PERFORMANCE:
625 case NOT_AVAILABLE:
626 /*
627 * if we came here with NOT_AVAILABLE,
628 * it just means this is the first time we
629 * have tried to enable - default to max performance,
630 * and let the user go to lower power modes on request.
631 */
632 ahci_disable_alpm(ap);
633 return 0;
634 case MIN_POWER:
635 /* configure HBA to enter SLUMBER */
636 asp = PORT_CMD_ASP;
637 break;
638 case MEDIUM_POWER:
639 /* configure HBA to enter PARTIAL */
640 asp = 0;
641 break;
642 default:
643 return -EINVAL;
644 }
645
646 /*
647 * Disable interrupts on Phy Ready. This keeps us from
648 * getting woken up due to spurious phy ready interrupts
649 * TBD - Hot plug should be done via polling now, is
650 * that even supported?
651 */
652 pp->intr_mask &= ~PORT_IRQ_PHYRDY;
653 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
654
655 /*
656 * Set a flag to indicate that we should ignore all PhyRdy
657 * state changes since these can happen now whenever we
658 * change link state
659 */
660 hpriv->flags |= AHCI_HFLAG_NO_HOTPLUG;
661
662 /* get the existing command bits */
663 cmd = readl(port_mmio + PORT_CMD);
664
665 /*
666 * Set ASP based on Policy
667 */
668 cmd |= asp;
669
670 /*
671 * Setting this bit will instruct the HBA to aggressively
672 * enter a lower power link state when it's appropriate and
673 * based on the value set above for ASP
674 */
675 cmd |= PORT_CMD_ALPE;
676
677 /* write out new cmd value */
678 writel(cmd, port_mmio + PORT_CMD);
679 cmd = readl(port_mmio + PORT_CMD);
680
681 /* IPM bits should be set by libata-core */
682 return 0;
683}
684
685#ifdef CONFIG_PM
686static void ahci_power_down(struct ata_port *ap)
687{
688 struct ahci_host_priv *hpriv = ap->host->private_data;
689 void __iomem *port_mmio = ahci_port_base(ap);
690 u32 cmd, scontrol;
691
692 if (!(hpriv->cap & HOST_CAP_SSS))
693 return;
694
695 /* put device into listen mode, first set PxSCTL.DET to 0 */
696 scontrol = readl(port_mmio + PORT_SCR_CTL);
697 scontrol &= ~0xf;
698 writel(scontrol, port_mmio + PORT_SCR_CTL);
699
700 /* then set PxCMD.SUD to 0 */
701 cmd = readl(port_mmio + PORT_CMD) & ~PORT_CMD_ICC_MASK;
702 cmd &= ~PORT_CMD_SPIN_UP;
703 writel(cmd, port_mmio + PORT_CMD);
704}
705#endif
706
707static void ahci_start_port(struct ata_port *ap)
708{
709 struct ahci_port_priv *pp = ap->private_data;
710 struct ata_link *link;
711 struct ahci_em_priv *emp;
712 ssize_t rc;
713 int i;
714
715 /* enable FIS reception */
716 ahci_start_fis_rx(ap);
717
718 /* enable DMA */
719 ahci_start_engine(ap);
720
721 /* turn on LEDs */
722 if (ap->flags & ATA_FLAG_EM) {
723 ata_for_each_link(link, ap, EDGE) {
724 emp = &pp->em_priv[link->pmp];
725
726 /* EM Transmit bit maybe busy during init */
727 for (i = 0; i < EM_MAX_RETRY; i++) {
728 rc = ahci_transmit_led_message(ap,
729 emp->led_state,
730 4);
731 if (rc == -EBUSY)
732 msleep(1);
733 else
734 break;
735 }
736 }
737 }
738
739 if (ap->flags & ATA_FLAG_SW_ACTIVITY)
740 ata_for_each_link(link, ap, EDGE)
741 ahci_init_sw_activity(link);
742
743}
744
745static int ahci_deinit_port(struct ata_port *ap, const char **emsg)
746{
747 int rc;
748
749 /* disable DMA */
750 rc = ahci_stop_engine(ap);
751 if (rc) {
752 *emsg = "failed to stop engine";
753 return rc;
754 }
755
756 /* disable FIS reception */
757 rc = ahci_stop_fis_rx(ap);
758 if (rc) {
759 *emsg = "failed stop FIS RX";
760 return rc;
761 }
762
763 return 0;
764}
765
766int ahci_reset_controller(struct ata_host *host)
767{
768 struct ahci_host_priv *hpriv = host->private_data;
769 void __iomem *mmio = hpriv->mmio;
770 u32 tmp;
771
772 /* we must be in AHCI mode, before using anything
773 * AHCI-specific, such as HOST_RESET.
774 */
775 ahci_enable_ahci(mmio);
776
777 /* global controller reset */
778 if (!ahci_skip_host_reset) {
779 tmp = readl(mmio + HOST_CTL);
780 if ((tmp & HOST_RESET) == 0) {
781 writel(tmp | HOST_RESET, mmio + HOST_CTL);
782 readl(mmio + HOST_CTL); /* flush */
783 }
784
785 /*
786 * to perform host reset, OS should set HOST_RESET
787 * and poll until this bit is read to be "0".
788 * reset must complete within 1 second, or
789 * the hardware should be considered fried.
790 */
791 tmp = ata_wait_register(mmio + HOST_CTL, HOST_RESET,
792 HOST_RESET, 10, 1000);
793
794 if (tmp & HOST_RESET) {
795 dev_printk(KERN_ERR, host->dev,
796 "controller reset failed (0x%x)\n", tmp);
797 return -EIO;
798 }
799
800 /* turn on AHCI mode */
801 ahci_enable_ahci(mmio);
802
803 /* Some registers might be cleared on reset. Restore
804 * initial values.
805 */
806 ahci_restore_initial_config(host);
807 } else
808 dev_printk(KERN_INFO, host->dev,
809 "skipping global host reset\n");
810
811 return 0;
812}
813EXPORT_SYMBOL_GPL(ahci_reset_controller);
814
815static void ahci_sw_activity(struct ata_link *link)
816{
817 struct ata_port *ap = link->ap;
818 struct ahci_port_priv *pp = ap->private_data;
819 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
820
821 if (!(link->flags & ATA_LFLAG_SW_ACTIVITY))
822 return;
823
824 emp->activity++;
825 if (!timer_pending(&emp->timer))
826 mod_timer(&emp->timer, jiffies + msecs_to_jiffies(10));
827}
828
829static void ahci_sw_activity_blink(unsigned long arg)
830{
831 struct ata_link *link = (struct ata_link *)arg;
832 struct ata_port *ap = link->ap;
833 struct ahci_port_priv *pp = ap->private_data;
834 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
835 unsigned long led_message = emp->led_state;
836 u32 activity_led_state;
837 unsigned long flags;
838
839 led_message &= EM_MSG_LED_VALUE;
840 led_message |= ap->port_no | (link->pmp << 8);
841
842 /* check to see if we've had activity. If so,
843 * toggle state of LED and reset timer. If not,
844 * turn LED to desired idle state.
845 */
846 spin_lock_irqsave(ap->lock, flags);
847 if (emp->saved_activity != emp->activity) {
848 emp->saved_activity = emp->activity;
849 /* get the current LED state */
850 activity_led_state = led_message & EM_MSG_LED_VALUE_ON;
851
852 if (activity_led_state)
853 activity_led_state = 0;
854 else
855 activity_led_state = 1;
856
857 /* clear old state */
858 led_message &= ~EM_MSG_LED_VALUE_ACTIVITY;
859
860 /* toggle state */
861 led_message |= (activity_led_state << 16);
862 mod_timer(&emp->timer, jiffies + msecs_to_jiffies(100));
863 } else {
864 /* switch to idle */
865 led_message &= ~EM_MSG_LED_VALUE_ACTIVITY;
866 if (emp->blink_policy == BLINK_OFF)
867 led_message |= (1 << 16);
868 }
869 spin_unlock_irqrestore(ap->lock, flags);
870 ahci_transmit_led_message(ap, led_message, 4);
871}
872
873static void ahci_init_sw_activity(struct ata_link *link)
874{
875 struct ata_port *ap = link->ap;
876 struct ahci_port_priv *pp = ap->private_data;
877 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
878
879 /* init activity stats, setup timer */
880 emp->saved_activity = emp->activity = 0;
881 setup_timer(&emp->timer, ahci_sw_activity_blink, (unsigned long)link);
882
883 /* check our blink policy and set flag for link if it's enabled */
884 if (emp->blink_policy)
885 link->flags |= ATA_LFLAG_SW_ACTIVITY;
886}
887
888int ahci_reset_em(struct ata_host *host)
889{
890 struct ahci_host_priv *hpriv = host->private_data;
891 void __iomem *mmio = hpriv->mmio;
892 u32 em_ctl;
893
894 em_ctl = readl(mmio + HOST_EM_CTL);
895 if ((em_ctl & EM_CTL_TM) || (em_ctl & EM_CTL_RST))
896 return -EINVAL;
897
898 writel(em_ctl | EM_CTL_RST, mmio + HOST_EM_CTL);
899 return 0;
900}
901EXPORT_SYMBOL_GPL(ahci_reset_em);
902
903static ssize_t ahci_transmit_led_message(struct ata_port *ap, u32 state,
904 ssize_t size)
905{
906 struct ahci_host_priv *hpriv = ap->host->private_data;
907 struct ahci_port_priv *pp = ap->private_data;
908 void __iomem *mmio = hpriv->mmio;
909 u32 em_ctl;
910 u32 message[] = {0, 0};
911 unsigned long flags;
912 int pmp;
913 struct ahci_em_priv *emp;
914
915 /* get the slot number from the message */
916 pmp = (state & EM_MSG_LED_PMP_SLOT) >> 8;
917 if (pmp < EM_MAX_SLOTS)
918 emp = &pp->em_priv[pmp];
919 else
920 return -EINVAL;
921
922 spin_lock_irqsave(ap->lock, flags);
923
924 /*
925 * if we are still busy transmitting a previous message,
926 * do not allow
927 */
928 em_ctl = readl(mmio + HOST_EM_CTL);
929 if (em_ctl & EM_CTL_TM) {
930 spin_unlock_irqrestore(ap->lock, flags);
931 return -EBUSY;
932 }
933
934 /*
935 * create message header - this is all zero except for
936 * the message size, which is 4 bytes.
937 */
938 message[0] |= (4 << 8);
939
940 /* ignore 0:4 of byte zero, fill in port info yourself */
941 message[1] = ((state & ~EM_MSG_LED_HBA_PORT) | ap->port_no);
942
943 /* write message to EM_LOC */
944 writel(message[0], mmio + hpriv->em_loc);
945 writel(message[1], mmio + hpriv->em_loc+4);
946
947 /* save off new led state for port/slot */
948 emp->led_state = state;
949
950 /*
951 * tell hardware to transmit the message
952 */
953 writel(em_ctl | EM_CTL_TM, mmio + HOST_EM_CTL);
954
955 spin_unlock_irqrestore(ap->lock, flags);
956 return size;
957}
958
959static ssize_t ahci_led_show(struct ata_port *ap, char *buf)
960{
961 struct ahci_port_priv *pp = ap->private_data;
962 struct ata_link *link;
963 struct ahci_em_priv *emp;
964 int rc = 0;
965
966 ata_for_each_link(link, ap, EDGE) {
967 emp = &pp->em_priv[link->pmp];
968 rc += sprintf(buf, "%lx\n", emp->led_state);
969 }
970 return rc;
971}
972
973static ssize_t ahci_led_store(struct ata_port *ap, const char *buf,
974 size_t size)
975{
976 int state;
977 int pmp;
978 struct ahci_port_priv *pp = ap->private_data;
979 struct ahci_em_priv *emp;
980
981 state = simple_strtoul(buf, NULL, 0);
982
983 /* get the slot number from the message */
984 pmp = (state & EM_MSG_LED_PMP_SLOT) >> 8;
985 if (pmp < EM_MAX_SLOTS)
986 emp = &pp->em_priv[pmp];
987 else
988 return -EINVAL;
989
990 /* mask off the activity bits if we are in sw_activity
991 * mode, user should turn off sw_activity before setting
992 * activity led through em_message
993 */
994 if (emp->blink_policy)
995 state &= ~EM_MSG_LED_VALUE_ACTIVITY;
996
997 return ahci_transmit_led_message(ap, state, size);
998}
999
1000static ssize_t ahci_activity_store(struct ata_device *dev, enum sw_activity val)
1001{
1002 struct ata_link *link = dev->link;
1003 struct ata_port *ap = link->ap;
1004 struct ahci_port_priv *pp = ap->private_data;
1005 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
1006 u32 port_led_state = emp->led_state;
1007
1008 /* save the desired Activity LED behavior */
1009 if (val == OFF) {
1010 /* clear LFLAG */
1011 link->flags &= ~(ATA_LFLAG_SW_ACTIVITY);
1012
1013 /* set the LED to OFF */
1014 port_led_state &= EM_MSG_LED_VALUE_OFF;
1015 port_led_state |= (ap->port_no | (link->pmp << 8));
1016 ahci_transmit_led_message(ap, port_led_state, 4);
1017 } else {
1018 link->flags |= ATA_LFLAG_SW_ACTIVITY;
1019 if (val == BLINK_OFF) {
1020 /* set LED to ON for idle */
1021 port_led_state &= EM_MSG_LED_VALUE_OFF;
1022 port_led_state |= (ap->port_no | (link->pmp << 8));
1023 port_led_state |= EM_MSG_LED_VALUE_ON; /* check this */
1024 ahci_transmit_led_message(ap, port_led_state, 4);
1025 }
1026 }
1027 emp->blink_policy = val;
1028 return 0;
1029}
1030
1031static ssize_t ahci_activity_show(struct ata_device *dev, char *buf)
1032{
1033 struct ata_link *link = dev->link;
1034 struct ata_port *ap = link->ap;
1035 struct ahci_port_priv *pp = ap->private_data;
1036 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
1037
1038 /* display the saved value of activity behavior for this
1039 * disk.
1040 */
1041 return sprintf(buf, "%d\n", emp->blink_policy);
1042}
1043
1044static void ahci_port_init(struct device *dev, struct ata_port *ap,
1045 int port_no, void __iomem *mmio,
1046 void __iomem *port_mmio)
1047{
1048 const char *emsg = NULL;
1049 int rc;
1050 u32 tmp;
1051
1052 /* make sure port is not active */
1053 rc = ahci_deinit_port(ap, &emsg);
1054 if (rc)
1055 dev_warn(dev, "%s (%d)\n", emsg, rc);
1056
1057 /* clear SError */
1058 tmp = readl(port_mmio + PORT_SCR_ERR);
1059 VPRINTK("PORT_SCR_ERR 0x%x\n", tmp);
1060 writel(tmp, port_mmio + PORT_SCR_ERR);
1061
1062 /* clear port IRQ */
1063 tmp = readl(port_mmio + PORT_IRQ_STAT);
1064 VPRINTK("PORT_IRQ_STAT 0x%x\n", tmp);
1065 if (tmp)
1066 writel(tmp, port_mmio + PORT_IRQ_STAT);
1067
1068 writel(1 << port_no, mmio + HOST_IRQ_STAT);
1069}
1070
1071void ahci_init_controller(struct ata_host *host)
1072{
1073 struct ahci_host_priv *hpriv = host->private_data;
1074 void __iomem *mmio = hpriv->mmio;
1075 int i;
1076 void __iomem *port_mmio;
1077 u32 tmp;
1078
1079 for (i = 0; i < host->n_ports; i++) {
1080 struct ata_port *ap = host->ports[i];
1081
1082 port_mmio = ahci_port_base(ap);
1083 if (ata_port_is_dummy(ap))
1084 continue;
1085
1086 ahci_port_init(host->dev, ap, i, mmio, port_mmio);
1087 }
1088
1089 tmp = readl(mmio + HOST_CTL);
1090 VPRINTK("HOST_CTL 0x%x\n", tmp);
1091 writel(tmp | HOST_IRQ_EN, mmio + HOST_CTL);
1092 tmp = readl(mmio + HOST_CTL);
1093 VPRINTK("HOST_CTL 0x%x\n", tmp);
1094}
1095EXPORT_SYMBOL_GPL(ahci_init_controller);
1096
1097static void ahci_dev_config(struct ata_device *dev)
1098{
1099 struct ahci_host_priv *hpriv = dev->link->ap->host->private_data;
1100
1101 if (hpriv->flags & AHCI_HFLAG_SECT255) {
1102 dev->max_sectors = 255;
1103 ata_dev_printk(dev, KERN_INFO,
1104 "SB600 AHCI: limiting to 255 sectors per cmd\n");
1105 }
1106}
1107
1108static unsigned int ahci_dev_classify(struct ata_port *ap)
1109{
1110 void __iomem *port_mmio = ahci_port_base(ap);
1111 struct ata_taskfile tf;
1112 u32 tmp;
1113
1114 tmp = readl(port_mmio + PORT_SIG);
1115 tf.lbah = (tmp >> 24) & 0xff;
1116 tf.lbam = (tmp >> 16) & 0xff;
1117 tf.lbal = (tmp >> 8) & 0xff;
1118 tf.nsect = (tmp) & 0xff;
1119
1120 return ata_dev_classify(&tf);
1121}
1122
1123static void ahci_fill_cmd_slot(struct ahci_port_priv *pp, unsigned int tag,
1124 u32 opts)
1125{
1126 dma_addr_t cmd_tbl_dma;
1127
1128 cmd_tbl_dma = pp->cmd_tbl_dma + tag * AHCI_CMD_TBL_SZ;
1129
1130 pp->cmd_slot[tag].opts = cpu_to_le32(opts);
1131 pp->cmd_slot[tag].status = 0;
1132 pp->cmd_slot[tag].tbl_addr = cpu_to_le32(cmd_tbl_dma & 0xffffffff);
1133 pp->cmd_slot[tag].tbl_addr_hi = cpu_to_le32((cmd_tbl_dma >> 16) >> 16);
1134}
1135
1136int ahci_kick_engine(struct ata_port *ap)
1137{
1138 void __iomem *port_mmio = ahci_port_base(ap);
1139 struct ahci_host_priv *hpriv = ap->host->private_data;
1140 u8 status = readl(port_mmio + PORT_TFDATA) & 0xFF;
1141 u32 tmp;
1142 int busy, rc;
1143
1144 /* stop engine */
1145 rc = ahci_stop_engine(ap);
1146 if (rc)
1147 goto out_restart;
1148
1149 /* need to do CLO?
1150 * always do CLO if PMP is attached (AHCI-1.3 9.2)
1151 */
1152 busy = status & (ATA_BUSY | ATA_DRQ);
1153 if (!busy && !sata_pmp_attached(ap)) {
1154 rc = 0;
1155 goto out_restart;
1156 }
1157
1158 if (!(hpriv->cap & HOST_CAP_CLO)) {
1159 rc = -EOPNOTSUPP;
1160 goto out_restart;
1161 }
1162
1163 /* perform CLO */
1164 tmp = readl(port_mmio + PORT_CMD);
1165 tmp |= PORT_CMD_CLO;
1166 writel(tmp, port_mmio + PORT_CMD);
1167
1168 rc = 0;
1169 tmp = ata_wait_register(port_mmio + PORT_CMD,
1170 PORT_CMD_CLO, PORT_CMD_CLO, 1, 500);
1171 if (tmp & PORT_CMD_CLO)
1172 rc = -EIO;
1173
1174 /* restart engine */
1175 out_restart:
1176 ahci_start_engine(ap);
1177 return rc;
1178}
1179EXPORT_SYMBOL_GPL(ahci_kick_engine);
1180
1181static int ahci_exec_polled_cmd(struct ata_port *ap, int pmp,
1182 struct ata_taskfile *tf, int is_cmd, u16 flags,
1183 unsigned long timeout_msec)
1184{
1185 const u32 cmd_fis_len = 5; /* five dwords */
1186 struct ahci_port_priv *pp = ap->private_data;
1187 void __iomem *port_mmio = ahci_port_base(ap);
1188 u8 *fis = pp->cmd_tbl;
1189 u32 tmp;
1190
1191 /* prep the command */
1192 ata_tf_to_fis(tf, pmp, is_cmd, fis);
1193 ahci_fill_cmd_slot(pp, 0, cmd_fis_len | flags | (pmp << 12));
1194
1195 /* issue & wait */
1196 writel(1, port_mmio + PORT_CMD_ISSUE);
1197
1198 if (timeout_msec) {
1199 tmp = ata_wait_register(port_mmio + PORT_CMD_ISSUE, 0x1, 0x1,
1200 1, timeout_msec);
1201 if (tmp & 0x1) {
1202 ahci_kick_engine(ap);
1203 return -EBUSY;
1204 }
1205 } else
1206 readl(port_mmio + PORT_CMD_ISSUE); /* flush */
1207
1208 return 0;
1209}
1210
1211int ahci_do_softreset(struct ata_link *link, unsigned int *class,
1212 int pmp, unsigned long deadline,
1213 int (*check_ready)(struct ata_link *link))
1214{
1215 struct ata_port *ap = link->ap;
1216 struct ahci_host_priv *hpriv = ap->host->private_data;
1217 const char *reason = NULL;
1218 unsigned long now, msecs;
1219 struct ata_taskfile tf;
1220 int rc;
1221
1222 DPRINTK("ENTER\n");
1223
1224 /* prepare for SRST (AHCI-1.1 10.4.1) */
1225 rc = ahci_kick_engine(ap);
1226 if (rc && rc != -EOPNOTSUPP)
1227 ata_link_printk(link, KERN_WARNING,
1228 "failed to reset engine (errno=%d)\n", rc);
1229
1230 ata_tf_init(link->device, &tf);
1231
1232 /* issue the first D2H Register FIS */
1233 msecs = 0;
1234 now = jiffies;
1235 if (time_after(now, deadline))
1236 msecs = jiffies_to_msecs(deadline - now);
1237
1238 tf.ctl |= ATA_SRST;
1239 if (ahci_exec_polled_cmd(ap, pmp, &tf, 0,
1240 AHCI_CMD_RESET | AHCI_CMD_CLR_BUSY, msecs)) {
1241 rc = -EIO;
1242 reason = "1st FIS failed";
1243 goto fail;
1244 }
1245
1246 /* spec says at least 5us, but be generous and sleep for 1ms */
1247 msleep(1);
1248
1249 /* issue the second D2H Register FIS */
1250 tf.ctl &= ~ATA_SRST;
1251 ahci_exec_polled_cmd(ap, pmp, &tf, 0, 0, 0);
1252
1253 /* wait for link to become ready */
1254 rc = ata_wait_after_reset(link, deadline, check_ready);
1255 if (rc == -EBUSY && hpriv->flags & AHCI_HFLAG_SRST_TOUT_IS_OFFLINE) {
1256 /*
1257 * Workaround for cases where link online status can't
1258 * be trusted. Treat device readiness timeout as link
1259 * offline.
1260 */
1261 ata_link_printk(link, KERN_INFO,
1262 "device not ready, treating as offline\n");
1263 *class = ATA_DEV_NONE;
1264 } else if (rc) {
1265 /* link occupied, -ENODEV too is an error */
1266 reason = "device not ready";
1267 goto fail;
1268 } else
1269 *class = ahci_dev_classify(ap);
1270
1271 DPRINTK("EXIT, class=%u\n", *class);
1272 return 0;
1273
1274 fail:
1275 ata_link_printk(link, KERN_ERR, "softreset failed (%s)\n", reason);
1276 return rc;
1277}
1278
1279int ahci_check_ready(struct ata_link *link)
1280{
1281 void __iomem *port_mmio = ahci_port_base(link->ap);
1282 u8 status = readl(port_mmio + PORT_TFDATA) & 0xFF;
1283
1284 return ata_check_ready(status);
1285}
1286EXPORT_SYMBOL_GPL(ahci_check_ready);
1287
1288static int ahci_softreset(struct ata_link *link, unsigned int *class,
1289 unsigned long deadline)
1290{
1291 int pmp = sata_srst_pmp(link);
1292
1293 DPRINTK("ENTER\n");
1294
1295 return ahci_do_softreset(link, class, pmp, deadline, ahci_check_ready);
1296}
1297EXPORT_SYMBOL_GPL(ahci_do_softreset);
1298
1299static int ahci_hardreset(struct ata_link *link, unsigned int *class,
1300 unsigned long deadline)
1301{
1302 const unsigned long *timing = sata_ehc_deb_timing(&link->eh_context);
1303 struct ata_port *ap = link->ap;
1304 struct ahci_port_priv *pp = ap->private_data;
1305 u8 *d2h_fis = pp->rx_fis + RX_FIS_D2H_REG;
1306 struct ata_taskfile tf;
1307 bool online;
1308 int rc;
1309
1310 DPRINTK("ENTER\n");
1311
1312 ahci_stop_engine(ap);
1313
1314 /* clear D2H reception area to properly wait for D2H FIS */
1315 ata_tf_init(link->device, &tf);
1316 tf.command = 0x80;
1317 ata_tf_to_fis(&tf, 0, 0, d2h_fis);
1318
1319 rc = sata_link_hardreset(link, timing, deadline, &online,
1320 ahci_check_ready);
1321
1322 ahci_start_engine(ap);
1323
1324 if (online)
1325 *class = ahci_dev_classify(ap);
1326
1327 DPRINTK("EXIT, rc=%d, class=%u\n", rc, *class);
1328 return rc;
1329}
1330
1331static void ahci_postreset(struct ata_link *link, unsigned int *class)
1332{
1333 struct ata_port *ap = link->ap;
1334 void __iomem *port_mmio = ahci_port_base(ap);
1335 u32 new_tmp, tmp;
1336
1337 ata_std_postreset(link, class);
1338
1339 /* Make sure port's ATAPI bit is set appropriately */
1340 new_tmp = tmp = readl(port_mmio + PORT_CMD);
1341 if (*class == ATA_DEV_ATAPI)
1342 new_tmp |= PORT_CMD_ATAPI;
1343 else
1344 new_tmp &= ~PORT_CMD_ATAPI;
1345 if (new_tmp != tmp) {
1346 writel(new_tmp, port_mmio + PORT_CMD);
1347 readl(port_mmio + PORT_CMD); /* flush */
1348 }
1349}
1350
1351static unsigned int ahci_fill_sg(struct ata_queued_cmd *qc, void *cmd_tbl)
1352{
1353 struct scatterlist *sg;
1354 struct ahci_sg *ahci_sg = cmd_tbl + AHCI_CMD_TBL_HDR_SZ;
1355 unsigned int si;
1356
1357 VPRINTK("ENTER\n");
1358
1359 /*
1360 * Next, the S/G list.
1361 */
1362 for_each_sg(qc->sg, sg, qc->n_elem, si) {
1363 dma_addr_t addr = sg_dma_address(sg);
1364 u32 sg_len = sg_dma_len(sg);
1365
1366 ahci_sg[si].addr = cpu_to_le32(addr & 0xffffffff);
1367 ahci_sg[si].addr_hi = cpu_to_le32((addr >> 16) >> 16);
1368 ahci_sg[si].flags_size = cpu_to_le32(sg_len - 1);
1369 }
1370
1371 return si;
1372}
1373
1374static int ahci_pmp_qc_defer(struct ata_queued_cmd *qc)
1375{
1376 struct ata_port *ap = qc->ap;
1377 struct ahci_port_priv *pp = ap->private_data;
1378
1379 if (!sata_pmp_attached(ap) || pp->fbs_enabled)
1380 return ata_std_qc_defer(qc);
1381 else
1382 return sata_pmp_qc_defer_cmd_switch(qc);
1383}
1384
1385static void ahci_qc_prep(struct ata_queued_cmd *qc)
1386{
1387 struct ata_port *ap = qc->ap;
1388 struct ahci_port_priv *pp = ap->private_data;
1389 int is_atapi = ata_is_atapi(qc->tf.protocol);
1390 void *cmd_tbl;
1391 u32 opts;
1392 const u32 cmd_fis_len = 5; /* five dwords */
1393 unsigned int n_elem;
1394
1395 /*
1396 * Fill in command table information. First, the header,
1397 * a SATA Register - Host to Device command FIS.
1398 */
1399 cmd_tbl = pp->cmd_tbl + qc->tag * AHCI_CMD_TBL_SZ;
1400
1401 ata_tf_to_fis(&qc->tf, qc->dev->link->pmp, 1, cmd_tbl);
1402 if (is_atapi) {
1403 memset(cmd_tbl + AHCI_CMD_TBL_CDB, 0, 32);
1404 memcpy(cmd_tbl + AHCI_CMD_TBL_CDB, qc->cdb, qc->dev->cdb_len);
1405 }
1406
1407 n_elem = 0;
1408 if (qc->flags & ATA_QCFLAG_DMAMAP)
1409 n_elem = ahci_fill_sg(qc, cmd_tbl);
1410
1411 /*
1412 * Fill in command slot information.
1413 */
1414 opts = cmd_fis_len | n_elem << 16 | (qc->dev->link->pmp << 12);
1415 if (qc->tf.flags & ATA_TFLAG_WRITE)
1416 opts |= AHCI_CMD_WRITE;
1417 if (is_atapi)
1418 opts |= AHCI_CMD_ATAPI | AHCI_CMD_PREFETCH;
1419
1420 ahci_fill_cmd_slot(pp, qc->tag, opts);
1421}
1422
1423static void ahci_fbs_dec_intr(struct ata_port *ap)
1424{
1425 struct ahci_port_priv *pp = ap->private_data;
1426 void __iomem *port_mmio = ahci_port_base(ap);
1427 u32 fbs = readl(port_mmio + PORT_FBS);
1428 int retries = 3;
1429
1430 DPRINTK("ENTER\n");
1431 BUG_ON(!pp->fbs_enabled);
1432
1433 /* time to wait for DEC is not specified by AHCI spec,
1434 * add a retry loop for safety.
1435 */
1436 writel(fbs | PORT_FBS_DEC, port_mmio + PORT_FBS);
1437 fbs = readl(port_mmio + PORT_FBS);
1438 while ((fbs & PORT_FBS_DEC) && retries--) {
1439 udelay(1);
1440 fbs = readl(port_mmio + PORT_FBS);
1441 }
1442
1443 if (fbs & PORT_FBS_DEC)
1444 dev_printk(KERN_ERR, ap->host->dev,
1445 "failed to clear device error\n");
1446}
1447
1448static void ahci_error_intr(struct ata_port *ap, u32 irq_stat)
1449{
1450 struct ahci_host_priv *hpriv = ap->host->private_data;
1451 struct ahci_port_priv *pp = ap->private_data;
1452 struct ata_eh_info *host_ehi = &ap->link.eh_info;
1453 struct ata_link *link = NULL;
1454 struct ata_queued_cmd *active_qc;
1455 struct ata_eh_info *active_ehi;
1456 bool fbs_need_dec = false;
1457 u32 serror;
1458
1459 /* determine active link with error */
1460 if (pp->fbs_enabled) {
1461 void __iomem *port_mmio = ahci_port_base(ap);
1462 u32 fbs = readl(port_mmio + PORT_FBS);
1463 int pmp = fbs >> PORT_FBS_DWE_OFFSET;
1464
1465 if ((fbs & PORT_FBS_SDE) && (pmp < ap->nr_pmp_links) &&
1466 ata_link_online(&ap->pmp_link[pmp])) {
1467 link = &ap->pmp_link[pmp];
1468 fbs_need_dec = true;
1469 }
1470
1471 } else
1472 ata_for_each_link(link, ap, EDGE)
1473 if (ata_link_active(link))
1474 break;
1475
1476 if (!link)
1477 link = &ap->link;
1478
1479 active_qc = ata_qc_from_tag(ap, link->active_tag);
1480 active_ehi = &link->eh_info;
1481
1482 /* record irq stat */
1483 ata_ehi_clear_desc(host_ehi);
1484 ata_ehi_push_desc(host_ehi, "irq_stat 0x%08x", irq_stat);
1485
1486 /* AHCI needs SError cleared; otherwise, it might lock up */
1487 ahci_scr_read(&ap->link, SCR_ERROR, &serror);
1488 ahci_scr_write(&ap->link, SCR_ERROR, serror);
1489 host_ehi->serror |= serror;
1490
1491 /* some controllers set IRQ_IF_ERR on device errors, ignore it */
1492 if (hpriv->flags & AHCI_HFLAG_IGN_IRQ_IF_ERR)
1493 irq_stat &= ~PORT_IRQ_IF_ERR;
1494
1495 if (irq_stat & PORT_IRQ_TF_ERR) {
1496 /* If qc is active, charge it; otherwise, the active
1497 * link. There's no active qc on NCQ errors. It will
1498 * be determined by EH by reading log page 10h.
1499 */
1500 if (active_qc)
1501 active_qc->err_mask |= AC_ERR_DEV;
1502 else
1503 active_ehi->err_mask |= AC_ERR_DEV;
1504
1505 if (hpriv->flags & AHCI_HFLAG_IGN_SERR_INTERNAL)
1506 host_ehi->serror &= ~SERR_INTERNAL;
1507 }
1508
1509 if (irq_stat & PORT_IRQ_UNK_FIS) {
1510 u32 *unk = (u32 *)(pp->rx_fis + RX_FIS_UNK);
1511
1512 active_ehi->err_mask |= AC_ERR_HSM;
1513 active_ehi->action |= ATA_EH_RESET;
1514 ata_ehi_push_desc(active_ehi,
1515 "unknown FIS %08x %08x %08x %08x" ,
1516 unk[0], unk[1], unk[2], unk[3]);
1517 }
1518
1519 if (sata_pmp_attached(ap) && (irq_stat & PORT_IRQ_BAD_PMP)) {
1520 active_ehi->err_mask |= AC_ERR_HSM;
1521 active_ehi->action |= ATA_EH_RESET;
1522 ata_ehi_push_desc(active_ehi, "incorrect PMP");
1523 }
1524
1525 if (irq_stat & (PORT_IRQ_HBUS_ERR | PORT_IRQ_HBUS_DATA_ERR)) {
1526 host_ehi->err_mask |= AC_ERR_HOST_BUS;
1527 host_ehi->action |= ATA_EH_RESET;
1528 ata_ehi_push_desc(host_ehi, "host bus error");
1529 }
1530
1531 if (irq_stat & PORT_IRQ_IF_ERR) {
1532 if (fbs_need_dec)
1533 active_ehi->err_mask |= AC_ERR_DEV;
1534 else {
1535 host_ehi->err_mask |= AC_ERR_ATA_BUS;
1536 host_ehi->action |= ATA_EH_RESET;
1537 }
1538
1539 ata_ehi_push_desc(host_ehi, "interface fatal error");
1540 }
1541
1542 if (irq_stat & (PORT_IRQ_CONNECT | PORT_IRQ_PHYRDY)) {
1543 ata_ehi_hotplugged(host_ehi);
1544 ata_ehi_push_desc(host_ehi, "%s",
1545 irq_stat & PORT_IRQ_CONNECT ?
1546 "connection status changed" : "PHY RDY changed");
1547 }
1548
1549 /* okay, let's hand over to EH */
1550
1551 if (irq_stat & PORT_IRQ_FREEZE)
1552 ata_port_freeze(ap);
1553 else if (fbs_need_dec) {
1554 ata_link_abort(link);
1555 ahci_fbs_dec_intr(ap);
1556 } else
1557 ata_port_abort(ap);
1558}
1559
1560static void ahci_port_intr(struct ata_port *ap)
1561{
1562 void __iomem *port_mmio = ahci_port_base(ap);
1563 struct ata_eh_info *ehi = &ap->link.eh_info;
1564 struct ahci_port_priv *pp = ap->private_data;
1565 struct ahci_host_priv *hpriv = ap->host->private_data;
1566 int resetting = !!(ap->pflags & ATA_PFLAG_RESETTING);
1567 u32 status, qc_active = 0;
1568 int rc;
1569
1570 status = readl(port_mmio + PORT_IRQ_STAT);
1571 writel(status, port_mmio + PORT_IRQ_STAT);
1572
1573 /* ignore BAD_PMP while resetting */
1574 if (unlikely(resetting))
1575 status &= ~PORT_IRQ_BAD_PMP;
1576
1577 /* If we are getting PhyRdy, this is
1578 * just a power state change, we should
1579 * clear out this, plus the PhyRdy/Comm
1580 * Wake bits from Serror
1581 */
1582 if ((hpriv->flags & AHCI_HFLAG_NO_HOTPLUG) &&
1583 (status & PORT_IRQ_PHYRDY)) {
1584 status &= ~PORT_IRQ_PHYRDY;
1585 ahci_scr_write(&ap->link, SCR_ERROR, ((1 << 16) | (1 << 18)));
1586 }
1587
1588 if (unlikely(status & PORT_IRQ_ERROR)) {
1589 ahci_error_intr(ap, status);
1590 return;
1591 }
1592
1593 if (status & PORT_IRQ_SDB_FIS) {
1594 /* If SNotification is available, leave notification
1595 * handling to sata_async_notification(). If not,
1596 * emulate it by snooping SDB FIS RX area.
1597 *
1598 * Snooping FIS RX area is probably cheaper than
1599 * poking SNotification but some constrollers which
1600 * implement SNotification, ICH9 for example, don't
1601 * store AN SDB FIS into receive area.
1602 */
1603 if (hpriv->cap & HOST_CAP_SNTF)
1604 sata_async_notification(ap);
1605 else {
1606 /* If the 'N' bit in word 0 of the FIS is set,
1607 * we just received asynchronous notification.
1608 * Tell libata about it.
1609 *
1610 * Lack of SNotification should not appear in
1611 * ahci 1.2, so the workaround is unnecessary
1612 * when FBS is enabled.
1613 */
1614 if (pp->fbs_enabled)
1615 WARN_ON_ONCE(1);
1616 else {
1617 const __le32 *f = pp->rx_fis + RX_FIS_SDB;
1618 u32 f0 = le32_to_cpu(f[0]);
1619 if (f0 & (1 << 15))
1620 sata_async_notification(ap);
1621 }
1622 }
1623 }
1624
1625 /* pp->active_link is not reliable once FBS is enabled, both
1626 * PORT_SCR_ACT and PORT_CMD_ISSUE should be checked because
1627 * NCQ and non-NCQ commands may be in flight at the same time.
1628 */
1629 if (pp->fbs_enabled) {
1630 if (ap->qc_active) {
1631 qc_active = readl(port_mmio + PORT_SCR_ACT);
1632 qc_active |= readl(port_mmio + PORT_CMD_ISSUE);
1633 }
1634 } else {
1635 /* pp->active_link is valid iff any command is in flight */
1636 if (ap->qc_active && pp->active_link->sactive)
1637 qc_active = readl(port_mmio + PORT_SCR_ACT);
1638 else
1639 qc_active = readl(port_mmio + PORT_CMD_ISSUE);
1640 }
1641
1642
1643 rc = ata_qc_complete_multiple(ap, qc_active);
1644
1645 /* while resetting, invalid completions are expected */
1646 if (unlikely(rc < 0 && !resetting)) {
1647 ehi->err_mask |= AC_ERR_HSM;
1648 ehi->action |= ATA_EH_RESET;
1649 ata_port_freeze(ap);
1650 }
1651}
1652
1653irqreturn_t ahci_interrupt(int irq, void *dev_instance)
1654{
1655 struct ata_host *host = dev_instance;
1656 struct ahci_host_priv *hpriv;
1657 unsigned int i, handled = 0;
1658 void __iomem *mmio;
1659 u32 irq_stat, irq_masked;
1660
1661 VPRINTK("ENTER\n");
1662
1663 hpriv = host->private_data;
1664 mmio = hpriv->mmio;
1665
1666 /* sigh. 0xffffffff is a valid return from h/w */
1667 irq_stat = readl(mmio + HOST_IRQ_STAT);
1668 if (!irq_stat)
1669 return IRQ_NONE;
1670
1671 irq_masked = irq_stat & hpriv->port_map;
1672
1673 spin_lock(&host->lock);
1674
1675 for (i = 0; i < host->n_ports; i++) {
1676 struct ata_port *ap;
1677
1678 if (!(irq_masked & (1 << i)))
1679 continue;
1680
1681 ap = host->ports[i];
1682 if (ap) {
1683 ahci_port_intr(ap);
1684 VPRINTK("port %u\n", i);
1685 } else {
1686 VPRINTK("port %u (no irq)\n", i);
1687 if (ata_ratelimit())
1688 dev_printk(KERN_WARNING, host->dev,
1689 "interrupt on disabled port %u\n", i);
1690 }
1691
1692 handled = 1;
1693 }
1694
1695 /* HOST_IRQ_STAT behaves as level triggered latch meaning that
1696 * it should be cleared after all the port events are cleared;
1697 * otherwise, it will raise a spurious interrupt after each
1698 * valid one. Please read section 10.6.2 of ahci 1.1 for more
1699 * information.
1700 *
1701 * Also, use the unmasked value to clear interrupt as spurious
1702 * pending event on a dummy port might cause screaming IRQ.
1703 */
1704 writel(irq_stat, mmio + HOST_IRQ_STAT);
1705
1706 spin_unlock(&host->lock);
1707
1708 VPRINTK("EXIT\n");
1709
1710 return IRQ_RETVAL(handled);
1711}
1712EXPORT_SYMBOL_GPL(ahci_interrupt);
1713
1714static unsigned int ahci_qc_issue(struct ata_queued_cmd *qc)
1715{
1716 struct ata_port *ap = qc->ap;
1717 void __iomem *port_mmio = ahci_port_base(ap);
1718 struct ahci_port_priv *pp = ap->private_data;
1719
1720 /* Keep track of the currently active link. It will be used
1721 * in completion path to determine whether NCQ phase is in
1722 * progress.
1723 */
1724 pp->active_link = qc->dev->link;
1725
1726 if (qc->tf.protocol == ATA_PROT_NCQ)
1727 writel(1 << qc->tag, port_mmio + PORT_SCR_ACT);
1728
1729 if (pp->fbs_enabled && pp->fbs_last_dev != qc->dev->link->pmp) {
1730 u32 fbs = readl(port_mmio + PORT_FBS);
1731 fbs &= ~(PORT_FBS_DEV_MASK | PORT_FBS_DEC);
1732 fbs |= qc->dev->link->pmp << PORT_FBS_DEV_OFFSET;
1733 writel(fbs, port_mmio + PORT_FBS);
1734 pp->fbs_last_dev = qc->dev->link->pmp;
1735 }
1736
1737 writel(1 << qc->tag, port_mmio + PORT_CMD_ISSUE);
1738
1739 ahci_sw_activity(qc->dev->link);
1740
1741 return 0;
1742}
1743
1744static bool ahci_qc_fill_rtf(struct ata_queued_cmd *qc)
1745{
1746 struct ahci_port_priv *pp = qc->ap->private_data;
1747 u8 *d2h_fis = pp->rx_fis + RX_FIS_D2H_REG;
1748
1749 if (pp->fbs_enabled)
1750 d2h_fis += qc->dev->link->pmp * AHCI_RX_FIS_SZ;
1751
1752 ata_tf_from_fis(d2h_fis, &qc->result_tf);
1753 return true;
1754}
1755
1756static void ahci_freeze(struct ata_port *ap)
1757{
1758 void __iomem *port_mmio = ahci_port_base(ap);
1759
1760 /* turn IRQ off */
1761 writel(0, port_mmio + PORT_IRQ_MASK);
1762}
1763
1764static void ahci_thaw(struct ata_port *ap)
1765{
1766 struct ahci_host_priv *hpriv = ap->host->private_data;
1767 void __iomem *mmio = hpriv->mmio;
1768 void __iomem *port_mmio = ahci_port_base(ap);
1769 u32 tmp;
1770 struct ahci_port_priv *pp = ap->private_data;
1771
1772 /* clear IRQ */
1773 tmp = readl(port_mmio + PORT_IRQ_STAT);
1774 writel(tmp, port_mmio + PORT_IRQ_STAT);
1775 writel(1 << ap->port_no, mmio + HOST_IRQ_STAT);
1776
1777 /* turn IRQ back on */
1778 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
1779}
1780
1781static void ahci_error_handler(struct ata_port *ap)
1782{
1783 if (!(ap->pflags & ATA_PFLAG_FROZEN)) {
1784 /* restart engine */
1785 ahci_stop_engine(ap);
1786 ahci_start_engine(ap);
1787 }
1788
1789 sata_pmp_error_handler(ap);
1790}
1791
1792static void ahci_post_internal_cmd(struct ata_queued_cmd *qc)
1793{
1794 struct ata_port *ap = qc->ap;
1795
1796 /* make DMA engine forget about the failed command */
1797 if (qc->flags & ATA_QCFLAG_FAILED)
1798 ahci_kick_engine(ap);
1799}
1800
1801static void ahci_enable_fbs(struct ata_port *ap)
1802{
1803 struct ahci_port_priv *pp = ap->private_data;
1804 void __iomem *port_mmio = ahci_port_base(ap);
1805 u32 fbs;
1806 int rc;
1807
1808 if (!pp->fbs_supported)
1809 return;
1810
1811 fbs = readl(port_mmio + PORT_FBS);
1812 if (fbs & PORT_FBS_EN) {
1813 pp->fbs_enabled = true;
1814 pp->fbs_last_dev = -1; /* initialization */
1815 return;
1816 }
1817
1818 rc = ahci_stop_engine(ap);
1819 if (rc)
1820 return;
1821
1822 writel(fbs | PORT_FBS_EN, port_mmio + PORT_FBS);
1823 fbs = readl(port_mmio + PORT_FBS);
1824 if (fbs & PORT_FBS_EN) {
1825 dev_printk(KERN_INFO, ap->host->dev, "FBS is enabled.\n");
1826 pp->fbs_enabled = true;
1827 pp->fbs_last_dev = -1; /* initialization */
1828 } else
1829 dev_printk(KERN_ERR, ap->host->dev, "Failed to enable FBS\n");
1830
1831 ahci_start_engine(ap);
1832}
1833
1834static void ahci_disable_fbs(struct ata_port *ap)
1835{
1836 struct ahci_port_priv *pp = ap->private_data;
1837 void __iomem *port_mmio = ahci_port_base(ap);
1838 u32 fbs;
1839 int rc;
1840
1841 if (!pp->fbs_supported)
1842 return;
1843
1844 fbs = readl(port_mmio + PORT_FBS);
1845 if ((fbs & PORT_FBS_EN) == 0) {
1846 pp->fbs_enabled = false;
1847 return;
1848 }
1849
1850 rc = ahci_stop_engine(ap);
1851 if (rc)
1852 return;
1853
1854 writel(fbs & ~PORT_FBS_EN, port_mmio + PORT_FBS);
1855 fbs = readl(port_mmio + PORT_FBS);
1856 if (fbs & PORT_FBS_EN)
1857 dev_printk(KERN_ERR, ap->host->dev, "Failed to disable FBS\n");
1858 else {
1859 dev_printk(KERN_INFO, ap->host->dev, "FBS is disabled.\n");
1860 pp->fbs_enabled = false;
1861 }
1862
1863 ahci_start_engine(ap);
1864}
1865
1866static void ahci_pmp_attach(struct ata_port *ap)
1867{
1868 void __iomem *port_mmio = ahci_port_base(ap);
1869 struct ahci_port_priv *pp = ap->private_data;
1870 u32 cmd;
1871
1872 cmd = readl(port_mmio + PORT_CMD);
1873 cmd |= PORT_CMD_PMP;
1874 writel(cmd, port_mmio + PORT_CMD);
1875
1876 ahci_enable_fbs(ap);
1877
1878 pp->intr_mask |= PORT_IRQ_BAD_PMP;
1879 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
1880}
1881
1882static void ahci_pmp_detach(struct ata_port *ap)
1883{
1884 void __iomem *port_mmio = ahci_port_base(ap);
1885 struct ahci_port_priv *pp = ap->private_data;
1886 u32 cmd;
1887
1888 ahci_disable_fbs(ap);
1889
1890 cmd = readl(port_mmio + PORT_CMD);
1891 cmd &= ~PORT_CMD_PMP;
1892 writel(cmd, port_mmio + PORT_CMD);
1893
1894 pp->intr_mask &= ~PORT_IRQ_BAD_PMP;
1895 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
1896}
1897
1898static int ahci_port_resume(struct ata_port *ap)
1899{
1900 ahci_power_up(ap);
1901 ahci_start_port(ap);
1902
1903 if (sata_pmp_attached(ap))
1904 ahci_pmp_attach(ap);
1905 else
1906 ahci_pmp_detach(ap);
1907
1908 return 0;
1909}
1910
1911#ifdef CONFIG_PM
1912static int ahci_port_suspend(struct ata_port *ap, pm_message_t mesg)
1913{
1914 const char *emsg = NULL;
1915 int rc;
1916
1917 rc = ahci_deinit_port(ap, &emsg);
1918 if (rc == 0)
1919 ahci_power_down(ap);
1920 else {
1921 ata_port_printk(ap, KERN_ERR, "%s (%d)\n", emsg, rc);
1922 ahci_start_port(ap);
1923 }
1924
1925 return rc;
1926}
1927#endif
1928
1929static int ahci_port_start(struct ata_port *ap)
1930{
1931 struct ahci_host_priv *hpriv = ap->host->private_data;
1932 struct device *dev = ap->host->dev;
1933 struct ahci_port_priv *pp;
1934 void *mem;
1935 dma_addr_t mem_dma;
1936 size_t dma_sz, rx_fis_sz;
1937
1938 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
1939 if (!pp)
1940 return -ENOMEM;
1941
1942 /* check FBS capability */
1943 if ((hpriv->cap & HOST_CAP_FBS) && sata_pmp_supported(ap)) {
1944 void __iomem *port_mmio = ahci_port_base(ap);
1945 u32 cmd = readl(port_mmio + PORT_CMD);
1946 if (cmd & PORT_CMD_FBSCP)
1947 pp->fbs_supported = true;
1948 else
1949 dev_printk(KERN_WARNING, dev,
1950 "The port is not capable of FBS\n");
1951 }
1952
1953 if (pp->fbs_supported) {
1954 dma_sz = AHCI_PORT_PRIV_FBS_DMA_SZ;
1955 rx_fis_sz = AHCI_RX_FIS_SZ * 16;
1956 } else {
1957 dma_sz = AHCI_PORT_PRIV_DMA_SZ;
1958 rx_fis_sz = AHCI_RX_FIS_SZ;
1959 }
1960
1961 mem = dmam_alloc_coherent(dev, dma_sz, &mem_dma, GFP_KERNEL);
1962 if (!mem)
1963 return -ENOMEM;
1964 memset(mem, 0, dma_sz);
1965
1966 /*
1967 * First item in chunk of DMA memory: 32-slot command table,
1968 * 32 bytes each in size
1969 */
1970 pp->cmd_slot = mem;
1971 pp->cmd_slot_dma = mem_dma;
1972
1973 mem += AHCI_CMD_SLOT_SZ;
1974 mem_dma += AHCI_CMD_SLOT_SZ;
1975
1976 /*
1977 * Second item: Received-FIS area
1978 */
1979 pp->rx_fis = mem;
1980 pp->rx_fis_dma = mem_dma;
1981
1982 mem += rx_fis_sz;
1983 mem_dma += rx_fis_sz;
1984
1985 /*
1986 * Third item: data area for storing a single command
1987 * and its scatter-gather table
1988 */
1989 pp->cmd_tbl = mem;
1990 pp->cmd_tbl_dma = mem_dma;
1991
1992 /*
1993 * Save off initial list of interrupts to be enabled.
1994 * This could be changed later
1995 */
1996 pp->intr_mask = DEF_PORT_IRQ;
1997
1998 ap->private_data = pp;
1999
2000 /* engage engines, captain */
2001 return ahci_port_resume(ap);
2002}
2003
2004static void ahci_port_stop(struct ata_port *ap)
2005{
2006 const char *emsg = NULL;
2007 int rc;
2008
2009 /* de-initialize port */
2010 rc = ahci_deinit_port(ap, &emsg);
2011 if (rc)
2012 ata_port_printk(ap, KERN_WARNING, "%s (%d)\n", emsg, rc);
2013}
2014
2015void ahci_print_info(struct ata_host *host, const char *scc_s)
2016{
2017 struct ahci_host_priv *hpriv = host->private_data;
2018 void __iomem *mmio = hpriv->mmio;
2019 u32 vers, cap, cap2, impl, speed;
2020 const char *speed_s;
2021
2022 vers = readl(mmio + HOST_VERSION);
2023 cap = hpriv->cap;
2024 cap2 = hpriv->cap2;
2025 impl = hpriv->port_map;
2026
2027 speed = (cap >> 20) & 0xf;
2028 if (speed == 1)
2029 speed_s = "1.5";
2030 else if (speed == 2)
2031 speed_s = "3";
2032 else if (speed == 3)
2033 speed_s = "6";
2034 else
2035 speed_s = "?";
2036
2037 dev_info(host->dev,
2038 "AHCI %02x%02x.%02x%02x "
2039 "%u slots %u ports %s Gbps 0x%x impl %s mode\n"
2040 ,
2041
2042 (vers >> 24) & 0xff,
2043 (vers >> 16) & 0xff,
2044 (vers >> 8) & 0xff,
2045 vers & 0xff,
2046
2047 ((cap >> 8) & 0x1f) + 1,
2048 (cap & 0x1f) + 1,
2049 speed_s,
2050 impl,
2051 scc_s);
2052
2053 dev_info(host->dev,
2054 "flags: "
2055 "%s%s%s%s%s%s%s"
2056 "%s%s%s%s%s%s%s"
2057 "%s%s%s%s%s%s\n"
2058 ,
2059
2060 cap & HOST_CAP_64 ? "64bit " : "",
2061 cap & HOST_CAP_NCQ ? "ncq " : "",
2062 cap & HOST_CAP_SNTF ? "sntf " : "",
2063 cap & HOST_CAP_MPS ? "ilck " : "",
2064 cap & HOST_CAP_SSS ? "stag " : "",
2065 cap & HOST_CAP_ALPM ? "pm " : "",
2066 cap & HOST_CAP_LED ? "led " : "",
2067 cap & HOST_CAP_CLO ? "clo " : "",
2068 cap & HOST_CAP_ONLY ? "only " : "",
2069 cap & HOST_CAP_PMP ? "pmp " : "",
2070 cap & HOST_CAP_FBS ? "fbs " : "",
2071 cap & HOST_CAP_PIO_MULTI ? "pio " : "",
2072 cap & HOST_CAP_SSC ? "slum " : "",
2073 cap & HOST_CAP_PART ? "part " : "",
2074 cap & HOST_CAP_CCC ? "ccc " : "",
2075 cap & HOST_CAP_EMS ? "ems " : "",
2076 cap & HOST_CAP_SXS ? "sxs " : "",
2077 cap2 & HOST_CAP2_APST ? "apst " : "",
2078 cap2 & HOST_CAP2_NVMHCI ? "nvmp " : "",
2079 cap2 & HOST_CAP2_BOH ? "boh " : ""
2080 );
2081}
2082EXPORT_SYMBOL_GPL(ahci_print_info);
2083
2084void ahci_set_em_messages(struct ahci_host_priv *hpriv,
2085 struct ata_port_info *pi)
2086{
2087 u8 messages;
2088 void __iomem *mmio = hpriv->mmio;
2089 u32 em_loc = readl(mmio + HOST_EM_LOC);
2090 u32 em_ctl = readl(mmio + HOST_EM_CTL);
2091
2092 if (!ahci_em_messages || !(hpriv->cap & HOST_CAP_EMS))
2093 return;
2094
2095 messages = (em_ctl & EM_CTRL_MSG_TYPE) >> 16;
2096
2097 /* we only support LED message type right now */
2098 if ((messages & 0x01) && (ahci_em_messages == 1)) {
2099 /* store em_loc */
2100 hpriv->em_loc = ((em_loc >> 16) * 4);
2101 pi->flags |= ATA_FLAG_EM;
2102 if (!(em_ctl & EM_CTL_ALHD))
2103 pi->flags |= ATA_FLAG_SW_ACTIVITY;
2104 }
2105}
2106EXPORT_SYMBOL_GPL(ahci_set_em_messages);
2107
2108MODULE_AUTHOR("Jeff Garzik");
2109MODULE_DESCRIPTION("Common AHCI SATA low-level routines");
2110MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.100291 seconds and 5 git commands to generate.