Commit | Line | Data |
---|---|---|
1fdffbce | 1 | /* |
f3a03b09 | 2 | * libata-sff.c - helper library for PCI IDE BMDMA |
1fdffbce JG |
3 | * |
4 | * Maintained by: Jeff Garzik <jgarzik@pobox.com> | |
5 | * Please ALWAYS copy linux-ide@vger.kernel.org | |
6 | * on emails. | |
7 | * | |
8 | * Copyright 2003-2006 Red Hat, Inc. All rights reserved. | |
9 | * Copyright 2003-2006 Jeff Garzik | |
10 | * | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License as published by | |
14 | * the Free Software Foundation; either version 2, or (at your option) | |
15 | * any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
21 | * | |
22 | * You should have received a copy of the GNU General Public License | |
23 | * along with this program; see the file COPYING. If not, write to | |
24 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
25 | * | |
26 | * | |
27 | * libata documentation is available via 'make {ps|pdf}docs', | |
28 | * as Documentation/DocBook/libata.* | |
29 | * | |
30 | * Hardware documentation available from http://www.t13.org/ and | |
31 | * http://www.sata-io.org/ | |
32 | * | |
33 | */ | |
34 | ||
1fdffbce JG |
35 | #include <linux/kernel.h> |
36 | #include <linux/pci.h> | |
37 | #include <linux/libata.h> | |
624d5c51 | 38 | #include <linux/highmem.h> |
1fdffbce JG |
39 | |
40 | #include "libata.h" | |
41 | ||
624d5c51 TH |
42 | const struct ata_port_operations ata_sff_port_ops = { |
43 | .inherits = &ata_base_port_ops, | |
44 | ||
9363c382 TH |
45 | .qc_prep = ata_sff_qc_prep, |
46 | .qc_issue = ata_sff_qc_issue, | |
4c9bf4e7 | 47 | .qc_fill_rtf = ata_sff_qc_fill_rtf, |
9363c382 TH |
48 | |
49 | .freeze = ata_sff_freeze, | |
50 | .thaw = ata_sff_thaw, | |
0aa1113d | 51 | .prereset = ata_sff_prereset, |
9363c382 | 52 | .softreset = ata_sff_softreset, |
57c9efdf | 53 | .hardreset = sata_sff_hardreset, |
203c75b8 | 54 | .postreset = ata_sff_postreset, |
9363c382 TH |
55 | .error_handler = ata_sff_error_handler, |
56 | .post_internal_cmd = ata_sff_post_internal_cmd, | |
57 | ||
5682ed33 TH |
58 | .sff_dev_select = ata_sff_dev_select, |
59 | .sff_check_status = ata_sff_check_status, | |
60 | .sff_tf_load = ata_sff_tf_load, | |
61 | .sff_tf_read = ata_sff_tf_read, | |
62 | .sff_exec_command = ata_sff_exec_command, | |
63 | .sff_data_xfer = ata_sff_data_xfer, | |
64 | .sff_irq_on = ata_sff_irq_on, | |
288623a0 | 65 | .sff_irq_clear = ata_sff_irq_clear, |
624d5c51 TH |
66 | |
67 | .port_start = ata_sff_port_start, | |
68 | }; | |
69 | ||
70 | const struct ata_port_operations ata_bmdma_port_ops = { | |
71 | .inherits = &ata_sff_port_ops, | |
72 | ||
9363c382 | 73 | .mode_filter = ata_bmdma_mode_filter, |
624d5c51 TH |
74 | |
75 | .bmdma_setup = ata_bmdma_setup, | |
76 | .bmdma_start = ata_bmdma_start, | |
77 | .bmdma_stop = ata_bmdma_stop, | |
78 | .bmdma_status = ata_bmdma_status, | |
624d5c51 TH |
79 | }; |
80 | ||
81 | /** | |
82 | * ata_fill_sg - Fill PCI IDE PRD table | |
83 | * @qc: Metadata associated with taskfile to be transferred | |
84 | * | |
85 | * Fill PCI IDE PRD (scatter-gather) table with segments | |
86 | * associated with the current disk command. | |
87 | * | |
88 | * LOCKING: | |
89 | * spin_lock_irqsave(host lock) | |
90 | * | |
91 | */ | |
92 | static void ata_fill_sg(struct ata_queued_cmd *qc) | |
93 | { | |
94 | struct ata_port *ap = qc->ap; | |
95 | struct scatterlist *sg; | |
96 | unsigned int si, pi; | |
97 | ||
98 | pi = 0; | |
99 | for_each_sg(qc->sg, sg, qc->n_elem, si) { | |
100 | u32 addr, offset; | |
101 | u32 sg_len, len; | |
102 | ||
103 | /* determine if physical DMA addr spans 64K boundary. | |
104 | * Note h/w doesn't support 64-bit, so we unconditionally | |
105 | * truncate dma_addr_t to u32. | |
106 | */ | |
107 | addr = (u32) sg_dma_address(sg); | |
108 | sg_len = sg_dma_len(sg); | |
109 | ||
110 | while (sg_len) { | |
111 | offset = addr & 0xffff; | |
112 | len = sg_len; | |
113 | if ((offset + sg_len) > 0x10000) | |
114 | len = 0x10000 - offset; | |
115 | ||
116 | ap->prd[pi].addr = cpu_to_le32(addr); | |
117 | ap->prd[pi].flags_len = cpu_to_le32(len & 0xffff); | |
118 | VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", pi, addr, len); | |
119 | ||
120 | pi++; | |
121 | sg_len -= len; | |
122 | addr += len; | |
123 | } | |
124 | } | |
125 | ||
126 | ap->prd[pi - 1].flags_len |= cpu_to_le32(ATA_PRD_EOT); | |
127 | } | |
128 | ||
129 | /** | |
130 | * ata_fill_sg_dumb - Fill PCI IDE PRD table | |
131 | * @qc: Metadata associated with taskfile to be transferred | |
132 | * | |
133 | * Fill PCI IDE PRD (scatter-gather) table with segments | |
134 | * associated with the current disk command. Perform the fill | |
135 | * so that we avoid writing any length 64K records for | |
136 | * controllers that don't follow the spec. | |
137 | * | |
138 | * LOCKING: | |
139 | * spin_lock_irqsave(host lock) | |
140 | * | |
141 | */ | |
142 | static void ata_fill_sg_dumb(struct ata_queued_cmd *qc) | |
143 | { | |
144 | struct ata_port *ap = qc->ap; | |
145 | struct scatterlist *sg; | |
146 | unsigned int si, pi; | |
147 | ||
148 | pi = 0; | |
149 | for_each_sg(qc->sg, sg, qc->n_elem, si) { | |
150 | u32 addr, offset; | |
151 | u32 sg_len, len, blen; | |
152 | ||
153 | /* determine if physical DMA addr spans 64K boundary. | |
154 | * Note h/w doesn't support 64-bit, so we unconditionally | |
155 | * truncate dma_addr_t to u32. | |
156 | */ | |
157 | addr = (u32) sg_dma_address(sg); | |
158 | sg_len = sg_dma_len(sg); | |
159 | ||
160 | while (sg_len) { | |
161 | offset = addr & 0xffff; | |
162 | len = sg_len; | |
163 | if ((offset + sg_len) > 0x10000) | |
164 | len = 0x10000 - offset; | |
165 | ||
166 | blen = len & 0xffff; | |
167 | ap->prd[pi].addr = cpu_to_le32(addr); | |
168 | if (blen == 0) { | |
169 | /* Some PATA chipsets like the CS5530 can't | |
170 | cope with 0x0000 meaning 64K as the spec says */ | |
171 | ap->prd[pi].flags_len = cpu_to_le32(0x8000); | |
172 | blen = 0x8000; | |
173 | ap->prd[++pi].addr = cpu_to_le32(addr + 0x8000); | |
174 | } | |
175 | ap->prd[pi].flags_len = cpu_to_le32(blen); | |
176 | VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", pi, addr, len); | |
177 | ||
178 | pi++; | |
179 | sg_len -= len; | |
180 | addr += len; | |
181 | } | |
182 | } | |
183 | ||
184 | ap->prd[pi - 1].flags_len |= cpu_to_le32(ATA_PRD_EOT); | |
185 | } | |
186 | ||
187 | /** | |
9363c382 | 188 | * ata_sff_qc_prep - Prepare taskfile for submission |
624d5c51 TH |
189 | * @qc: Metadata associated with taskfile to be prepared |
190 | * | |
191 | * Prepare ATA taskfile for submission. | |
192 | * | |
193 | * LOCKING: | |
194 | * spin_lock_irqsave(host lock) | |
195 | */ | |
9363c382 | 196 | void ata_sff_qc_prep(struct ata_queued_cmd *qc) |
624d5c51 TH |
197 | { |
198 | if (!(qc->flags & ATA_QCFLAG_DMAMAP)) | |
199 | return; | |
200 | ||
201 | ata_fill_sg(qc); | |
202 | } | |
203 | ||
204 | /** | |
9363c382 | 205 | * ata_sff_dumb_qc_prep - Prepare taskfile for submission |
624d5c51 TH |
206 | * @qc: Metadata associated with taskfile to be prepared |
207 | * | |
208 | * Prepare ATA taskfile for submission. | |
209 | * | |
210 | * LOCKING: | |
211 | * spin_lock_irqsave(host lock) | |
212 | */ | |
9363c382 | 213 | void ata_sff_dumb_qc_prep(struct ata_queued_cmd *qc) |
624d5c51 TH |
214 | { |
215 | if (!(qc->flags & ATA_QCFLAG_DMAMAP)) | |
216 | return; | |
217 | ||
218 | ata_fill_sg_dumb(qc); | |
219 | } | |
220 | ||
272f7884 | 221 | /** |
9363c382 | 222 | * ata_sff_check_status - Read device status reg & clear interrupt |
272f7884 TH |
223 | * @ap: port where the device is |
224 | * | |
225 | * Reads ATA taskfile status register for currently-selected device | |
226 | * and return its value. This also clears pending interrupts | |
227 | * from this device | |
228 | * | |
229 | * LOCKING: | |
230 | * Inherited from caller. | |
231 | */ | |
9363c382 | 232 | u8 ata_sff_check_status(struct ata_port *ap) |
272f7884 TH |
233 | { |
234 | return ioread8(ap->ioaddr.status_addr); | |
235 | } | |
236 | ||
237 | /** | |
9363c382 | 238 | * ata_sff_altstatus - Read device alternate status reg |
272f7884 TH |
239 | * @ap: port where the device is |
240 | * | |
241 | * Reads ATA taskfile alternate status register for | |
242 | * currently-selected device and return its value. | |
243 | * | |
244 | * Note: may NOT be used as the check_altstatus() entry in | |
245 | * ata_port_operations. | |
246 | * | |
247 | * LOCKING: | |
248 | * Inherited from caller. | |
249 | */ | |
9363c382 | 250 | u8 ata_sff_altstatus(struct ata_port *ap) |
624d5c51 | 251 | { |
5682ed33 TH |
252 | if (ap->ops->sff_check_altstatus) |
253 | return ap->ops->sff_check_altstatus(ap); | |
624d5c51 TH |
254 | |
255 | return ioread8(ap->ioaddr.altstatus_addr); | |
256 | } | |
257 | ||
258 | /** | |
9363c382 | 259 | * ata_sff_busy_sleep - sleep until BSY clears, or timeout |
624d5c51 TH |
260 | * @ap: port containing status register to be polled |
261 | * @tmout_pat: impatience timeout | |
262 | * @tmout: overall timeout | |
263 | * | |
264 | * Sleep until ATA Status register bit BSY clears, | |
265 | * or a timeout occurs. | |
266 | * | |
267 | * LOCKING: | |
268 | * Kernel thread context (may sleep). | |
269 | * | |
270 | * RETURNS: | |
271 | * 0 on success, -errno otherwise. | |
272 | */ | |
9363c382 TH |
273 | int ata_sff_busy_sleep(struct ata_port *ap, |
274 | unsigned long tmout_pat, unsigned long tmout) | |
624d5c51 TH |
275 | { |
276 | unsigned long timer_start, timeout; | |
277 | u8 status; | |
278 | ||
9363c382 | 279 | status = ata_sff_busy_wait(ap, ATA_BUSY, 300); |
624d5c51 TH |
280 | timer_start = jiffies; |
281 | timeout = timer_start + tmout_pat; | |
282 | while (status != 0xff && (status & ATA_BUSY) && | |
283 | time_before(jiffies, timeout)) { | |
284 | msleep(50); | |
9363c382 | 285 | status = ata_sff_busy_wait(ap, ATA_BUSY, 3); |
624d5c51 TH |
286 | } |
287 | ||
288 | if (status != 0xff && (status & ATA_BUSY)) | |
289 | ata_port_printk(ap, KERN_WARNING, | |
290 | "port is slow to respond, please be patient " | |
291 | "(Status 0x%x)\n", status); | |
292 | ||
293 | timeout = timer_start + tmout; | |
294 | while (status != 0xff && (status & ATA_BUSY) && | |
295 | time_before(jiffies, timeout)) { | |
296 | msleep(50); | |
5682ed33 | 297 | status = ap->ops->sff_check_status(ap); |
624d5c51 TH |
298 | } |
299 | ||
300 | if (status == 0xff) | |
301 | return -ENODEV; | |
302 | ||
303 | if (status & ATA_BUSY) { | |
304 | ata_port_printk(ap, KERN_ERR, "port failed to respond " | |
305 | "(%lu secs, Status 0x%x)\n", | |
306 | tmout / HZ, status); | |
307 | return -EBUSY; | |
308 | } | |
309 | ||
310 | return 0; | |
311 | } | |
312 | ||
aa2731ad TH |
313 | static int ata_sff_check_ready(struct ata_link *link) |
314 | { | |
315 | u8 status = link->ap->ops->sff_check_status(link->ap); | |
316 | ||
317 | if (!(status & ATA_BUSY)) | |
318 | return 1; | |
319 | if (status == 0xff) | |
320 | return -ENODEV; | |
321 | return 0; | |
322 | } | |
323 | ||
624d5c51 | 324 | /** |
9363c382 | 325 | * ata_sff_wait_ready - sleep until BSY clears, or timeout |
705e76be | 326 | * @link: SFF link to wait ready status for |
624d5c51 TH |
327 | * @deadline: deadline jiffies for the operation |
328 | * | |
329 | * Sleep until ATA Status register bit BSY clears, or timeout | |
330 | * occurs. | |
331 | * | |
332 | * LOCKING: | |
333 | * Kernel thread context (may sleep). | |
334 | * | |
335 | * RETURNS: | |
336 | * 0 on success, -errno otherwise. | |
337 | */ | |
705e76be | 338 | int ata_sff_wait_ready(struct ata_link *link, unsigned long deadline) |
624d5c51 | 339 | { |
aa2731ad | 340 | return ata_wait_ready(link, deadline, ata_sff_check_ready); |
624d5c51 TH |
341 | } |
342 | ||
343 | /** | |
9363c382 | 344 | * ata_sff_dev_select - Select device 0/1 on ATA bus |
624d5c51 TH |
345 | * @ap: ATA channel to manipulate |
346 | * @device: ATA device (numbered from zero) to select | |
347 | * | |
348 | * Use the method defined in the ATA specification to | |
349 | * make either device 0, or device 1, active on the | |
350 | * ATA channel. Works with both PIO and MMIO. | |
351 | * | |
352 | * May be used as the dev_select() entry in ata_port_operations. | |
353 | * | |
354 | * LOCKING: | |
355 | * caller. | |
356 | */ | |
9363c382 | 357 | void ata_sff_dev_select(struct ata_port *ap, unsigned int device) |
624d5c51 TH |
358 | { |
359 | u8 tmp; | |
360 | ||
361 | if (device == 0) | |
362 | tmp = ATA_DEVICE_OBS; | |
363 | else | |
364 | tmp = ATA_DEVICE_OBS | ATA_DEV1; | |
365 | ||
366 | iowrite8(tmp, ap->ioaddr.device_addr); | |
9363c382 | 367 | ata_sff_pause(ap); /* needed; also flushes, for mmio */ |
624d5c51 TH |
368 | } |
369 | ||
370 | /** | |
371 | * ata_dev_select - Select device 0/1 on ATA bus | |
372 | * @ap: ATA channel to manipulate | |
373 | * @device: ATA device (numbered from zero) to select | |
374 | * @wait: non-zero to wait for Status register BSY bit to clear | |
375 | * @can_sleep: non-zero if context allows sleeping | |
376 | * | |
377 | * Use the method defined in the ATA specification to | |
378 | * make either device 0, or device 1, active on the | |
379 | * ATA channel. | |
380 | * | |
9363c382 TH |
381 | * This is a high-level version of ata_sff_dev_select(), which |
382 | * additionally provides the services of inserting the proper | |
383 | * pauses and status polling, where needed. | |
624d5c51 TH |
384 | * |
385 | * LOCKING: | |
386 | * caller. | |
387 | */ | |
388 | void ata_dev_select(struct ata_port *ap, unsigned int device, | |
389 | unsigned int wait, unsigned int can_sleep) | |
390 | { | |
391 | if (ata_msg_probe(ap)) | |
392 | ata_port_printk(ap, KERN_INFO, "ata_dev_select: ENTER, " | |
393 | "device %u, wait %u\n", device, wait); | |
394 | ||
395 | if (wait) | |
396 | ata_wait_idle(ap); | |
397 | ||
5682ed33 | 398 | ap->ops->sff_dev_select(ap, device); |
624d5c51 TH |
399 | |
400 | if (wait) { | |
401 | if (can_sleep && ap->link.device[device].class == ATA_DEV_ATAPI) | |
402 | msleep(150); | |
403 | ata_wait_idle(ap); | |
404 | } | |
405 | } | |
406 | ||
407 | /** | |
9363c382 | 408 | * ata_sff_irq_on - Enable interrupts on a port. |
624d5c51 TH |
409 | * @ap: Port on which interrupts are enabled. |
410 | * | |
411 | * Enable interrupts on a legacy IDE device using MMIO or PIO, | |
412 | * wait for idle, clear any pending interrupts. | |
413 | * | |
414 | * LOCKING: | |
415 | * Inherited from caller. | |
416 | */ | |
9363c382 | 417 | u8 ata_sff_irq_on(struct ata_port *ap) |
624d5c51 TH |
418 | { |
419 | struct ata_ioports *ioaddr = &ap->ioaddr; | |
420 | u8 tmp; | |
421 | ||
422 | ap->ctl &= ~ATA_NIEN; | |
423 | ap->last_ctl = ap->ctl; | |
424 | ||
425 | if (ioaddr->ctl_addr) | |
426 | iowrite8(ap->ctl, ioaddr->ctl_addr); | |
427 | tmp = ata_wait_idle(ap); | |
428 | ||
5682ed33 | 429 | ap->ops->sff_irq_clear(ap); |
624d5c51 TH |
430 | |
431 | return tmp; | |
432 | } | |
433 | ||
434 | /** | |
9363c382 | 435 | * ata_sff_irq_clear - Clear PCI IDE BMDMA interrupt. |
624d5c51 TH |
436 | * @ap: Port associated with this ATA transaction. |
437 | * | |
438 | * Clear interrupt and error flags in DMA status register. | |
439 | * | |
440 | * May be used as the irq_clear() entry in ata_port_operations. | |
441 | * | |
442 | * LOCKING: | |
443 | * spin_lock_irqsave(host lock) | |
444 | */ | |
9363c382 | 445 | void ata_sff_irq_clear(struct ata_port *ap) |
624d5c51 TH |
446 | { |
447 | void __iomem *mmio = ap->ioaddr.bmdma_addr; | |
448 | ||
449 | if (!mmio) | |
450 | return; | |
451 | ||
452 | iowrite8(ioread8(mmio + ATA_DMA_STATUS), mmio + ATA_DMA_STATUS); | |
453 | } | |
454 | ||
455 | /** | |
9363c382 | 456 | * ata_sff_tf_load - send taskfile registers to host controller |
624d5c51 TH |
457 | * @ap: Port to which output is sent |
458 | * @tf: ATA taskfile register set | |
459 | * | |
460 | * Outputs ATA taskfile to standard ATA host controller. | |
461 | * | |
462 | * LOCKING: | |
463 | * Inherited from caller. | |
464 | */ | |
9363c382 | 465 | void ata_sff_tf_load(struct ata_port *ap, const struct ata_taskfile *tf) |
624d5c51 TH |
466 | { |
467 | struct ata_ioports *ioaddr = &ap->ioaddr; | |
468 | unsigned int is_addr = tf->flags & ATA_TFLAG_ISADDR; | |
469 | ||
470 | if (tf->ctl != ap->last_ctl) { | |
471 | if (ioaddr->ctl_addr) | |
472 | iowrite8(tf->ctl, ioaddr->ctl_addr); | |
473 | ap->last_ctl = tf->ctl; | |
474 | ata_wait_idle(ap); | |
475 | } | |
476 | ||
477 | if (is_addr && (tf->flags & ATA_TFLAG_LBA48)) { | |
478 | WARN_ON(!ioaddr->ctl_addr); | |
479 | iowrite8(tf->hob_feature, ioaddr->feature_addr); | |
480 | iowrite8(tf->hob_nsect, ioaddr->nsect_addr); | |
481 | iowrite8(tf->hob_lbal, ioaddr->lbal_addr); | |
482 | iowrite8(tf->hob_lbam, ioaddr->lbam_addr); | |
483 | iowrite8(tf->hob_lbah, ioaddr->lbah_addr); | |
484 | VPRINTK("hob: feat 0x%X nsect 0x%X, lba 0x%X 0x%X 0x%X\n", | |
485 | tf->hob_feature, | |
486 | tf->hob_nsect, | |
487 | tf->hob_lbal, | |
488 | tf->hob_lbam, | |
489 | tf->hob_lbah); | |
490 | } | |
491 | ||
492 | if (is_addr) { | |
493 | iowrite8(tf->feature, ioaddr->feature_addr); | |
494 | iowrite8(tf->nsect, ioaddr->nsect_addr); | |
495 | iowrite8(tf->lbal, ioaddr->lbal_addr); | |
496 | iowrite8(tf->lbam, ioaddr->lbam_addr); | |
497 | iowrite8(tf->lbah, ioaddr->lbah_addr); | |
498 | VPRINTK("feat 0x%X nsect 0x%X lba 0x%X 0x%X 0x%X\n", | |
499 | tf->feature, | |
500 | tf->nsect, | |
501 | tf->lbal, | |
502 | tf->lbam, | |
503 | tf->lbah); | |
504 | } | |
505 | ||
506 | if (tf->flags & ATA_TFLAG_DEVICE) { | |
507 | iowrite8(tf->device, ioaddr->device_addr); | |
508 | VPRINTK("device 0x%X\n", tf->device); | |
509 | } | |
510 | ||
511 | ata_wait_idle(ap); | |
512 | } | |
513 | ||
514 | /** | |
9363c382 | 515 | * ata_sff_tf_read - input device's ATA taskfile shadow registers |
624d5c51 TH |
516 | * @ap: Port from which input is read |
517 | * @tf: ATA taskfile register set for storing input | |
518 | * | |
519 | * Reads ATA taskfile registers for currently-selected device | |
520 | * into @tf. Assumes the device has a fully SFF compliant task file | |
521 | * layout and behaviour. If you device does not (eg has a different | |
522 | * status method) then you will need to provide a replacement tf_read | |
523 | * | |
524 | * LOCKING: | |
525 | * Inherited from caller. | |
526 | */ | |
9363c382 | 527 | void ata_sff_tf_read(struct ata_port *ap, struct ata_taskfile *tf) |
624d5c51 TH |
528 | { |
529 | struct ata_ioports *ioaddr = &ap->ioaddr; | |
530 | ||
9363c382 | 531 | tf->command = ata_sff_check_status(ap); |
624d5c51 TH |
532 | tf->feature = ioread8(ioaddr->error_addr); |
533 | tf->nsect = ioread8(ioaddr->nsect_addr); | |
534 | tf->lbal = ioread8(ioaddr->lbal_addr); | |
535 | tf->lbam = ioread8(ioaddr->lbam_addr); | |
536 | tf->lbah = ioread8(ioaddr->lbah_addr); | |
537 | tf->device = ioread8(ioaddr->device_addr); | |
538 | ||
539 | if (tf->flags & ATA_TFLAG_LBA48) { | |
540 | if (likely(ioaddr->ctl_addr)) { | |
541 | iowrite8(tf->ctl | ATA_HOB, ioaddr->ctl_addr); | |
542 | tf->hob_feature = ioread8(ioaddr->error_addr); | |
543 | tf->hob_nsect = ioread8(ioaddr->nsect_addr); | |
544 | tf->hob_lbal = ioread8(ioaddr->lbal_addr); | |
545 | tf->hob_lbam = ioread8(ioaddr->lbam_addr); | |
546 | tf->hob_lbah = ioread8(ioaddr->lbah_addr); | |
547 | iowrite8(tf->ctl, ioaddr->ctl_addr); | |
548 | ap->last_ctl = tf->ctl; | |
549 | } else | |
550 | WARN_ON(1); | |
551 | } | |
552 | } | |
553 | ||
554 | /** | |
9363c382 | 555 | * ata_sff_exec_command - issue ATA command to host controller |
624d5c51 TH |
556 | * @ap: port to which command is being issued |
557 | * @tf: ATA taskfile register set | |
558 | * | |
559 | * Issues ATA command, with proper synchronization with interrupt | |
560 | * handler / other threads. | |
561 | * | |
562 | * LOCKING: | |
563 | * spin_lock_irqsave(host lock) | |
564 | */ | |
9363c382 | 565 | void ata_sff_exec_command(struct ata_port *ap, const struct ata_taskfile *tf) |
624d5c51 TH |
566 | { |
567 | DPRINTK("ata%u: cmd 0x%X\n", ap->print_id, tf->command); | |
568 | ||
569 | iowrite8(tf->command, ap->ioaddr.command_addr); | |
9363c382 | 570 | ata_sff_pause(ap); |
624d5c51 TH |
571 | } |
572 | ||
573 | /** | |
574 | * ata_tf_to_host - issue ATA taskfile to host controller | |
575 | * @ap: port to which command is being issued | |
576 | * @tf: ATA taskfile register set | |
577 | * | |
578 | * Issues ATA taskfile register set to ATA host controller, | |
579 | * with proper synchronization with interrupt handler and | |
580 | * other threads. | |
581 | * | |
582 | * LOCKING: | |
583 | * spin_lock_irqsave(host lock) | |
584 | */ | |
585 | static inline void ata_tf_to_host(struct ata_port *ap, | |
586 | const struct ata_taskfile *tf) | |
587 | { | |
5682ed33 TH |
588 | ap->ops->sff_tf_load(ap, tf); |
589 | ap->ops->sff_exec_command(ap, tf); | |
624d5c51 TH |
590 | } |
591 | ||
592 | /** | |
9363c382 | 593 | * ata_sff_data_xfer - Transfer data by PIO |
624d5c51 TH |
594 | * @dev: device to target |
595 | * @buf: data buffer | |
596 | * @buflen: buffer length | |
597 | * @rw: read/write | |
598 | * | |
599 | * Transfer data from/to the device data register by PIO. | |
600 | * | |
601 | * LOCKING: | |
602 | * Inherited from caller. | |
603 | * | |
604 | * RETURNS: | |
605 | * Bytes consumed. | |
606 | */ | |
9363c382 TH |
607 | unsigned int ata_sff_data_xfer(struct ata_device *dev, unsigned char *buf, |
608 | unsigned int buflen, int rw) | |
624d5c51 TH |
609 | { |
610 | struct ata_port *ap = dev->link->ap; | |
611 | void __iomem *data_addr = ap->ioaddr.data_addr; | |
612 | unsigned int words = buflen >> 1; | |
613 | ||
614 | /* Transfer multiple of 2 bytes */ | |
615 | if (rw == READ) | |
616 | ioread16_rep(data_addr, buf, words); | |
617 | else | |
618 | iowrite16_rep(data_addr, buf, words); | |
619 | ||
620 | /* Transfer trailing 1 byte, if any. */ | |
621 | if (unlikely(buflen & 0x01)) { | |
622 | __le16 align_buf[1] = { 0 }; | |
623 | unsigned char *trailing_buf = buf + buflen - 1; | |
624 | ||
625 | if (rw == READ) { | |
626 | align_buf[0] = cpu_to_le16(ioread16(data_addr)); | |
627 | memcpy(trailing_buf, align_buf, 1); | |
628 | } else { | |
629 | memcpy(align_buf, trailing_buf, 1); | |
630 | iowrite16(le16_to_cpu(align_buf[0]), data_addr); | |
631 | } | |
632 | words++; | |
633 | } | |
634 | ||
635 | return words << 1; | |
636 | } | |
637 | ||
638 | /** | |
9363c382 | 639 | * ata_sff_data_xfer_noirq - Transfer data by PIO |
624d5c51 TH |
640 | * @dev: device to target |
641 | * @buf: data buffer | |
642 | * @buflen: buffer length | |
643 | * @rw: read/write | |
644 | * | |
645 | * Transfer data from/to the device data register by PIO. Do the | |
646 | * transfer with interrupts disabled. | |
647 | * | |
648 | * LOCKING: | |
649 | * Inherited from caller. | |
650 | * | |
651 | * RETURNS: | |
652 | * Bytes consumed. | |
653 | */ | |
9363c382 TH |
654 | unsigned int ata_sff_data_xfer_noirq(struct ata_device *dev, unsigned char *buf, |
655 | unsigned int buflen, int rw) | |
624d5c51 TH |
656 | { |
657 | unsigned long flags; | |
658 | unsigned int consumed; | |
659 | ||
660 | local_irq_save(flags); | |
9363c382 | 661 | consumed = ata_sff_data_xfer(dev, buf, buflen, rw); |
624d5c51 TH |
662 | local_irq_restore(flags); |
663 | ||
664 | return consumed; | |
665 | } | |
666 | ||
667 | /** | |
668 | * ata_pio_sector - Transfer a sector of data. | |
669 | * @qc: Command on going | |
670 | * | |
671 | * Transfer qc->sect_size bytes of data from/to the ATA device. | |
672 | * | |
673 | * LOCKING: | |
674 | * Inherited from caller. | |
675 | */ | |
676 | static void ata_pio_sector(struct ata_queued_cmd *qc) | |
677 | { | |
678 | int do_write = (qc->tf.flags & ATA_TFLAG_WRITE); | |
679 | struct ata_port *ap = qc->ap; | |
680 | struct page *page; | |
681 | unsigned int offset; | |
682 | unsigned char *buf; | |
683 | ||
684 | if (qc->curbytes == qc->nbytes - qc->sect_size) | |
685 | ap->hsm_task_state = HSM_ST_LAST; | |
686 | ||
687 | page = sg_page(qc->cursg); | |
688 | offset = qc->cursg->offset + qc->cursg_ofs; | |
689 | ||
690 | /* get the current page and offset */ | |
691 | page = nth_page(page, (offset >> PAGE_SHIFT)); | |
692 | offset %= PAGE_SIZE; | |
693 | ||
694 | DPRINTK("data %s\n", qc->tf.flags & ATA_TFLAG_WRITE ? "write" : "read"); | |
695 | ||
696 | if (PageHighMem(page)) { | |
697 | unsigned long flags; | |
698 | ||
699 | /* FIXME: use a bounce buffer */ | |
700 | local_irq_save(flags); | |
701 | buf = kmap_atomic(page, KM_IRQ0); | |
702 | ||
703 | /* do the actual data transfer */ | |
5682ed33 TH |
704 | ap->ops->sff_data_xfer(qc->dev, buf + offset, qc->sect_size, |
705 | do_write); | |
624d5c51 TH |
706 | |
707 | kunmap_atomic(buf, KM_IRQ0); | |
708 | local_irq_restore(flags); | |
709 | } else { | |
710 | buf = page_address(page); | |
5682ed33 TH |
711 | ap->ops->sff_data_xfer(qc->dev, buf + offset, qc->sect_size, |
712 | do_write); | |
624d5c51 TH |
713 | } |
714 | ||
715 | qc->curbytes += qc->sect_size; | |
716 | qc->cursg_ofs += qc->sect_size; | |
717 | ||
718 | if (qc->cursg_ofs == qc->cursg->length) { | |
719 | qc->cursg = sg_next(qc->cursg); | |
720 | qc->cursg_ofs = 0; | |
721 | } | |
722 | } | |
723 | ||
724 | /** | |
725 | * ata_pio_sectors - Transfer one or many sectors. | |
726 | * @qc: Command on going | |
727 | * | |
728 | * Transfer one or many sectors of data from/to the | |
729 | * ATA device for the DRQ request. | |
730 | * | |
731 | * LOCKING: | |
732 | * Inherited from caller. | |
733 | */ | |
734 | static void ata_pio_sectors(struct ata_queued_cmd *qc) | |
735 | { | |
736 | if (is_multi_taskfile(&qc->tf)) { | |
737 | /* READ/WRITE MULTIPLE */ | |
738 | unsigned int nsect; | |
739 | ||
740 | WARN_ON(qc->dev->multi_count == 0); | |
741 | ||
742 | nsect = min((qc->nbytes - qc->curbytes) / qc->sect_size, | |
743 | qc->dev->multi_count); | |
744 | while (nsect--) | |
745 | ata_pio_sector(qc); | |
746 | } else | |
747 | ata_pio_sector(qc); | |
748 | ||
9363c382 | 749 | ata_sff_altstatus(qc->ap); /* flush */ |
624d5c51 TH |
750 | } |
751 | ||
752 | /** | |
753 | * atapi_send_cdb - Write CDB bytes to hardware | |
754 | * @ap: Port to which ATAPI device is attached. | |
755 | * @qc: Taskfile currently active | |
756 | * | |
757 | * When device has indicated its readiness to accept | |
758 | * a CDB, this function is called. Send the CDB. | |
759 | * | |
760 | * LOCKING: | |
761 | * caller. | |
762 | */ | |
763 | static void atapi_send_cdb(struct ata_port *ap, struct ata_queued_cmd *qc) | |
764 | { | |
765 | /* send SCSI cdb */ | |
766 | DPRINTK("send cdb\n"); | |
767 | WARN_ON(qc->dev->cdb_len < 12); | |
768 | ||
5682ed33 | 769 | ap->ops->sff_data_xfer(qc->dev, qc->cdb, qc->dev->cdb_len, 1); |
9363c382 | 770 | ata_sff_altstatus(ap); /* flush */ |
624d5c51 TH |
771 | |
772 | switch (qc->tf.protocol) { | |
773 | case ATAPI_PROT_PIO: | |
774 | ap->hsm_task_state = HSM_ST; | |
775 | break; | |
776 | case ATAPI_PROT_NODATA: | |
777 | ap->hsm_task_state = HSM_ST_LAST; | |
778 | break; | |
779 | case ATAPI_PROT_DMA: | |
780 | ap->hsm_task_state = HSM_ST_LAST; | |
781 | /* initiate bmdma */ | |
782 | ap->ops->bmdma_start(qc); | |
783 | break; | |
784 | } | |
785 | } | |
786 | ||
787 | /** | |
788 | * __atapi_pio_bytes - Transfer data from/to the ATAPI device. | |
789 | * @qc: Command on going | |
790 | * @bytes: number of bytes | |
791 | * | |
792 | * Transfer Transfer data from/to the ATAPI device. | |
793 | * | |
794 | * LOCKING: | |
795 | * Inherited from caller. | |
796 | * | |
797 | */ | |
798 | static int __atapi_pio_bytes(struct ata_queued_cmd *qc, unsigned int bytes) | |
799 | { | |
800 | int rw = (qc->tf.flags & ATA_TFLAG_WRITE) ? WRITE : READ; | |
801 | struct ata_port *ap = qc->ap; | |
802 | struct ata_device *dev = qc->dev; | |
803 | struct ata_eh_info *ehi = &dev->link->eh_info; | |
804 | struct scatterlist *sg; | |
805 | struct page *page; | |
806 | unsigned char *buf; | |
807 | unsigned int offset, count, consumed; | |
808 | ||
809 | next_sg: | |
810 | sg = qc->cursg; | |
811 | if (unlikely(!sg)) { | |
812 | ata_ehi_push_desc(ehi, "unexpected or too much trailing data " | |
813 | "buf=%u cur=%u bytes=%u", | |
814 | qc->nbytes, qc->curbytes, bytes); | |
815 | return -1; | |
816 | } | |
817 | ||
818 | page = sg_page(sg); | |
819 | offset = sg->offset + qc->cursg_ofs; | |
820 | ||
821 | /* get the current page and offset */ | |
822 | page = nth_page(page, (offset >> PAGE_SHIFT)); | |
823 | offset %= PAGE_SIZE; | |
824 | ||
825 | /* don't overrun current sg */ | |
826 | count = min(sg->length - qc->cursg_ofs, bytes); | |
827 | ||
828 | /* don't cross page boundaries */ | |
829 | count = min(count, (unsigned int)PAGE_SIZE - offset); | |
830 | ||
831 | DPRINTK("data %s\n", qc->tf.flags & ATA_TFLAG_WRITE ? "write" : "read"); | |
832 | ||
833 | if (PageHighMem(page)) { | |
834 | unsigned long flags; | |
835 | ||
836 | /* FIXME: use bounce buffer */ | |
837 | local_irq_save(flags); | |
838 | buf = kmap_atomic(page, KM_IRQ0); | |
839 | ||
840 | /* do the actual data transfer */ | |
5682ed33 | 841 | consumed = ap->ops->sff_data_xfer(dev, buf + offset, count, rw); |
624d5c51 TH |
842 | |
843 | kunmap_atomic(buf, KM_IRQ0); | |
844 | local_irq_restore(flags); | |
845 | } else { | |
846 | buf = page_address(page); | |
5682ed33 | 847 | consumed = ap->ops->sff_data_xfer(dev, buf + offset, count, rw); |
624d5c51 TH |
848 | } |
849 | ||
850 | bytes -= min(bytes, consumed); | |
851 | qc->curbytes += count; | |
852 | qc->cursg_ofs += count; | |
853 | ||
854 | if (qc->cursg_ofs == sg->length) { | |
855 | qc->cursg = sg_next(qc->cursg); | |
856 | qc->cursg_ofs = 0; | |
857 | } | |
858 | ||
859 | /* consumed can be larger than count only for the last transfer */ | |
860 | WARN_ON(qc->cursg && count != consumed); | |
861 | ||
862 | if (bytes) | |
863 | goto next_sg; | |
864 | return 0; | |
865 | } | |
866 | ||
867 | /** | |
868 | * atapi_pio_bytes - Transfer data from/to the ATAPI device. | |
869 | * @qc: Command on going | |
870 | * | |
871 | * Transfer Transfer data from/to the ATAPI device. | |
872 | * | |
873 | * LOCKING: | |
874 | * Inherited from caller. | |
875 | */ | |
876 | static void atapi_pio_bytes(struct ata_queued_cmd *qc) | |
877 | { | |
878 | struct ata_port *ap = qc->ap; | |
879 | struct ata_device *dev = qc->dev; | |
880 | struct ata_eh_info *ehi = &dev->link->eh_info; | |
881 | unsigned int ireason, bc_lo, bc_hi, bytes; | |
882 | int i_write, do_write = (qc->tf.flags & ATA_TFLAG_WRITE) ? 1 : 0; | |
883 | ||
884 | /* Abuse qc->result_tf for temp storage of intermediate TF | |
885 | * here to save some kernel stack usage. | |
886 | * For normal completion, qc->result_tf is not relevant. For | |
887 | * error, qc->result_tf is later overwritten by ata_qc_complete(). | |
888 | * So, the correctness of qc->result_tf is not affected. | |
889 | */ | |
5682ed33 | 890 | ap->ops->sff_tf_read(ap, &qc->result_tf); |
624d5c51 TH |
891 | ireason = qc->result_tf.nsect; |
892 | bc_lo = qc->result_tf.lbam; | |
893 | bc_hi = qc->result_tf.lbah; | |
894 | bytes = (bc_hi << 8) | bc_lo; | |
895 | ||
896 | /* shall be cleared to zero, indicating xfer of data */ | |
897 | if (unlikely(ireason & (1 << 0))) | |
898 | goto atapi_check; | |
899 | ||
900 | /* make sure transfer direction matches expected */ | |
901 | i_write = ((ireason & (1 << 1)) == 0) ? 1 : 0; | |
902 | if (unlikely(do_write != i_write)) | |
903 | goto atapi_check; | |
904 | ||
905 | if (unlikely(!bytes)) | |
906 | goto atapi_check; | |
907 | ||
908 | VPRINTK("ata%u: xfering %d bytes\n", ap->print_id, bytes); | |
909 | ||
910 | if (unlikely(__atapi_pio_bytes(qc, bytes))) | |
911 | goto err_out; | |
9363c382 | 912 | ata_sff_altstatus(ap); /* flush */ |
624d5c51 TH |
913 | |
914 | return; | |
915 | ||
916 | atapi_check: | |
917 | ata_ehi_push_desc(ehi, "ATAPI check failed (ireason=0x%x bytes=%u)", | |
918 | ireason, bytes); | |
919 | err_out: | |
920 | qc->err_mask |= AC_ERR_HSM; | |
921 | ap->hsm_task_state = HSM_ST_ERR; | |
922 | } | |
923 | ||
924 | /** | |
925 | * ata_hsm_ok_in_wq - Check if the qc can be handled in the workqueue. | |
926 | * @ap: the target ata_port | |
927 | * @qc: qc on going | |
928 | * | |
929 | * RETURNS: | |
930 | * 1 if ok in workqueue, 0 otherwise. | |
931 | */ | |
932 | static inline int ata_hsm_ok_in_wq(struct ata_port *ap, struct ata_queued_cmd *qc) | |
933 | { | |
934 | if (qc->tf.flags & ATA_TFLAG_POLLING) | |
935 | return 1; | |
936 | ||
937 | if (ap->hsm_task_state == HSM_ST_FIRST) { | |
938 | if (qc->tf.protocol == ATA_PROT_PIO && | |
939 | (qc->tf.flags & ATA_TFLAG_WRITE)) | |
940 | return 1; | |
941 | ||
942 | if (ata_is_atapi(qc->tf.protocol) && | |
943 | !(qc->dev->flags & ATA_DFLAG_CDB_INTR)) | |
944 | return 1; | |
945 | } | |
946 | ||
947 | return 0; | |
948 | } | |
949 | ||
950 | /** | |
951 | * ata_hsm_qc_complete - finish a qc running on standard HSM | |
952 | * @qc: Command to complete | |
953 | * @in_wq: 1 if called from workqueue, 0 otherwise | |
954 | * | |
955 | * Finish @qc which is running on standard HSM. | |
956 | * | |
957 | * LOCKING: | |
958 | * If @in_wq is zero, spin_lock_irqsave(host lock). | |
959 | * Otherwise, none on entry and grabs host lock. | |
960 | */ | |
961 | static void ata_hsm_qc_complete(struct ata_queued_cmd *qc, int in_wq) | |
962 | { | |
963 | struct ata_port *ap = qc->ap; | |
964 | unsigned long flags; | |
965 | ||
966 | if (ap->ops->error_handler) { | |
967 | if (in_wq) { | |
968 | spin_lock_irqsave(ap->lock, flags); | |
969 | ||
970 | /* EH might have kicked in while host lock is | |
971 | * released. | |
972 | */ | |
973 | qc = ata_qc_from_tag(ap, qc->tag); | |
974 | if (qc) { | |
975 | if (likely(!(qc->err_mask & AC_ERR_HSM))) { | |
5682ed33 | 976 | ap->ops->sff_irq_on(ap); |
624d5c51 TH |
977 | ata_qc_complete(qc); |
978 | } else | |
979 | ata_port_freeze(ap); | |
980 | } | |
981 | ||
982 | spin_unlock_irqrestore(ap->lock, flags); | |
983 | } else { | |
984 | if (likely(!(qc->err_mask & AC_ERR_HSM))) | |
985 | ata_qc_complete(qc); | |
986 | else | |
987 | ata_port_freeze(ap); | |
988 | } | |
989 | } else { | |
990 | if (in_wq) { | |
991 | spin_lock_irqsave(ap->lock, flags); | |
5682ed33 | 992 | ap->ops->sff_irq_on(ap); |
624d5c51 TH |
993 | ata_qc_complete(qc); |
994 | spin_unlock_irqrestore(ap->lock, flags); | |
995 | } else | |
996 | ata_qc_complete(qc); | |
997 | } | |
998 | } | |
999 | ||
1000 | /** | |
9363c382 | 1001 | * ata_sff_hsm_move - move the HSM to the next state. |
624d5c51 TH |
1002 | * @ap: the target ata_port |
1003 | * @qc: qc on going | |
1004 | * @status: current device status | |
1005 | * @in_wq: 1 if called from workqueue, 0 otherwise | |
1006 | * | |
1007 | * RETURNS: | |
1008 | * 1 when poll next status needed, 0 otherwise. | |
1009 | */ | |
9363c382 TH |
1010 | int ata_sff_hsm_move(struct ata_port *ap, struct ata_queued_cmd *qc, |
1011 | u8 status, int in_wq) | |
624d5c51 TH |
1012 | { |
1013 | unsigned long flags = 0; | |
1014 | int poll_next; | |
1015 | ||
1016 | WARN_ON((qc->flags & ATA_QCFLAG_ACTIVE) == 0); | |
1017 | ||
9363c382 | 1018 | /* Make sure ata_sff_qc_issue() does not throw things |
624d5c51 TH |
1019 | * like DMA polling into the workqueue. Notice that |
1020 | * in_wq is not equivalent to (qc->tf.flags & ATA_TFLAG_POLLING). | |
1021 | */ | |
1022 | WARN_ON(in_wq != ata_hsm_ok_in_wq(ap, qc)); | |
1023 | ||
1024 | fsm_start: | |
1025 | DPRINTK("ata%u: protocol %d task_state %d (dev_stat 0x%X)\n", | |
1026 | ap->print_id, qc->tf.protocol, ap->hsm_task_state, status); | |
1027 | ||
1028 | switch (ap->hsm_task_state) { | |
1029 | case HSM_ST_FIRST: | |
1030 | /* Send first data block or PACKET CDB */ | |
1031 | ||
1032 | /* If polling, we will stay in the work queue after | |
1033 | * sending the data. Otherwise, interrupt handler | |
1034 | * takes over after sending the data. | |
1035 | */ | |
1036 | poll_next = (qc->tf.flags & ATA_TFLAG_POLLING); | |
1037 | ||
1038 | /* check device status */ | |
1039 | if (unlikely((status & ATA_DRQ) == 0)) { | |
1040 | /* handle BSY=0, DRQ=0 as error */ | |
1041 | if (likely(status & (ATA_ERR | ATA_DF))) | |
1042 | /* device stops HSM for abort/error */ | |
1043 | qc->err_mask |= AC_ERR_DEV; | |
1044 | else | |
1045 | /* HSM violation. Let EH handle this */ | |
1046 | qc->err_mask |= AC_ERR_HSM; | |
1047 | ||
1048 | ap->hsm_task_state = HSM_ST_ERR; | |
1049 | goto fsm_start; | |
1050 | } | |
1051 | ||
1052 | /* Device should not ask for data transfer (DRQ=1) | |
1053 | * when it finds something wrong. | |
1054 | * We ignore DRQ here and stop the HSM by | |
1055 | * changing hsm_task_state to HSM_ST_ERR and | |
1056 | * let the EH abort the command or reset the device. | |
1057 | */ | |
1058 | if (unlikely(status & (ATA_ERR | ATA_DF))) { | |
1059 | /* Some ATAPI tape drives forget to clear the ERR bit | |
1060 | * when doing the next command (mostly request sense). | |
1061 | * We ignore ERR here to workaround and proceed sending | |
1062 | * the CDB. | |
1063 | */ | |
1064 | if (!(qc->dev->horkage & ATA_HORKAGE_STUCK_ERR)) { | |
1065 | ata_port_printk(ap, KERN_WARNING, | |
1066 | "DRQ=1 with device error, " | |
1067 | "dev_stat 0x%X\n", status); | |
1068 | qc->err_mask |= AC_ERR_HSM; | |
1069 | ap->hsm_task_state = HSM_ST_ERR; | |
1070 | goto fsm_start; | |
1071 | } | |
1072 | } | |
1073 | ||
1074 | /* Send the CDB (atapi) or the first data block (ata pio out). | |
1075 | * During the state transition, interrupt handler shouldn't | |
1076 | * be invoked before the data transfer is complete and | |
1077 | * hsm_task_state is changed. Hence, the following locking. | |
1078 | */ | |
1079 | if (in_wq) | |
1080 | spin_lock_irqsave(ap->lock, flags); | |
1081 | ||
1082 | if (qc->tf.protocol == ATA_PROT_PIO) { | |
1083 | /* PIO data out protocol. | |
1084 | * send first data block. | |
1085 | */ | |
1086 | ||
1087 | /* ata_pio_sectors() might change the state | |
1088 | * to HSM_ST_LAST. so, the state is changed here | |
1089 | * before ata_pio_sectors(). | |
1090 | */ | |
1091 | ap->hsm_task_state = HSM_ST; | |
1092 | ata_pio_sectors(qc); | |
1093 | } else | |
1094 | /* send CDB */ | |
1095 | atapi_send_cdb(ap, qc); | |
1096 | ||
1097 | if (in_wq) | |
1098 | spin_unlock_irqrestore(ap->lock, flags); | |
1099 | ||
1100 | /* if polling, ata_pio_task() handles the rest. | |
1101 | * otherwise, interrupt handler takes over from here. | |
1102 | */ | |
1103 | break; | |
1104 | ||
1105 | case HSM_ST: | |
1106 | /* complete command or read/write the data register */ | |
1107 | if (qc->tf.protocol == ATAPI_PROT_PIO) { | |
1108 | /* ATAPI PIO protocol */ | |
1109 | if ((status & ATA_DRQ) == 0) { | |
1110 | /* No more data to transfer or device error. | |
1111 | * Device error will be tagged in HSM_ST_LAST. | |
1112 | */ | |
1113 | ap->hsm_task_state = HSM_ST_LAST; | |
1114 | goto fsm_start; | |
1115 | } | |
1116 | ||
1117 | /* Device should not ask for data transfer (DRQ=1) | |
1118 | * when it finds something wrong. | |
1119 | * We ignore DRQ here and stop the HSM by | |
1120 | * changing hsm_task_state to HSM_ST_ERR and | |
1121 | * let the EH abort the command or reset the device. | |
1122 | */ | |
1123 | if (unlikely(status & (ATA_ERR | ATA_DF))) { | |
1124 | ata_port_printk(ap, KERN_WARNING, "DRQ=1 with " | |
1125 | "device error, dev_stat 0x%X\n", | |
1126 | status); | |
1127 | qc->err_mask |= AC_ERR_HSM; | |
1128 | ap->hsm_task_state = HSM_ST_ERR; | |
1129 | goto fsm_start; | |
1130 | } | |
1131 | ||
1132 | atapi_pio_bytes(qc); | |
1133 | ||
1134 | if (unlikely(ap->hsm_task_state == HSM_ST_ERR)) | |
1135 | /* bad ireason reported by device */ | |
1136 | goto fsm_start; | |
1137 | ||
1138 | } else { | |
1139 | /* ATA PIO protocol */ | |
1140 | if (unlikely((status & ATA_DRQ) == 0)) { | |
1141 | /* handle BSY=0, DRQ=0 as error */ | |
1142 | if (likely(status & (ATA_ERR | ATA_DF))) | |
1143 | /* device stops HSM for abort/error */ | |
1144 | qc->err_mask |= AC_ERR_DEV; | |
1145 | else | |
1146 | /* HSM violation. Let EH handle this. | |
1147 | * Phantom devices also trigger this | |
1148 | * condition. Mark hint. | |
1149 | */ | |
1150 | qc->err_mask |= AC_ERR_HSM | | |
1151 | AC_ERR_NODEV_HINT; | |
1152 | ||
1153 | ap->hsm_task_state = HSM_ST_ERR; | |
1154 | goto fsm_start; | |
1155 | } | |
1156 | ||
1157 | /* For PIO reads, some devices may ask for | |
1158 | * data transfer (DRQ=1) alone with ERR=1. | |
1159 | * We respect DRQ here and transfer one | |
1160 | * block of junk data before changing the | |
1161 | * hsm_task_state to HSM_ST_ERR. | |
1162 | * | |
1163 | * For PIO writes, ERR=1 DRQ=1 doesn't make | |
1164 | * sense since the data block has been | |
1165 | * transferred to the device. | |
1166 | */ | |
1167 | if (unlikely(status & (ATA_ERR | ATA_DF))) { | |
1168 | /* data might be corrputed */ | |
1169 | qc->err_mask |= AC_ERR_DEV; | |
1170 | ||
1171 | if (!(qc->tf.flags & ATA_TFLAG_WRITE)) { | |
1172 | ata_pio_sectors(qc); | |
1173 | status = ata_wait_idle(ap); | |
1174 | } | |
1175 | ||
1176 | if (status & (ATA_BUSY | ATA_DRQ)) | |
1177 | qc->err_mask |= AC_ERR_HSM; | |
1178 | ||
1179 | /* ata_pio_sectors() might change the | |
1180 | * state to HSM_ST_LAST. so, the state | |
1181 | * is changed after ata_pio_sectors(). | |
1182 | */ | |
1183 | ap->hsm_task_state = HSM_ST_ERR; | |
1184 | goto fsm_start; | |
1185 | } | |
1186 | ||
1187 | ata_pio_sectors(qc); | |
1188 | ||
1189 | if (ap->hsm_task_state == HSM_ST_LAST && | |
1190 | (!(qc->tf.flags & ATA_TFLAG_WRITE))) { | |
1191 | /* all data read */ | |
1192 | status = ata_wait_idle(ap); | |
1193 | goto fsm_start; | |
1194 | } | |
1195 | } | |
1196 | ||
1197 | poll_next = 1; | |
1198 | break; | |
1199 | ||
1200 | case HSM_ST_LAST: | |
1201 | if (unlikely(!ata_ok(status))) { | |
1202 | qc->err_mask |= __ac_err_mask(status); | |
1203 | ap->hsm_task_state = HSM_ST_ERR; | |
1204 | goto fsm_start; | |
1205 | } | |
1206 | ||
1207 | /* no more data to transfer */ | |
1208 | DPRINTK("ata%u: dev %u command complete, drv_stat 0x%x\n", | |
1209 | ap->print_id, qc->dev->devno, status); | |
1210 | ||
411cb386 | 1211 | WARN_ON(qc->err_mask & (AC_ERR_DEV | AC_ERR_HSM)); |
624d5c51 TH |
1212 | |
1213 | ap->hsm_task_state = HSM_ST_IDLE; | |
1214 | ||
1215 | /* complete taskfile transaction */ | |
1216 | ata_hsm_qc_complete(qc, in_wq); | |
1217 | ||
1218 | poll_next = 0; | |
1219 | break; | |
1220 | ||
1221 | case HSM_ST_ERR: | |
1222 | /* make sure qc->err_mask is available to | |
1223 | * know what's wrong and recover | |
1224 | */ | |
411cb386 | 1225 | WARN_ON(!(qc->err_mask & (AC_ERR_DEV | AC_ERR_HSM))); |
624d5c51 TH |
1226 | |
1227 | ap->hsm_task_state = HSM_ST_IDLE; | |
1228 | ||
1229 | /* complete taskfile transaction */ | |
1230 | ata_hsm_qc_complete(qc, in_wq); | |
1231 | ||
1232 | poll_next = 0; | |
1233 | break; | |
1234 | default: | |
1235 | poll_next = 0; | |
1236 | BUG(); | |
1237 | } | |
1238 | ||
1239 | return poll_next; | |
1240 | } | |
1241 | ||
1242 | void ata_pio_task(struct work_struct *work) | |
1243 | { | |
1244 | struct ata_port *ap = | |
1245 | container_of(work, struct ata_port, port_task.work); | |
1246 | struct ata_queued_cmd *qc = ap->port_task_data; | |
1247 | u8 status; | |
1248 | int poll_next; | |
1249 | ||
1250 | fsm_start: | |
1251 | WARN_ON(ap->hsm_task_state == HSM_ST_IDLE); | |
1252 | ||
1253 | /* | |
1254 | * This is purely heuristic. This is a fast path. | |
1255 | * Sometimes when we enter, BSY will be cleared in | |
1256 | * a chk-status or two. If not, the drive is probably seeking | |
1257 | * or something. Snooze for a couple msecs, then | |
1258 | * chk-status again. If still busy, queue delayed work. | |
1259 | */ | |
9363c382 | 1260 | status = ata_sff_busy_wait(ap, ATA_BUSY, 5); |
624d5c51 TH |
1261 | if (status & ATA_BUSY) { |
1262 | msleep(2); | |
9363c382 | 1263 | status = ata_sff_busy_wait(ap, ATA_BUSY, 10); |
624d5c51 TH |
1264 | if (status & ATA_BUSY) { |
1265 | ata_pio_queue_task(ap, qc, ATA_SHORT_PAUSE); | |
1266 | return; | |
1267 | } | |
1268 | } | |
1269 | ||
1270 | /* move the HSM */ | |
9363c382 | 1271 | poll_next = ata_sff_hsm_move(ap, qc, status, 1); |
624d5c51 TH |
1272 | |
1273 | /* another command or interrupt handler | |
1274 | * may be running at this point. | |
1275 | */ | |
1276 | if (poll_next) | |
1277 | goto fsm_start; | |
1278 | } | |
1279 | ||
1280 | /** | |
9363c382 | 1281 | * ata_sff_qc_issue - issue taskfile to device in proto-dependent manner |
624d5c51 TH |
1282 | * @qc: command to issue to device |
1283 | * | |
1284 | * Using various libata functions and hooks, this function | |
1285 | * starts an ATA command. ATA commands are grouped into | |
1286 | * classes called "protocols", and issuing each type of protocol | |
1287 | * is slightly different. | |
1288 | * | |
1289 | * May be used as the qc_issue() entry in ata_port_operations. | |
1290 | * | |
1291 | * LOCKING: | |
1292 | * spin_lock_irqsave(host lock) | |
1293 | * | |
1294 | * RETURNS: | |
1295 | * Zero on success, AC_ERR_* mask on failure | |
1296 | */ | |
9363c382 | 1297 | unsigned int ata_sff_qc_issue(struct ata_queued_cmd *qc) |
624d5c51 TH |
1298 | { |
1299 | struct ata_port *ap = qc->ap; | |
1300 | ||
1301 | /* Use polling pio if the LLD doesn't handle | |
1302 | * interrupt driven pio and atapi CDB interrupt. | |
1303 | */ | |
1304 | if (ap->flags & ATA_FLAG_PIO_POLLING) { | |
1305 | switch (qc->tf.protocol) { | |
1306 | case ATA_PROT_PIO: | |
1307 | case ATA_PROT_NODATA: | |
1308 | case ATAPI_PROT_PIO: | |
1309 | case ATAPI_PROT_NODATA: | |
1310 | qc->tf.flags |= ATA_TFLAG_POLLING; | |
1311 | break; | |
1312 | case ATAPI_PROT_DMA: | |
1313 | if (qc->dev->flags & ATA_DFLAG_CDB_INTR) | |
1314 | /* see ata_dma_blacklisted() */ | |
1315 | BUG(); | |
1316 | break; | |
1317 | default: | |
1318 | break; | |
1319 | } | |
1320 | } | |
1321 | ||
1322 | /* select the device */ | |
1323 | ata_dev_select(ap, qc->dev->devno, 1, 0); | |
1324 | ||
1325 | /* start the command */ | |
1326 | switch (qc->tf.protocol) { | |
1327 | case ATA_PROT_NODATA: | |
1328 | if (qc->tf.flags & ATA_TFLAG_POLLING) | |
1329 | ata_qc_set_polling(qc); | |
1330 | ||
1331 | ata_tf_to_host(ap, &qc->tf); | |
1332 | ap->hsm_task_state = HSM_ST_LAST; | |
1333 | ||
1334 | if (qc->tf.flags & ATA_TFLAG_POLLING) | |
1335 | ata_pio_queue_task(ap, qc, 0); | |
1336 | ||
1337 | break; | |
1338 | ||
1339 | case ATA_PROT_DMA: | |
1340 | WARN_ON(qc->tf.flags & ATA_TFLAG_POLLING); | |
1341 | ||
5682ed33 | 1342 | ap->ops->sff_tf_load(ap, &qc->tf); /* load tf registers */ |
624d5c51 TH |
1343 | ap->ops->bmdma_setup(qc); /* set up bmdma */ |
1344 | ap->ops->bmdma_start(qc); /* initiate bmdma */ | |
1345 | ap->hsm_task_state = HSM_ST_LAST; | |
1346 | break; | |
1347 | ||
1348 | case ATA_PROT_PIO: | |
1349 | if (qc->tf.flags & ATA_TFLAG_POLLING) | |
1350 | ata_qc_set_polling(qc); | |
1351 | ||
1352 | ata_tf_to_host(ap, &qc->tf); | |
1353 | ||
1354 | if (qc->tf.flags & ATA_TFLAG_WRITE) { | |
1355 | /* PIO data out protocol */ | |
1356 | ap->hsm_task_state = HSM_ST_FIRST; | |
1357 | ata_pio_queue_task(ap, qc, 0); | |
1358 | ||
1359 | /* always send first data block using | |
1360 | * the ata_pio_task() codepath. | |
1361 | */ | |
1362 | } else { | |
1363 | /* PIO data in protocol */ | |
1364 | ap->hsm_task_state = HSM_ST; | |
1365 | ||
1366 | if (qc->tf.flags & ATA_TFLAG_POLLING) | |
1367 | ata_pio_queue_task(ap, qc, 0); | |
1368 | ||
1369 | /* if polling, ata_pio_task() handles the rest. | |
1370 | * otherwise, interrupt handler takes over from here. | |
1371 | */ | |
1372 | } | |
1373 | ||
1374 | break; | |
1375 | ||
1376 | case ATAPI_PROT_PIO: | |
1377 | case ATAPI_PROT_NODATA: | |
1378 | if (qc->tf.flags & ATA_TFLAG_POLLING) | |
1379 | ata_qc_set_polling(qc); | |
1380 | ||
1381 | ata_tf_to_host(ap, &qc->tf); | |
1382 | ||
1383 | ap->hsm_task_state = HSM_ST_FIRST; | |
1384 | ||
1385 | /* send cdb by polling if no cdb interrupt */ | |
1386 | if ((!(qc->dev->flags & ATA_DFLAG_CDB_INTR)) || | |
1387 | (qc->tf.flags & ATA_TFLAG_POLLING)) | |
1388 | ata_pio_queue_task(ap, qc, 0); | |
1389 | break; | |
1390 | ||
1391 | case ATAPI_PROT_DMA: | |
1392 | WARN_ON(qc->tf.flags & ATA_TFLAG_POLLING); | |
1393 | ||
5682ed33 | 1394 | ap->ops->sff_tf_load(ap, &qc->tf); /* load tf registers */ |
624d5c51 TH |
1395 | ap->ops->bmdma_setup(qc); /* set up bmdma */ |
1396 | ap->hsm_task_state = HSM_ST_FIRST; | |
1397 | ||
1398 | /* send cdb by polling if no cdb interrupt */ | |
1399 | if (!(qc->dev->flags & ATA_DFLAG_CDB_INTR)) | |
1400 | ata_pio_queue_task(ap, qc, 0); | |
1401 | break; | |
1402 | ||
1403 | default: | |
1404 | WARN_ON(1); | |
1405 | return AC_ERR_SYSTEM; | |
1406 | } | |
1407 | ||
1408 | return 0; | |
1409 | } | |
1410 | ||
22183bf5 TH |
1411 | /** |
1412 | * ata_sff_qc_fill_rtf - fill result TF using ->sff_tf_read | |
1413 | * @qc: qc to fill result TF for | |
1414 | * | |
1415 | * @qc is finished and result TF needs to be filled. Fill it | |
1416 | * using ->sff_tf_read. | |
1417 | * | |
1418 | * LOCKING: | |
1419 | * spin_lock_irqsave(host lock) | |
1420 | * | |
1421 | * RETURNS: | |
1422 | * true indicating that result TF is successfully filled. | |
1423 | */ | |
1424 | bool ata_sff_qc_fill_rtf(struct ata_queued_cmd *qc) | |
1425 | { | |
1426 | qc->ap->ops->sff_tf_read(qc->ap, &qc->result_tf); | |
1427 | return true; | |
1428 | } | |
1429 | ||
624d5c51 | 1430 | /** |
9363c382 | 1431 | * ata_sff_host_intr - Handle host interrupt for given (port, task) |
624d5c51 TH |
1432 | * @ap: Port on which interrupt arrived (possibly...) |
1433 | * @qc: Taskfile currently active in engine | |
1434 | * | |
1435 | * Handle host interrupt for given queued command. Currently, | |
1436 | * only DMA interrupts are handled. All other commands are | |
1437 | * handled via polling with interrupts disabled (nIEN bit). | |
1438 | * | |
1439 | * LOCKING: | |
1440 | * spin_lock_irqsave(host lock) | |
1441 | * | |
1442 | * RETURNS: | |
1443 | * One if interrupt was handled, zero if not (shared irq). | |
1444 | */ | |
9363c382 TH |
1445 | inline unsigned int ata_sff_host_intr(struct ata_port *ap, |
1446 | struct ata_queued_cmd *qc) | |
624d5c51 TH |
1447 | { |
1448 | struct ata_eh_info *ehi = &ap->link.eh_info; | |
1449 | u8 status, host_stat = 0; | |
1450 | ||
1451 | VPRINTK("ata%u: protocol %d task_state %d\n", | |
1452 | ap->print_id, qc->tf.protocol, ap->hsm_task_state); | |
1453 | ||
1454 | /* Check whether we are expecting interrupt in this state */ | |
1455 | switch (ap->hsm_task_state) { | |
1456 | case HSM_ST_FIRST: | |
1457 | /* Some pre-ATAPI-4 devices assert INTRQ | |
1458 | * at this state when ready to receive CDB. | |
1459 | */ | |
1460 | ||
1461 | /* Check the ATA_DFLAG_CDB_INTR flag is enough here. | |
1462 | * The flag was turned on only for atapi devices. No | |
1463 | * need to check ata_is_atapi(qc->tf.protocol) again. | |
1464 | */ | |
1465 | if (!(qc->dev->flags & ATA_DFLAG_CDB_INTR)) | |
1466 | goto idle_irq; | |
1467 | break; | |
1468 | case HSM_ST_LAST: | |
1469 | if (qc->tf.protocol == ATA_PROT_DMA || | |
1470 | qc->tf.protocol == ATAPI_PROT_DMA) { | |
1471 | /* check status of DMA engine */ | |
1472 | host_stat = ap->ops->bmdma_status(ap); | |
1473 | VPRINTK("ata%u: host_stat 0x%X\n", | |
1474 | ap->print_id, host_stat); | |
1475 | ||
1476 | /* if it's not our irq... */ | |
1477 | if (!(host_stat & ATA_DMA_INTR)) | |
1478 | goto idle_irq; | |
1479 | ||
1480 | /* before we do anything else, clear DMA-Start bit */ | |
1481 | ap->ops->bmdma_stop(qc); | |
1482 | ||
1483 | if (unlikely(host_stat & ATA_DMA_ERR)) { | |
1484 | /* error when transfering data to/from memory */ | |
1485 | qc->err_mask |= AC_ERR_HOST_BUS; | |
1486 | ap->hsm_task_state = HSM_ST_ERR; | |
1487 | } | |
1488 | } | |
1489 | break; | |
1490 | case HSM_ST: | |
1491 | break; | |
1492 | default: | |
1493 | goto idle_irq; | |
1494 | } | |
1495 | ||
1496 | /* check altstatus */ | |
9363c382 | 1497 | status = ata_sff_altstatus(ap); |
624d5c51 TH |
1498 | if (status & ATA_BUSY) |
1499 | goto idle_irq; | |
1500 | ||
1501 | /* check main status, clearing INTRQ */ | |
5682ed33 | 1502 | status = ap->ops->sff_check_status(ap); |
624d5c51 TH |
1503 | if (unlikely(status & ATA_BUSY)) |
1504 | goto idle_irq; | |
1505 | ||
1506 | /* ack bmdma irq events */ | |
5682ed33 | 1507 | ap->ops->sff_irq_clear(ap); |
624d5c51 | 1508 | |
9363c382 | 1509 | ata_sff_hsm_move(ap, qc, status, 0); |
624d5c51 TH |
1510 | |
1511 | if (unlikely(qc->err_mask) && (qc->tf.protocol == ATA_PROT_DMA || | |
1512 | qc->tf.protocol == ATAPI_PROT_DMA)) | |
1513 | ata_ehi_push_desc(ehi, "BMDMA stat 0x%x", host_stat); | |
1514 | ||
1515 | return 1; /* irq handled */ | |
1516 | ||
1517 | idle_irq: | |
1518 | ap->stats.idle_irq++; | |
1519 | ||
1520 | #ifdef ATA_IRQ_TRAP | |
1521 | if ((ap->stats.idle_irq % 1000) == 0) { | |
5682ed33 TH |
1522 | ap->ops->sff_check_status(ap); |
1523 | ap->ops->sff_irq_clear(ap); | |
624d5c51 TH |
1524 | ata_port_printk(ap, KERN_WARNING, "irq trap\n"); |
1525 | return 1; | |
1526 | } | |
1527 | #endif | |
1528 | return 0; /* irq not handled */ | |
1529 | } | |
1530 | ||
1531 | /** | |
9363c382 | 1532 | * ata_sff_interrupt - Default ATA host interrupt handler |
624d5c51 TH |
1533 | * @irq: irq line (unused) |
1534 | * @dev_instance: pointer to our ata_host information structure | |
1535 | * | |
1536 | * Default interrupt handler for PCI IDE devices. Calls | |
9363c382 | 1537 | * ata_sff_host_intr() for each port that is not disabled. |
624d5c51 TH |
1538 | * |
1539 | * LOCKING: | |
1540 | * Obtains host lock during operation. | |
1541 | * | |
1542 | * RETURNS: | |
1543 | * IRQ_NONE or IRQ_HANDLED. | |
1544 | */ | |
9363c382 | 1545 | irqreturn_t ata_sff_interrupt(int irq, void *dev_instance) |
624d5c51 TH |
1546 | { |
1547 | struct ata_host *host = dev_instance; | |
1548 | unsigned int i; | |
1549 | unsigned int handled = 0; | |
1550 | unsigned long flags; | |
1551 | ||
1552 | /* TODO: make _irqsave conditional on x86 PCI IDE legacy mode */ | |
1553 | spin_lock_irqsave(&host->lock, flags); | |
1554 | ||
1555 | for (i = 0; i < host->n_ports; i++) { | |
1556 | struct ata_port *ap; | |
1557 | ||
1558 | ap = host->ports[i]; | |
1559 | if (ap && | |
1560 | !(ap->flags & ATA_FLAG_DISABLED)) { | |
1561 | struct ata_queued_cmd *qc; | |
1562 | ||
1563 | qc = ata_qc_from_tag(ap, ap->link.active_tag); | |
1564 | if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING)) && | |
1565 | (qc->flags & ATA_QCFLAG_ACTIVE)) | |
9363c382 | 1566 | handled |= ata_sff_host_intr(ap, qc); |
624d5c51 TH |
1567 | } |
1568 | } | |
1569 | ||
1570 | spin_unlock_irqrestore(&host->lock, flags); | |
1571 | ||
1572 | return IRQ_RETVAL(handled); | |
1573 | } | |
1574 | ||
1575 | /** | |
9363c382 | 1576 | * ata_sff_freeze - Freeze SFF controller port |
624d5c51 TH |
1577 | * @ap: port to freeze |
1578 | * | |
1579 | * Freeze BMDMA controller port. | |
1580 | * | |
1581 | * LOCKING: | |
1582 | * Inherited from caller. | |
1583 | */ | |
9363c382 | 1584 | void ata_sff_freeze(struct ata_port *ap) |
624d5c51 TH |
1585 | { |
1586 | struct ata_ioports *ioaddr = &ap->ioaddr; | |
1587 | ||
1588 | ap->ctl |= ATA_NIEN; | |
1589 | ap->last_ctl = ap->ctl; | |
1590 | ||
1591 | if (ioaddr->ctl_addr) | |
1592 | iowrite8(ap->ctl, ioaddr->ctl_addr); | |
1593 | ||
1594 | /* Under certain circumstances, some controllers raise IRQ on | |
1595 | * ATA_NIEN manipulation. Also, many controllers fail to mask | |
1596 | * previously pending IRQ on ATA_NIEN assertion. Clear it. | |
1597 | */ | |
5682ed33 | 1598 | ap->ops->sff_check_status(ap); |
624d5c51 | 1599 | |
5682ed33 | 1600 | ap->ops->sff_irq_clear(ap); |
624d5c51 TH |
1601 | } |
1602 | ||
1603 | /** | |
9363c382 | 1604 | * ata_sff_thaw - Thaw SFF controller port |
624d5c51 TH |
1605 | * @ap: port to thaw |
1606 | * | |
9363c382 | 1607 | * Thaw SFF controller port. |
624d5c51 TH |
1608 | * |
1609 | * LOCKING: | |
1610 | * Inherited from caller. | |
1611 | */ | |
9363c382 | 1612 | void ata_sff_thaw(struct ata_port *ap) |
272f7884 | 1613 | { |
624d5c51 | 1614 | /* clear & re-enable interrupts */ |
5682ed33 TH |
1615 | ap->ops->sff_check_status(ap); |
1616 | ap->ops->sff_irq_clear(ap); | |
1617 | ap->ops->sff_irq_on(ap); | |
272f7884 TH |
1618 | } |
1619 | ||
0aa1113d TH |
1620 | /** |
1621 | * ata_sff_prereset - prepare SFF link for reset | |
1622 | * @link: SFF link to be reset | |
1623 | * @deadline: deadline jiffies for the operation | |
1624 | * | |
1625 | * SFF link @link is about to be reset. Initialize it. It first | |
1626 | * calls ata_std_prereset() and wait for !BSY if the port is | |
1627 | * being softreset. | |
1628 | * | |
1629 | * LOCKING: | |
1630 | * Kernel thread context (may sleep) | |
1631 | * | |
1632 | * RETURNS: | |
1633 | * 0 on success, -errno otherwise. | |
1634 | */ | |
1635 | int ata_sff_prereset(struct ata_link *link, unsigned long deadline) | |
1636 | { | |
0aa1113d TH |
1637 | struct ata_eh_context *ehc = &link->eh_context; |
1638 | int rc; | |
1639 | ||
1640 | rc = ata_std_prereset(link, deadline); | |
1641 | if (rc) | |
1642 | return rc; | |
1643 | ||
1644 | /* if we're about to do hardreset, nothing more to do */ | |
1645 | if (ehc->i.action & ATA_EH_HARDRESET) | |
1646 | return 0; | |
1647 | ||
1648 | /* wait for !BSY if we don't know that no device is attached */ | |
1649 | if (!ata_link_offline(link)) { | |
705e76be | 1650 | rc = ata_sff_wait_ready(link, deadline); |
0aa1113d TH |
1651 | if (rc && rc != -ENODEV) { |
1652 | ata_link_printk(link, KERN_WARNING, "device not ready " | |
1653 | "(errno=%d), forcing hardreset\n", rc); | |
1654 | ehc->i.action |= ATA_EH_HARDRESET; | |
1655 | } | |
1656 | } | |
1657 | ||
1658 | return 0; | |
1659 | } | |
1660 | ||
90088bb4 | 1661 | /** |
624d5c51 TH |
1662 | * ata_devchk - PATA device presence detection |
1663 | * @ap: ATA channel to examine | |
1664 | * @device: Device to examine (starting at zero) | |
90088bb4 | 1665 | * |
624d5c51 TH |
1666 | * This technique was originally described in |
1667 | * Hale Landis's ATADRVR (www.ata-atapi.com), and | |
1668 | * later found its way into the ATA/ATAPI spec. | |
1669 | * | |
1670 | * Write a pattern to the ATA shadow registers, | |
1671 | * and if a device is present, it will respond by | |
1672 | * correctly storing and echoing back the | |
1673 | * ATA shadow register contents. | |
90088bb4 TH |
1674 | * |
1675 | * LOCKING: | |
624d5c51 | 1676 | * caller. |
90088bb4 | 1677 | */ |
624d5c51 | 1678 | static unsigned int ata_devchk(struct ata_port *ap, unsigned int device) |
90088bb4 TH |
1679 | { |
1680 | struct ata_ioports *ioaddr = &ap->ioaddr; | |
624d5c51 | 1681 | u8 nsect, lbal; |
90088bb4 | 1682 | |
5682ed33 | 1683 | ap->ops->sff_dev_select(ap, device); |
90088bb4 | 1684 | |
624d5c51 TH |
1685 | iowrite8(0x55, ioaddr->nsect_addr); |
1686 | iowrite8(0xaa, ioaddr->lbal_addr); | |
90088bb4 | 1687 | |
624d5c51 TH |
1688 | iowrite8(0xaa, ioaddr->nsect_addr); |
1689 | iowrite8(0x55, ioaddr->lbal_addr); | |
90088bb4 | 1690 | |
624d5c51 TH |
1691 | iowrite8(0x55, ioaddr->nsect_addr); |
1692 | iowrite8(0xaa, ioaddr->lbal_addr); | |
1693 | ||
1694 | nsect = ioread8(ioaddr->nsect_addr); | |
1695 | lbal = ioread8(ioaddr->lbal_addr); | |
1696 | ||
1697 | if ((nsect == 0x55) && (lbal == 0xaa)) | |
1698 | return 1; /* we found a device */ | |
1699 | ||
1700 | return 0; /* nothing found */ | |
90088bb4 TH |
1701 | } |
1702 | ||
272f7884 | 1703 | /** |
9363c382 | 1704 | * ata_sff_dev_classify - Parse returned ATA device signature |
624d5c51 TH |
1705 | * @dev: ATA device to classify (starting at zero) |
1706 | * @present: device seems present | |
1707 | * @r_err: Value of error register on completion | |
272f7884 | 1708 | * |
624d5c51 TH |
1709 | * After an event -- SRST, E.D.D., or SATA COMRESET -- occurs, |
1710 | * an ATA/ATAPI-defined set of values is placed in the ATA | |
1711 | * shadow registers, indicating the results of device detection | |
1712 | * and diagnostics. | |
272f7884 | 1713 | * |
624d5c51 TH |
1714 | * Select the ATA device, and read the values from the ATA shadow |
1715 | * registers. Then parse according to the Error register value, | |
1716 | * and the spec-defined values examined by ata_dev_classify(). | |
272f7884 TH |
1717 | * |
1718 | * LOCKING: | |
624d5c51 TH |
1719 | * caller. |
1720 | * | |
1721 | * RETURNS: | |
1722 | * Device type - %ATA_DEV_ATA, %ATA_DEV_ATAPI or %ATA_DEV_NONE. | |
272f7884 | 1723 | */ |
9363c382 | 1724 | unsigned int ata_sff_dev_classify(struct ata_device *dev, int present, |
624d5c51 | 1725 | u8 *r_err) |
272f7884 | 1726 | { |
624d5c51 TH |
1727 | struct ata_port *ap = dev->link->ap; |
1728 | struct ata_taskfile tf; | |
1729 | unsigned int class; | |
1730 | u8 err; | |
1731 | ||
5682ed33 | 1732 | ap->ops->sff_dev_select(ap, dev->devno); |
624d5c51 TH |
1733 | |
1734 | memset(&tf, 0, sizeof(tf)); | |
1735 | ||
5682ed33 | 1736 | ap->ops->sff_tf_read(ap, &tf); |
624d5c51 TH |
1737 | err = tf.feature; |
1738 | if (r_err) | |
1739 | *r_err = err; | |
1740 | ||
1741 | /* see if device passed diags: continue and warn later */ | |
1742 | if (err == 0) | |
1743 | /* diagnostic fail : do nothing _YET_ */ | |
1744 | dev->horkage |= ATA_HORKAGE_DIAGNOSTIC; | |
1745 | else if (err == 1) | |
1746 | /* do nothing */ ; | |
1747 | else if ((dev->devno == 0) && (err == 0x81)) | |
1748 | /* do nothing */ ; | |
1749 | else | |
1750 | return ATA_DEV_NONE; | |
272f7884 | 1751 | |
624d5c51 TH |
1752 | /* determine if device is ATA or ATAPI */ |
1753 | class = ata_dev_classify(&tf); | |
272f7884 | 1754 | |
624d5c51 TH |
1755 | if (class == ATA_DEV_UNKNOWN) { |
1756 | /* If the device failed diagnostic, it's likely to | |
1757 | * have reported incorrect device signature too. | |
1758 | * Assume ATA device if the device seems present but | |
1759 | * device signature is invalid with diagnostic | |
1760 | * failure. | |
1761 | */ | |
1762 | if (present && (dev->horkage & ATA_HORKAGE_DIAGNOSTIC)) | |
1763 | class = ATA_DEV_ATA; | |
1764 | else | |
1765 | class = ATA_DEV_NONE; | |
5682ed33 TH |
1766 | } else if ((class == ATA_DEV_ATA) && |
1767 | (ap->ops->sff_check_status(ap) == 0)) | |
624d5c51 TH |
1768 | class = ATA_DEV_NONE; |
1769 | ||
1770 | return class; | |
272f7884 TH |
1771 | } |
1772 | ||
705e76be TH |
1773 | /** |
1774 | * ata_sff_wait_after_reset - wait for devices to become ready after reset | |
1775 | * @link: SFF link which is just reset | |
1776 | * @devmask: mask of present devices | |
1777 | * @deadline: deadline jiffies for the operation | |
1778 | * | |
1779 | * Wait devices attached to SFF @link to become ready after | |
1780 | * reset. It contains preceding 150ms wait to avoid accessing TF | |
1781 | * status register too early. | |
1782 | * | |
1783 | * LOCKING: | |
1784 | * Kernel thread context (may sleep). | |
1785 | * | |
1786 | * RETURNS: | |
1787 | * 0 on success, -ENODEV if some or all of devices in @devmask | |
1788 | * don't seem to exist. -errno on other errors. | |
1789 | */ | |
1790 | int ata_sff_wait_after_reset(struct ata_link *link, unsigned int devmask, | |
1791 | unsigned long deadline) | |
1fdffbce | 1792 | { |
705e76be | 1793 | struct ata_port *ap = link->ap; |
1fdffbce | 1794 | struct ata_ioports *ioaddr = &ap->ioaddr; |
624d5c51 TH |
1795 | unsigned int dev0 = devmask & (1 << 0); |
1796 | unsigned int dev1 = devmask & (1 << 1); | |
1797 | int rc, ret = 0; | |
1fdffbce | 1798 | |
705e76be TH |
1799 | msleep(ATA_WAIT_AFTER_RESET_MSECS); |
1800 | ||
1801 | /* always check readiness of the master device */ | |
1802 | rc = ata_sff_wait_ready(link, deadline); | |
1803 | /* -ENODEV means the odd clown forgot the D7 pulldown resistor | |
1804 | * and TF status is 0xff, bail out on it too. | |
624d5c51 | 1805 | */ |
705e76be TH |
1806 | if (rc) |
1807 | return rc; | |
1fdffbce | 1808 | |
624d5c51 TH |
1809 | /* if device 1 was found in ata_devchk, wait for register |
1810 | * access briefly, then wait for BSY to clear. | |
1811 | */ | |
1812 | if (dev1) { | |
1813 | int i; | |
1fdffbce | 1814 | |
5682ed33 | 1815 | ap->ops->sff_dev_select(ap, 1); |
1fdffbce | 1816 | |
624d5c51 TH |
1817 | /* Wait for register access. Some ATAPI devices fail |
1818 | * to set nsect/lbal after reset, so don't waste too | |
1819 | * much time on it. We're gonna wait for !BSY anyway. | |
1820 | */ | |
1821 | for (i = 0; i < 2; i++) { | |
1822 | u8 nsect, lbal; | |
1823 | ||
1824 | nsect = ioread8(ioaddr->nsect_addr); | |
1825 | lbal = ioread8(ioaddr->lbal_addr); | |
1826 | if ((nsect == 1) && (lbal == 1)) | |
1827 | break; | |
1828 | msleep(50); /* give drive a breather */ | |
1829 | } | |
1830 | ||
705e76be | 1831 | rc = ata_sff_wait_ready(link, deadline); |
624d5c51 TH |
1832 | if (rc) { |
1833 | if (rc != -ENODEV) | |
1834 | return rc; | |
1835 | ret = rc; | |
1836 | } | |
1fdffbce JG |
1837 | } |
1838 | ||
624d5c51 | 1839 | /* is all this really necessary? */ |
5682ed33 | 1840 | ap->ops->sff_dev_select(ap, 0); |
624d5c51 | 1841 | if (dev1) |
5682ed33 | 1842 | ap->ops->sff_dev_select(ap, 1); |
624d5c51 | 1843 | if (dev0) |
5682ed33 | 1844 | ap->ops->sff_dev_select(ap, 0); |
624d5c51 TH |
1845 | |
1846 | return ret; | |
1fdffbce JG |
1847 | } |
1848 | ||
624d5c51 TH |
1849 | static int ata_bus_softreset(struct ata_port *ap, unsigned int devmask, |
1850 | unsigned long deadline) | |
2cc432ee | 1851 | { |
624d5c51 | 1852 | struct ata_ioports *ioaddr = &ap->ioaddr; |
2cc432ee | 1853 | |
624d5c51 TH |
1854 | DPRINTK("ata%u: bus reset via SRST\n", ap->print_id); |
1855 | ||
1856 | /* software reset. causes dev0 to be selected */ | |
1857 | iowrite8(ap->ctl, ioaddr->ctl_addr); | |
1858 | udelay(20); /* FIXME: flush */ | |
1859 | iowrite8(ap->ctl | ATA_SRST, ioaddr->ctl_addr); | |
1860 | udelay(20); /* FIXME: flush */ | |
1861 | iowrite8(ap->ctl, ioaddr->ctl_addr); | |
1862 | ||
705e76be TH |
1863 | /* wait the port to become ready */ |
1864 | return ata_sff_wait_after_reset(&ap->link, devmask, deadline); | |
2cc432ee JG |
1865 | } |
1866 | ||
6d97dbd7 | 1867 | /** |
9363c382 | 1868 | * ata_sff_softreset - reset host port via ATA SRST |
624d5c51 TH |
1869 | * @link: ATA link to reset |
1870 | * @classes: resulting classes of attached devices | |
1871 | * @deadline: deadline jiffies for the operation | |
6d97dbd7 | 1872 | * |
624d5c51 | 1873 | * Reset host port using ATA SRST. |
6d97dbd7 TH |
1874 | * |
1875 | * LOCKING: | |
624d5c51 TH |
1876 | * Kernel thread context (may sleep) |
1877 | * | |
1878 | * RETURNS: | |
1879 | * 0 on success, -errno otherwise. | |
6d97dbd7 | 1880 | */ |
9363c382 | 1881 | int ata_sff_softreset(struct ata_link *link, unsigned int *classes, |
624d5c51 | 1882 | unsigned long deadline) |
6d97dbd7 | 1883 | { |
624d5c51 TH |
1884 | struct ata_port *ap = link->ap; |
1885 | unsigned int slave_possible = ap->flags & ATA_FLAG_SLAVE_POSS; | |
1886 | unsigned int devmask = 0; | |
1887 | int rc; | |
1888 | u8 err; | |
6d97dbd7 | 1889 | |
624d5c51 | 1890 | DPRINTK("ENTER\n"); |
6d97dbd7 | 1891 | |
624d5c51 TH |
1892 | /* determine if device 0/1 are present */ |
1893 | if (ata_devchk(ap, 0)) | |
1894 | devmask |= (1 << 0); | |
1895 | if (slave_possible && ata_devchk(ap, 1)) | |
1896 | devmask |= (1 << 1); | |
1897 | ||
1898 | /* select device 0 again */ | |
5682ed33 | 1899 | ap->ops->sff_dev_select(ap, 0); |
624d5c51 TH |
1900 | |
1901 | /* issue bus reset */ | |
1902 | DPRINTK("about to softreset, devmask=%x\n", devmask); | |
1903 | rc = ata_bus_softreset(ap, devmask, deadline); | |
1904 | /* if link is occupied, -ENODEV too is an error */ | |
1905 | if (rc && (rc != -ENODEV || sata_scr_valid(link))) { | |
1906 | ata_link_printk(link, KERN_ERR, "SRST failed (errno=%d)\n", rc); | |
1907 | return rc; | |
1908 | } | |
0f0a3ad3 | 1909 | |
624d5c51 | 1910 | /* determine by signature whether we have ATA or ATAPI devices */ |
9363c382 | 1911 | classes[0] = ata_sff_dev_classify(&link->device[0], |
624d5c51 TH |
1912 | devmask & (1 << 0), &err); |
1913 | if (slave_possible && err != 0x81) | |
9363c382 | 1914 | classes[1] = ata_sff_dev_classify(&link->device[1], |
624d5c51 TH |
1915 | devmask & (1 << 1), &err); |
1916 | ||
624d5c51 TH |
1917 | DPRINTK("EXIT, classes[0]=%u [1]=%u\n", classes[0], classes[1]); |
1918 | return 0; | |
6d97dbd7 TH |
1919 | } |
1920 | ||
1921 | /** | |
9363c382 | 1922 | * sata_sff_hardreset - reset host port via SATA phy reset |
624d5c51 TH |
1923 | * @link: link to reset |
1924 | * @class: resulting class of attached device | |
1925 | * @deadline: deadline jiffies for the operation | |
6d97dbd7 | 1926 | * |
624d5c51 TH |
1927 | * SATA phy-reset host port using DET bits of SControl register, |
1928 | * wait for !BSY and classify the attached device. | |
6d97dbd7 TH |
1929 | * |
1930 | * LOCKING: | |
624d5c51 TH |
1931 | * Kernel thread context (may sleep) |
1932 | * | |
1933 | * RETURNS: | |
1934 | * 0 on success, -errno otherwise. | |
6d97dbd7 | 1935 | */ |
9363c382 | 1936 | int sata_sff_hardreset(struct ata_link *link, unsigned int *class, |
624d5c51 | 1937 | unsigned long deadline) |
6d97dbd7 | 1938 | { |
9dadd45b TH |
1939 | struct ata_eh_context *ehc = &link->eh_context; |
1940 | const unsigned long *timing = sata_ehc_deb_timing(ehc); | |
1941 | bool online; | |
624d5c51 TH |
1942 | int rc; |
1943 | ||
9dadd45b TH |
1944 | rc = sata_link_hardreset(link, timing, deadline, &online, |
1945 | ata_sff_check_ready); | |
9dadd45b TH |
1946 | if (online) |
1947 | *class = ata_sff_dev_classify(link->device, 1, NULL); | |
624d5c51 TH |
1948 | |
1949 | DPRINTK("EXIT, class=%u\n", *class); | |
9dadd45b | 1950 | return rc; |
6d97dbd7 TH |
1951 | } |
1952 | ||
203c75b8 TH |
1953 | /** |
1954 | * ata_sff_postreset - SFF postreset callback | |
1955 | * @link: the target SFF ata_link | |
1956 | * @classes: classes of attached devices | |
1957 | * | |
1958 | * This function is invoked after a successful reset. It first | |
1959 | * calls ata_std_postreset() and performs SFF specific postreset | |
1960 | * processing. | |
1961 | * | |
1962 | * LOCKING: | |
1963 | * Kernel thread context (may sleep) | |
1964 | */ | |
1965 | void ata_sff_postreset(struct ata_link *link, unsigned int *classes) | |
1966 | { | |
1967 | struct ata_port *ap = link->ap; | |
1968 | ||
1969 | ata_std_postreset(link, classes); | |
1970 | ||
1971 | /* is double-select really necessary? */ | |
1972 | if (classes[0] != ATA_DEV_NONE) | |
1973 | ap->ops->sff_dev_select(ap, 1); | |
1974 | if (classes[1] != ATA_DEV_NONE) | |
1975 | ap->ops->sff_dev_select(ap, 0); | |
1976 | ||
1977 | /* bail out if no device is present */ | |
1978 | if (classes[0] == ATA_DEV_NONE && classes[1] == ATA_DEV_NONE) { | |
1979 | DPRINTK("EXIT, no device\n"); | |
1980 | return; | |
1981 | } | |
1982 | ||
1983 | /* set up device control */ | |
1984 | if (ap->ioaddr.ctl_addr) | |
1985 | iowrite8(ap->ctl, ap->ioaddr.ctl_addr); | |
1986 | } | |
1987 | ||
6d97dbd7 | 1988 | /** |
9363c382 | 1989 | * ata_sff_error_handler - Stock error handler for BMDMA controller |
6d97dbd7 | 1990 | * @ap: port to handle error for |
6d97dbd7 | 1991 | * |
9363c382 | 1992 | * Stock error handler for SFF controller. It can handle both |
6d97dbd7 TH |
1993 | * PATA and SATA controllers. Many controllers should be able to |
1994 | * use this EH as-is or with some added handling before and | |
1995 | * after. | |
1996 | * | |
6d97dbd7 TH |
1997 | * LOCKING: |
1998 | * Kernel thread context (may sleep) | |
1999 | */ | |
9363c382 | 2000 | void ata_sff_error_handler(struct ata_port *ap) |
6d97dbd7 | 2001 | { |
a1efdaba TH |
2002 | ata_reset_fn_t softreset = ap->ops->softreset; |
2003 | ata_reset_fn_t hardreset = ap->ops->hardreset; | |
6d97dbd7 TH |
2004 | struct ata_queued_cmd *qc; |
2005 | unsigned long flags; | |
2006 | int thaw = 0; | |
2007 | ||
9af5c9c9 | 2008 | qc = __ata_qc_from_tag(ap, ap->link.active_tag); |
6d97dbd7 TH |
2009 | if (qc && !(qc->flags & ATA_QCFLAG_FAILED)) |
2010 | qc = NULL; | |
2011 | ||
2012 | /* reset PIO HSM and stop DMA engine */ | |
ba6a1308 | 2013 | spin_lock_irqsave(ap->lock, flags); |
6d97dbd7 | 2014 | |
6d97dbd7 TH |
2015 | ap->hsm_task_state = HSM_ST_IDLE; |
2016 | ||
ed82f964 TH |
2017 | if (ap->ioaddr.bmdma_addr && |
2018 | qc && (qc->tf.protocol == ATA_PROT_DMA || | |
0dc36888 | 2019 | qc->tf.protocol == ATAPI_PROT_DMA)) { |
6d97dbd7 TH |
2020 | u8 host_stat; |
2021 | ||
fbbb262d | 2022 | host_stat = ap->ops->bmdma_status(ap); |
6d97dbd7 | 2023 | |
6d97dbd7 TH |
2024 | /* BMDMA controllers indicate host bus error by |
2025 | * setting DMA_ERR bit and timing out. As it wasn't | |
2026 | * really a timeout event, adjust error mask and | |
2027 | * cancel frozen state. | |
2028 | */ | |
18d90deb | 2029 | if (qc->err_mask == AC_ERR_TIMEOUT && (host_stat & ATA_DMA_ERR)) { |
6d97dbd7 TH |
2030 | qc->err_mask = AC_ERR_HOST_BUS; |
2031 | thaw = 1; | |
2032 | } | |
2033 | ||
2034 | ap->ops->bmdma_stop(qc); | |
2035 | } | |
2036 | ||
9363c382 | 2037 | ata_sff_altstatus(ap); |
5682ed33 TH |
2038 | ap->ops->sff_check_status(ap); |
2039 | ap->ops->sff_irq_clear(ap); | |
6d97dbd7 | 2040 | |
ba6a1308 | 2041 | spin_unlock_irqrestore(ap->lock, flags); |
6d97dbd7 TH |
2042 | |
2043 | if (thaw) | |
2044 | ata_eh_thaw_port(ap); | |
2045 | ||
2046 | /* PIO and DMA engines have been stopped, perform recovery */ | |
6d97dbd7 | 2047 | |
57c9efdf TH |
2048 | /* Ignore ata_sff_softreset if ctl isn't accessible and |
2049 | * built-in hardresets if SCR access isn't available. | |
a1efdaba | 2050 | */ |
9363c382 | 2051 | if (softreset == ata_sff_softreset && !ap->ioaddr.ctl_addr) |
a1efdaba | 2052 | softreset = NULL; |
57c9efdf | 2053 | if (ata_is_builtin_hardreset(hardreset) && !sata_scr_valid(&ap->link)) |
a1efdaba | 2054 | hardreset = NULL; |
6d97dbd7 | 2055 | |
a1efdaba TH |
2056 | ata_do_eh(ap, ap->ops->prereset, softreset, hardreset, |
2057 | ap->ops->postreset); | |
6d97dbd7 TH |
2058 | } |
2059 | ||
2060 | /** | |
9363c382 | 2061 | * ata_sff_post_internal_cmd - Stock post_internal_cmd for SFF controller |
6d97dbd7 TH |
2062 | * @qc: internal command to clean up |
2063 | * | |
2064 | * LOCKING: | |
2065 | * Kernel thread context (may sleep) | |
2066 | */ | |
9363c382 | 2067 | void ata_sff_post_internal_cmd(struct ata_queued_cmd *qc) |
6d97dbd7 | 2068 | { |
61dd08c6 A |
2069 | if (qc->ap->ioaddr.bmdma_addr) |
2070 | ata_bmdma_stop(qc); | |
6d97dbd7 TH |
2071 | } |
2072 | ||
d92e74d3 AC |
2073 | /** |
2074 | * ata_sff_port_start - Set port up for dma. | |
2075 | * @ap: Port to initialize | |
2076 | * | |
2077 | * Called just after data structures for each port are | |
2078 | * initialized. Allocates space for PRD table if the device | |
2079 | * is DMA capable SFF. | |
2080 | * | |
2081 | * May be used as the port_start() entry in ata_port_operations. | |
2082 | * | |
2083 | * LOCKING: | |
2084 | * Inherited from caller. | |
2085 | */ | |
d92e74d3 AC |
2086 | int ata_sff_port_start(struct ata_port *ap) |
2087 | { | |
2088 | if (ap->ioaddr.bmdma_addr) | |
2089 | return ata_port_start(ap); | |
2090 | return 0; | |
2091 | } | |
2092 | ||
624d5c51 | 2093 | /** |
9363c382 | 2094 | * ata_sff_std_ports - initialize ioaddr with standard port offsets. |
624d5c51 TH |
2095 | * @ioaddr: IO address structure to be initialized |
2096 | * | |
2097 | * Utility function which initializes data_addr, error_addr, | |
2098 | * feature_addr, nsect_addr, lbal_addr, lbam_addr, lbah_addr, | |
2099 | * device_addr, status_addr, and command_addr to standard offsets | |
2100 | * relative to cmd_addr. | |
2101 | * | |
2102 | * Does not set ctl_addr, altstatus_addr, bmdma_addr, or scr_addr. | |
2103 | */ | |
9363c382 | 2104 | void ata_sff_std_ports(struct ata_ioports *ioaddr) |
624d5c51 TH |
2105 | { |
2106 | ioaddr->data_addr = ioaddr->cmd_addr + ATA_REG_DATA; | |
2107 | ioaddr->error_addr = ioaddr->cmd_addr + ATA_REG_ERR; | |
2108 | ioaddr->feature_addr = ioaddr->cmd_addr + ATA_REG_FEATURE; | |
2109 | ioaddr->nsect_addr = ioaddr->cmd_addr + ATA_REG_NSECT; | |
2110 | ioaddr->lbal_addr = ioaddr->cmd_addr + ATA_REG_LBAL; | |
2111 | ioaddr->lbam_addr = ioaddr->cmd_addr + ATA_REG_LBAM; | |
2112 | ioaddr->lbah_addr = ioaddr->cmd_addr + ATA_REG_LBAH; | |
2113 | ioaddr->device_addr = ioaddr->cmd_addr + ATA_REG_DEVICE; | |
2114 | ioaddr->status_addr = ioaddr->cmd_addr + ATA_REG_STATUS; | |
2115 | ioaddr->command_addr = ioaddr->cmd_addr + ATA_REG_CMD; | |
2116 | } | |
2117 | ||
9363c382 TH |
2118 | unsigned long ata_bmdma_mode_filter(struct ata_device *adev, |
2119 | unsigned long xfer_mask) | |
071ce34d TH |
2120 | { |
2121 | /* Filter out DMA modes if the device has been configured by | |
2122 | the BIOS as PIO only */ | |
2123 | ||
2124 | if (adev->link->ap->ioaddr.bmdma_addr == NULL) | |
2125 | xfer_mask &= ~(ATA_MASK_MWDMA | ATA_MASK_UDMA); | |
2126 | return xfer_mask; | |
2127 | } | |
2128 | ||
272f7884 TH |
2129 | /** |
2130 | * ata_bmdma_setup - Set up PCI IDE BMDMA transaction | |
2131 | * @qc: Info associated with this ATA transaction. | |
2132 | * | |
2133 | * LOCKING: | |
2134 | * spin_lock_irqsave(host lock) | |
2135 | */ | |
2136 | void ata_bmdma_setup(struct ata_queued_cmd *qc) | |
2137 | { | |
2138 | struct ata_port *ap = qc->ap; | |
2139 | unsigned int rw = (qc->tf.flags & ATA_TFLAG_WRITE); | |
2140 | u8 dmactl; | |
2141 | ||
2142 | /* load PRD table addr. */ | |
2143 | mb(); /* make sure PRD table writes are visible to controller */ | |
2144 | iowrite32(ap->prd_dma, ap->ioaddr.bmdma_addr + ATA_DMA_TABLE_OFS); | |
2145 | ||
2146 | /* specify data direction, triple-check start bit is clear */ | |
2147 | dmactl = ioread8(ap->ioaddr.bmdma_addr + ATA_DMA_CMD); | |
2148 | dmactl &= ~(ATA_DMA_WR | ATA_DMA_START); | |
2149 | if (!rw) | |
2150 | dmactl |= ATA_DMA_WR; | |
2151 | iowrite8(dmactl, ap->ioaddr.bmdma_addr + ATA_DMA_CMD); | |
2152 | ||
2153 | /* issue r/w command */ | |
5682ed33 | 2154 | ap->ops->sff_exec_command(ap, &qc->tf); |
272f7884 TH |
2155 | } |
2156 | ||
2157 | /** | |
2158 | * ata_bmdma_start - Start a PCI IDE BMDMA transaction | |
2159 | * @qc: Info associated with this ATA transaction. | |
2160 | * | |
2161 | * LOCKING: | |
2162 | * spin_lock_irqsave(host lock) | |
2163 | */ | |
2164 | void ata_bmdma_start(struct ata_queued_cmd *qc) | |
2165 | { | |
2166 | struct ata_port *ap = qc->ap; | |
2167 | u8 dmactl; | |
2168 | ||
2169 | /* start host DMA transaction */ | |
2170 | dmactl = ioread8(ap->ioaddr.bmdma_addr + ATA_DMA_CMD); | |
2171 | iowrite8(dmactl | ATA_DMA_START, ap->ioaddr.bmdma_addr + ATA_DMA_CMD); | |
2172 | ||
2173 | /* Strictly, one may wish to issue an ioread8() here, to | |
2174 | * flush the mmio write. However, control also passes | |
2175 | * to the hardware at this point, and it will interrupt | |
2176 | * us when we are to resume control. So, in effect, | |
2177 | * we don't care when the mmio write flushes. | |
2178 | * Further, a read of the DMA status register _immediately_ | |
2179 | * following the write may not be what certain flaky hardware | |
2180 | * is expected, so I think it is best to not add a readb() | |
2181 | * without first all the MMIO ATA cards/mobos. | |
2182 | * Or maybe I'm just being paranoid. | |
2183 | * | |
2184 | * FIXME: The posting of this write means I/O starts are | |
2185 | * unneccessarily delayed for MMIO | |
2186 | */ | |
2187 | } | |
2188 | ||
2189 | /** | |
2190 | * ata_bmdma_stop - Stop PCI IDE BMDMA transfer | |
2191 | * @qc: Command we are ending DMA for | |
2192 | * | |
2193 | * Clears the ATA_DMA_START flag in the dma control register | |
2194 | * | |
2195 | * May be used as the bmdma_stop() entry in ata_port_operations. | |
2196 | * | |
2197 | * LOCKING: | |
2198 | * spin_lock_irqsave(host lock) | |
2199 | */ | |
2200 | void ata_bmdma_stop(struct ata_queued_cmd *qc) | |
2201 | { | |
2202 | struct ata_port *ap = qc->ap; | |
2203 | void __iomem *mmio = ap->ioaddr.bmdma_addr; | |
2204 | ||
2205 | /* clear start/stop bit */ | |
2206 | iowrite8(ioread8(mmio + ATA_DMA_CMD) & ~ATA_DMA_START, | |
2207 | mmio + ATA_DMA_CMD); | |
2208 | ||
2209 | /* one-PIO-cycle guaranteed wait, per spec, for HDMA1:0 transition */ | |
9363c382 | 2210 | ata_sff_altstatus(ap); /* dummy read */ |
272f7884 TH |
2211 | } |
2212 | ||
2213 | /** | |
2214 | * ata_bmdma_status - Read PCI IDE BMDMA status | |
2215 | * @ap: Port associated with this ATA transaction. | |
2216 | * | |
2217 | * Read and return BMDMA status register. | |
2218 | * | |
2219 | * May be used as the bmdma_status() entry in ata_port_operations. | |
2220 | * | |
2221 | * LOCKING: | |
2222 | * spin_lock_irqsave(host lock) | |
2223 | */ | |
2224 | u8 ata_bmdma_status(struct ata_port *ap) | |
2225 | { | |
2226 | return ioread8(ap->ioaddr.bmdma_addr + ATA_DMA_STATUS); | |
2227 | } | |
2228 | ||
2229 | /** | |
624d5c51 TH |
2230 | * ata_bus_reset - reset host port and associated ATA channel |
2231 | * @ap: port to reset | |
2232 | * | |
2233 | * This is typically the first time we actually start issuing | |
2234 | * commands to the ATA channel. We wait for BSY to clear, then | |
2235 | * issue EXECUTE DEVICE DIAGNOSTIC command, polling for its | |
2236 | * result. Determine what devices, if any, are on the channel | |
2237 | * by looking at the device 0/1 error register. Look at the signature | |
2238 | * stored in each device's taskfile registers, to determine if | |
2239 | * the device is ATA or ATAPI. | |
2240 | * | |
2241 | * LOCKING: | |
2242 | * PCI/etc. bus probe sem. | |
2243 | * Obtains host lock. | |
2244 | * | |
2245 | * SIDE EFFECTS: | |
2246 | * Sets ATA_FLAG_DISABLED if bus reset fails. | |
2247 | * | |
2248 | * DEPRECATED: | |
2249 | * This function is only for drivers which still use old EH and | |
2250 | * will be removed soon. | |
272f7884 | 2251 | */ |
624d5c51 | 2252 | void ata_bus_reset(struct ata_port *ap) |
272f7884 | 2253 | { |
624d5c51 TH |
2254 | struct ata_device *device = ap->link.device; |
2255 | struct ata_ioports *ioaddr = &ap->ioaddr; | |
2256 | unsigned int slave_possible = ap->flags & ATA_FLAG_SLAVE_POSS; | |
2257 | u8 err; | |
2258 | unsigned int dev0, dev1 = 0, devmask = 0; | |
2259 | int rc; | |
2260 | ||
2261 | DPRINTK("ENTER, host %u, port %u\n", ap->print_id, ap->port_no); | |
2262 | ||
2263 | /* determine if device 0/1 are present */ | |
2264 | if (ap->flags & ATA_FLAG_SATA_RESET) | |
2265 | dev0 = 1; | |
2266 | else { | |
2267 | dev0 = ata_devchk(ap, 0); | |
2268 | if (slave_possible) | |
2269 | dev1 = ata_devchk(ap, 1); | |
2270 | } | |
2271 | ||
2272 | if (dev0) | |
2273 | devmask |= (1 << 0); | |
2274 | if (dev1) | |
2275 | devmask |= (1 << 1); | |
2276 | ||
2277 | /* select device 0 again */ | |
5682ed33 | 2278 | ap->ops->sff_dev_select(ap, 0); |
624d5c51 TH |
2279 | |
2280 | /* issue bus reset */ | |
2281 | if (ap->flags & ATA_FLAG_SRST) { | |
2282 | rc = ata_bus_softreset(ap, devmask, jiffies + 40 * HZ); | |
2283 | if (rc && rc != -ENODEV) | |
2284 | goto err_out; | |
2285 | } | |
2286 | ||
2287 | /* | |
2288 | * determine by signature whether we have ATA or ATAPI devices | |
2289 | */ | |
9363c382 | 2290 | device[0].class = ata_sff_dev_classify(&device[0], dev0, &err); |
624d5c51 | 2291 | if ((slave_possible) && (err != 0x81)) |
9363c382 | 2292 | device[1].class = ata_sff_dev_classify(&device[1], dev1, &err); |
624d5c51 TH |
2293 | |
2294 | /* is double-select really necessary? */ | |
2295 | if (device[1].class != ATA_DEV_NONE) | |
5682ed33 | 2296 | ap->ops->sff_dev_select(ap, 1); |
624d5c51 | 2297 | if (device[0].class != ATA_DEV_NONE) |
5682ed33 | 2298 | ap->ops->sff_dev_select(ap, 0); |
624d5c51 TH |
2299 | |
2300 | /* if no devices were detected, disable this port */ | |
2301 | if ((device[0].class == ATA_DEV_NONE) && | |
2302 | (device[1].class == ATA_DEV_NONE)) | |
2303 | goto err_out; | |
2304 | ||
2305 | if (ap->flags & (ATA_FLAG_SATA_RESET | ATA_FLAG_SRST)) { | |
2306 | /* set up device control for ATA_FLAG_SATA_RESET */ | |
2307 | iowrite8(ap->ctl, ioaddr->ctl_addr); | |
2308 | } | |
2309 | ||
2310 | DPRINTK("EXIT\n"); | |
2311 | return; | |
2312 | ||
2313 | err_out: | |
2314 | ata_port_printk(ap, KERN_ERR, "disabling port\n"); | |
2315 | ata_port_disable(ap); | |
2316 | ||
2317 | DPRINTK("EXIT\n"); | |
272f7884 TH |
2318 | } |
2319 | ||
1fdffbce | 2320 | #ifdef CONFIG_PCI |
4112e16a | 2321 | |
272f7884 | 2322 | /** |
9363c382 | 2323 | * ata_pci_bmdma_clear_simplex - attempt to kick device out of simplex |
272f7884 TH |
2324 | * @pdev: PCI device |
2325 | * | |
2326 | * Some PCI ATA devices report simplex mode but in fact can be told to | |
2327 | * enter non simplex mode. This implements the necessary logic to | |
2328 | * perform the task on such devices. Calling it on other devices will | |
2329 | * have -undefined- behaviour. | |
2330 | */ | |
9363c382 | 2331 | int ata_pci_bmdma_clear_simplex(struct pci_dev *pdev) |
4112e16a | 2332 | { |
272f7884 TH |
2333 | unsigned long bmdma = pci_resource_start(pdev, 4); |
2334 | u8 simplex; | |
a84471fe | 2335 | |
272f7884 TH |
2336 | if (bmdma == 0) |
2337 | return -ENOENT; | |
2338 | ||
2339 | simplex = inb(bmdma + 0x02); | |
2340 | outb(simplex & 0x60, bmdma + 0x02); | |
2341 | simplex = inb(bmdma + 0x02); | |
2342 | if (simplex & 0x80) | |
2343 | return -EOPNOTSUPP; | |
2344 | return 0; | |
2345 | } | |
2346 | ||
0f834de3 | 2347 | /** |
9363c382 | 2348 | * ata_pci_bmdma_init - acquire PCI BMDMA resources and init ATA host |
0f834de3 TH |
2349 | * @host: target ATA host |
2350 | * | |
2351 | * Acquire PCI BMDMA resources and initialize @host accordingly. | |
2352 | * | |
2353 | * LOCKING: | |
2354 | * Inherited from calling layer (may sleep). | |
2355 | * | |
2356 | * RETURNS: | |
2357 | * 0 on success, -errno otherwise. | |
2358 | */ | |
9363c382 | 2359 | int ata_pci_bmdma_init(struct ata_host *host) |
1fdffbce | 2360 | { |
0f834de3 TH |
2361 | struct device *gdev = host->dev; |
2362 | struct pci_dev *pdev = to_pci_dev(gdev); | |
2363 | int i, rc; | |
0d5ff566 | 2364 | |
6fdc99a2 AC |
2365 | /* No BAR4 allocation: No DMA */ |
2366 | if (pci_resource_start(pdev, 4) == 0) | |
2367 | return 0; | |
2368 | ||
0f834de3 TH |
2369 | /* TODO: If we get no DMA mask we should fall back to PIO */ |
2370 | rc = pci_set_dma_mask(pdev, ATA_DMA_MASK); | |
2371 | if (rc) | |
2372 | return rc; | |
2373 | rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK); | |
2374 | if (rc) | |
2375 | return rc; | |
2376 | ||
2377 | /* request and iomap DMA region */ | |
35a10a80 | 2378 | rc = pcim_iomap_regions(pdev, 1 << 4, dev_driver_string(gdev)); |
0f834de3 TH |
2379 | if (rc) { |
2380 | dev_printk(KERN_ERR, gdev, "failed to request/iomap BAR4\n"); | |
2381 | return -ENOMEM; | |
0d5ff566 | 2382 | } |
0f834de3 | 2383 | host->iomap = pcim_iomap_table(pdev); |
0d5ff566 | 2384 | |
1626aeb8 | 2385 | for (i = 0; i < 2; i++) { |
0f834de3 | 2386 | struct ata_port *ap = host->ports[i]; |
0f834de3 TH |
2387 | void __iomem *bmdma = host->iomap[4] + 8 * i; |
2388 | ||
2389 | if (ata_port_is_dummy(ap)) | |
2390 | continue; | |
2391 | ||
21b0ad4f | 2392 | ap->ioaddr.bmdma_addr = bmdma; |
0f834de3 TH |
2393 | if ((!(ap->flags & ATA_FLAG_IGN_SIMPLEX)) && |
2394 | (ioread8(bmdma + 2) & 0x80)) | |
2395 | host->flags |= ATA_HOST_SIMPLEX; | |
cbcdd875 TH |
2396 | |
2397 | ata_port_desc(ap, "bmdma 0x%llx", | |
2398 | (unsigned long long)pci_resource_start(pdev, 4) + 8 * i); | |
0d5ff566 TH |
2399 | } |
2400 | ||
0f834de3 TH |
2401 | return 0; |
2402 | } | |
2ec7df04 | 2403 | |
272f7884 TH |
2404 | static int ata_resources_present(struct pci_dev *pdev, int port) |
2405 | { | |
2406 | int i; | |
2407 | ||
2408 | /* Check the PCI resources for this channel are enabled */ | |
2409 | port = port * 2; | |
2410 | for (i = 0; i < 2; i ++) { | |
2411 | if (pci_resource_start(pdev, port + i) == 0 || | |
2412 | pci_resource_len(pdev, port + i) == 0) | |
2413 | return 0; | |
2414 | } | |
2415 | return 1; | |
2416 | } | |
2417 | ||
d491b27b | 2418 | /** |
9363c382 | 2419 | * ata_pci_sff_init_host - acquire native PCI ATA resources and init host |
d491b27b | 2420 | * @host: target ATA host |
d491b27b | 2421 | * |
1626aeb8 TH |
2422 | * Acquire native PCI ATA resources for @host and initialize the |
2423 | * first two ports of @host accordingly. Ports marked dummy are | |
2424 | * skipped and allocation failure makes the port dummy. | |
d491b27b | 2425 | * |
d583bc18 TH |
2426 | * Note that native PCI resources are valid even for legacy hosts |
2427 | * as we fix up pdev resources array early in boot, so this | |
2428 | * function can be used for both native and legacy SFF hosts. | |
2429 | * | |
d491b27b TH |
2430 | * LOCKING: |
2431 | * Inherited from calling layer (may sleep). | |
2432 | * | |
2433 | * RETURNS: | |
1626aeb8 TH |
2434 | * 0 if at least one port is initialized, -ENODEV if no port is |
2435 | * available. | |
d491b27b | 2436 | */ |
9363c382 | 2437 | int ata_pci_sff_init_host(struct ata_host *host) |
d491b27b TH |
2438 | { |
2439 | struct device *gdev = host->dev; | |
2440 | struct pci_dev *pdev = to_pci_dev(gdev); | |
1626aeb8 | 2441 | unsigned int mask = 0; |
d491b27b TH |
2442 | int i, rc; |
2443 | ||
d491b27b TH |
2444 | /* request, iomap BARs and init port addresses accordingly */ |
2445 | for (i = 0; i < 2; i++) { | |
2446 | struct ata_port *ap = host->ports[i]; | |
2447 | int base = i * 2; | |
2448 | void __iomem * const *iomap; | |
2449 | ||
1626aeb8 TH |
2450 | if (ata_port_is_dummy(ap)) |
2451 | continue; | |
2452 | ||
2453 | /* Discard disabled ports. Some controllers show | |
2454 | * their unused channels this way. Disabled ports are | |
2455 | * made dummy. | |
2456 | */ | |
2457 | if (!ata_resources_present(pdev, i)) { | |
2458 | ap->ops = &ata_dummy_port_ops; | |
d491b27b | 2459 | continue; |
1626aeb8 | 2460 | } |
d491b27b | 2461 | |
35a10a80 TH |
2462 | rc = pcim_iomap_regions(pdev, 0x3 << base, |
2463 | dev_driver_string(gdev)); | |
d491b27b | 2464 | if (rc) { |
1626aeb8 TH |
2465 | dev_printk(KERN_WARNING, gdev, |
2466 | "failed to request/iomap BARs for port %d " | |
2467 | "(errno=%d)\n", i, rc); | |
d491b27b TH |
2468 | if (rc == -EBUSY) |
2469 | pcim_pin_device(pdev); | |
1626aeb8 TH |
2470 | ap->ops = &ata_dummy_port_ops; |
2471 | continue; | |
d491b27b TH |
2472 | } |
2473 | host->iomap = iomap = pcim_iomap_table(pdev); | |
2474 | ||
2475 | ap->ioaddr.cmd_addr = iomap[base]; | |
2476 | ap->ioaddr.altstatus_addr = | |
2477 | ap->ioaddr.ctl_addr = (void __iomem *) | |
2478 | ((unsigned long)iomap[base + 1] | ATA_PCI_CTL_OFS); | |
9363c382 | 2479 | ata_sff_std_ports(&ap->ioaddr); |
1626aeb8 | 2480 | |
cbcdd875 TH |
2481 | ata_port_desc(ap, "cmd 0x%llx ctl 0x%llx", |
2482 | (unsigned long long)pci_resource_start(pdev, base), | |
2483 | (unsigned long long)pci_resource_start(pdev, base + 1)); | |
2484 | ||
1626aeb8 TH |
2485 | mask |= 1 << i; |
2486 | } | |
2487 | ||
2488 | if (!mask) { | |
2489 | dev_printk(KERN_ERR, gdev, "no available native port\n"); | |
2490 | return -ENODEV; | |
d491b27b TH |
2491 | } |
2492 | ||
2493 | return 0; | |
2494 | } | |
2495 | ||
21b0ad4f | 2496 | /** |
9363c382 | 2497 | * ata_pci_sff_prepare_host - helper to prepare native PCI ATA host |
21b0ad4f | 2498 | * @pdev: target PCI device |
1626aeb8 | 2499 | * @ppi: array of port_info, must be enough for two ports |
21b0ad4f TH |
2500 | * @r_host: out argument for the initialized ATA host |
2501 | * | |
2502 | * Helper to allocate ATA host for @pdev, acquire all native PCI | |
2503 | * resources and initialize it accordingly in one go. | |
2504 | * | |
2505 | * LOCKING: | |
2506 | * Inherited from calling layer (may sleep). | |
2507 | * | |
2508 | * RETURNS: | |
2509 | * 0 on success, -errno otherwise. | |
2510 | */ | |
9363c382 | 2511 | int ata_pci_sff_prepare_host(struct pci_dev *pdev, |
d583bc18 TH |
2512 | const struct ata_port_info * const * ppi, |
2513 | struct ata_host **r_host) | |
21b0ad4f TH |
2514 | { |
2515 | struct ata_host *host; | |
21b0ad4f TH |
2516 | int rc; |
2517 | ||
2518 | if (!devres_open_group(&pdev->dev, NULL, GFP_KERNEL)) | |
2519 | return -ENOMEM; | |
2520 | ||
2521 | host = ata_host_alloc_pinfo(&pdev->dev, ppi, 2); | |
2522 | if (!host) { | |
2523 | dev_printk(KERN_ERR, &pdev->dev, | |
2524 | "failed to allocate ATA host\n"); | |
2525 | rc = -ENOMEM; | |
2526 | goto err_out; | |
2527 | } | |
2528 | ||
9363c382 | 2529 | rc = ata_pci_sff_init_host(host); |
21b0ad4f TH |
2530 | if (rc) |
2531 | goto err_out; | |
2532 | ||
2533 | /* init DMA related stuff */ | |
9363c382 | 2534 | rc = ata_pci_bmdma_init(host); |
21b0ad4f TH |
2535 | if (rc) |
2536 | goto err_bmdma; | |
2537 | ||
2538 | devres_remove_group(&pdev->dev, NULL); | |
2539 | *r_host = host; | |
2540 | return 0; | |
2541 | ||
2542 | err_bmdma: | |
2543 | /* This is necessary because PCI and iomap resources are | |
2544 | * merged and releasing the top group won't release the | |
2545 | * acquired resources if some of those have been acquired | |
2546 | * before entering this function. | |
2547 | */ | |
2548 | pcim_iounmap_regions(pdev, 0xf); | |
2549 | err_out: | |
2550 | devres_release_group(&pdev->dev, NULL); | |
2551 | return rc; | |
2552 | } | |
2553 | ||
4e6b79fa | 2554 | /** |
9363c382 | 2555 | * ata_pci_sff_activate_host - start SFF host, request IRQ and register it |
4e6b79fa TH |
2556 | * @host: target SFF ATA host |
2557 | * @irq_handler: irq_handler used when requesting IRQ(s) | |
2558 | * @sht: scsi_host_template to use when registering the host | |
2559 | * | |
2560 | * This is the counterpart of ata_host_activate() for SFF ATA | |
2561 | * hosts. This separate helper is necessary because SFF hosts | |
2562 | * use two separate interrupts in legacy mode. | |
2563 | * | |
2564 | * LOCKING: | |
2565 | * Inherited from calling layer (may sleep). | |
2566 | * | |
2567 | * RETURNS: | |
2568 | * 0 on success, -errno otherwise. | |
2569 | */ | |
9363c382 | 2570 | int ata_pci_sff_activate_host(struct ata_host *host, |
4e6b79fa TH |
2571 | irq_handler_t irq_handler, |
2572 | struct scsi_host_template *sht) | |
2573 | { | |
2574 | struct device *dev = host->dev; | |
2575 | struct pci_dev *pdev = to_pci_dev(dev); | |
2576 | const char *drv_name = dev_driver_string(host->dev); | |
2577 | int legacy_mode = 0, rc; | |
2578 | ||
2579 | rc = ata_host_start(host); | |
2580 | if (rc) | |
2581 | return rc; | |
2582 | ||
2583 | if ((pdev->class >> 8) == PCI_CLASS_STORAGE_IDE) { | |
2584 | u8 tmp8, mask; | |
2585 | ||
2586 | /* TODO: What if one channel is in native mode ... */ | |
2587 | pci_read_config_byte(pdev, PCI_CLASS_PROG, &tmp8); | |
2588 | mask = (1 << 2) | (1 << 0); | |
2589 | if ((tmp8 & mask) != mask) | |
2590 | legacy_mode = 1; | |
2591 | #if defined(CONFIG_NO_ATA_LEGACY) | |
2592 | /* Some platforms with PCI limits cannot address compat | |
2593 | port space. In that case we punt if their firmware has | |
2594 | left a device in compatibility mode */ | |
2595 | if (legacy_mode) { | |
2596 | printk(KERN_ERR "ata: Compatibility mode ATA is not supported on this platform, skipping.\n"); | |
2597 | return -EOPNOTSUPP; | |
2598 | } | |
2599 | #endif | |
2600 | } | |
2601 | ||
2602 | if (!devres_open_group(dev, NULL, GFP_KERNEL)) | |
2603 | return -ENOMEM; | |
2604 | ||
2605 | if (!legacy_mode && pdev->irq) { | |
2606 | rc = devm_request_irq(dev, pdev->irq, irq_handler, | |
2607 | IRQF_SHARED, drv_name, host); | |
2608 | if (rc) | |
2609 | goto out; | |
2610 | ||
2611 | ata_port_desc(host->ports[0], "irq %d", pdev->irq); | |
2612 | ata_port_desc(host->ports[1], "irq %d", pdev->irq); | |
2613 | } else if (legacy_mode) { | |
2614 | if (!ata_port_is_dummy(host->ports[0])) { | |
2615 | rc = devm_request_irq(dev, ATA_PRIMARY_IRQ(pdev), | |
2616 | irq_handler, IRQF_SHARED, | |
2617 | drv_name, host); | |
2618 | if (rc) | |
2619 | goto out; | |
2620 | ||
2621 | ata_port_desc(host->ports[0], "irq %d", | |
2622 | ATA_PRIMARY_IRQ(pdev)); | |
2623 | } | |
2624 | ||
2625 | if (!ata_port_is_dummy(host->ports[1])) { | |
2626 | rc = devm_request_irq(dev, ATA_SECONDARY_IRQ(pdev), | |
2627 | irq_handler, IRQF_SHARED, | |
2628 | drv_name, host); | |
2629 | if (rc) | |
2630 | goto out; | |
2631 | ||
2632 | ata_port_desc(host->ports[1], "irq %d", | |
2633 | ATA_SECONDARY_IRQ(pdev)); | |
2634 | } | |
2635 | } | |
2636 | ||
2637 | rc = ata_host_register(host, sht); | |
2638 | out: | |
2639 | if (rc == 0) | |
2640 | devres_remove_group(dev, NULL); | |
2641 | else | |
2642 | devres_release_group(dev, NULL); | |
2643 | ||
2644 | return rc; | |
2645 | } | |
2646 | ||
1fdffbce | 2647 | /** |
9363c382 | 2648 | * ata_pci_sff_init_one - Initialize/register PCI IDE host controller |
1fdffbce | 2649 | * @pdev: Controller to be initialized |
1626aeb8 | 2650 | * @ppi: array of port_info, must be enough for two ports |
1bd5b715 | 2651 | * @sht: scsi_host_template to use when registering the host |
887125e3 | 2652 | * @host_priv: host private_data |
1fdffbce JG |
2653 | * |
2654 | * This is a helper function which can be called from a driver's | |
2655 | * xxx_init_one() probe function if the hardware uses traditional | |
2656 | * IDE taskfile registers. | |
2657 | * | |
2658 | * This function calls pci_enable_device(), reserves its register | |
2659 | * regions, sets the dma mask, enables bus master mode, and calls | |
2660 | * ata_device_add() | |
2661 | * | |
2ec7df04 AC |
2662 | * ASSUMPTION: |
2663 | * Nobody makes a single channel controller that appears solely as | |
2664 | * the secondary legacy port on PCI. | |
2665 | * | |
1fdffbce JG |
2666 | * LOCKING: |
2667 | * Inherited from PCI layer (may sleep). | |
2668 | * | |
2669 | * RETURNS: | |
2670 | * Zero on success, negative on errno-based value on error. | |
2671 | */ | |
9363c382 TH |
2672 | int ata_pci_sff_init_one(struct pci_dev *pdev, |
2673 | const struct ata_port_info * const * ppi, | |
2674 | struct scsi_host_template *sht, void *host_priv) | |
1fdffbce | 2675 | { |
f0d36efd | 2676 | struct device *dev = &pdev->dev; |
1626aeb8 | 2677 | const struct ata_port_info *pi = NULL; |
0f834de3 | 2678 | struct ata_host *host = NULL; |
1626aeb8 | 2679 | int i, rc; |
1fdffbce JG |
2680 | |
2681 | DPRINTK("ENTER\n"); | |
2682 | ||
1626aeb8 TH |
2683 | /* look up the first valid port_info */ |
2684 | for (i = 0; i < 2 && ppi[i]; i++) { | |
2685 | if (ppi[i]->port_ops != &ata_dummy_port_ops) { | |
2686 | pi = ppi[i]; | |
2687 | break; | |
2688 | } | |
2689 | } | |
f0d36efd | 2690 | |
1626aeb8 TH |
2691 | if (!pi) { |
2692 | dev_printk(KERN_ERR, &pdev->dev, | |
2693 | "no valid port_info specified\n"); | |
2694 | return -EINVAL; | |
2695 | } | |
c791c306 | 2696 | |
1626aeb8 TH |
2697 | if (!devres_open_group(dev, NULL, GFP_KERNEL)) |
2698 | return -ENOMEM; | |
1fdffbce | 2699 | |
f0d36efd | 2700 | rc = pcim_enable_device(pdev); |
1fdffbce | 2701 | if (rc) |
4e6b79fa | 2702 | goto out; |
1fdffbce | 2703 | |
4e6b79fa | 2704 | /* prepare and activate SFF host */ |
9363c382 | 2705 | rc = ata_pci_sff_prepare_host(pdev, ppi, &host); |
d583bc18 | 2706 | if (rc) |
4e6b79fa | 2707 | goto out; |
887125e3 | 2708 | host->private_data = host_priv; |
d491b27b | 2709 | |
d491b27b | 2710 | pci_set_master(pdev); |
9363c382 | 2711 | rc = ata_pci_sff_activate_host(host, ata_sff_interrupt, sht); |
4e6b79fa TH |
2712 | out: |
2713 | if (rc == 0) | |
2714 | devres_remove_group(&pdev->dev, NULL); | |
2715 | else | |
2716 | devres_release_group(&pdev->dev, NULL); | |
d491b27b | 2717 | |
1fdffbce JG |
2718 | return rc; |
2719 | } | |
2720 | ||
2721 | #endif /* CONFIG_PCI */ | |
2722 | ||
624d5c51 TH |
2723 | EXPORT_SYMBOL_GPL(ata_sff_port_ops); |
2724 | EXPORT_SYMBOL_GPL(ata_bmdma_port_ops); | |
9363c382 TH |
2725 | EXPORT_SYMBOL_GPL(ata_sff_qc_prep); |
2726 | EXPORT_SYMBOL_GPL(ata_sff_dumb_qc_prep); | |
2727 | EXPORT_SYMBOL_GPL(ata_sff_dev_select); | |
2728 | EXPORT_SYMBOL_GPL(ata_sff_check_status); | |
2729 | EXPORT_SYMBOL_GPL(ata_sff_altstatus); | |
2730 | EXPORT_SYMBOL_GPL(ata_sff_busy_sleep); | |
2731 | EXPORT_SYMBOL_GPL(ata_sff_wait_ready); | |
2732 | EXPORT_SYMBOL_GPL(ata_sff_tf_load); | |
2733 | EXPORT_SYMBOL_GPL(ata_sff_tf_read); | |
2734 | EXPORT_SYMBOL_GPL(ata_sff_exec_command); | |
2735 | EXPORT_SYMBOL_GPL(ata_sff_data_xfer); | |
2736 | EXPORT_SYMBOL_GPL(ata_sff_data_xfer_noirq); | |
2737 | EXPORT_SYMBOL_GPL(ata_sff_irq_on); | |
2738 | EXPORT_SYMBOL_GPL(ata_sff_irq_clear); | |
2739 | EXPORT_SYMBOL_GPL(ata_sff_hsm_move); | |
2740 | EXPORT_SYMBOL_GPL(ata_sff_qc_issue); | |
22183bf5 | 2741 | EXPORT_SYMBOL_GPL(ata_sff_qc_fill_rtf); |
9363c382 TH |
2742 | EXPORT_SYMBOL_GPL(ata_sff_host_intr); |
2743 | EXPORT_SYMBOL_GPL(ata_sff_interrupt); | |
2744 | EXPORT_SYMBOL_GPL(ata_sff_freeze); | |
2745 | EXPORT_SYMBOL_GPL(ata_sff_thaw); | |
2746 | EXPORT_SYMBOL_GPL(ata_sff_prereset); | |
2747 | EXPORT_SYMBOL_GPL(ata_sff_dev_classify); | |
2748 | EXPORT_SYMBOL_GPL(ata_sff_wait_after_reset); | |
2749 | EXPORT_SYMBOL_GPL(ata_sff_softreset); | |
2750 | EXPORT_SYMBOL_GPL(sata_sff_hardreset); | |
2751 | EXPORT_SYMBOL_GPL(ata_sff_postreset); | |
2752 | EXPORT_SYMBOL_GPL(ata_sff_error_handler); | |
2753 | EXPORT_SYMBOL_GPL(ata_sff_post_internal_cmd); | |
624d5c51 | 2754 | EXPORT_SYMBOL_GPL(ata_sff_port_start); |
9363c382 TH |
2755 | EXPORT_SYMBOL_GPL(ata_sff_std_ports); |
2756 | EXPORT_SYMBOL_GPL(ata_bmdma_mode_filter); | |
624d5c51 TH |
2757 | EXPORT_SYMBOL_GPL(ata_bmdma_setup); |
2758 | EXPORT_SYMBOL_GPL(ata_bmdma_start); | |
2759 | EXPORT_SYMBOL_GPL(ata_bmdma_stop); | |
2760 | EXPORT_SYMBOL_GPL(ata_bmdma_status); | |
2761 | EXPORT_SYMBOL_GPL(ata_bus_reset); | |
2762 | #ifdef CONFIG_PCI | |
9363c382 TH |
2763 | EXPORT_SYMBOL_GPL(ata_pci_bmdma_clear_simplex); |
2764 | EXPORT_SYMBOL_GPL(ata_pci_bmdma_init); | |
2765 | EXPORT_SYMBOL_GPL(ata_pci_sff_init_host); | |
2766 | EXPORT_SYMBOL_GPL(ata_pci_sff_prepare_host); | |
2767 | EXPORT_SYMBOL_GPL(ata_pci_sff_activate_host); | |
2768 | EXPORT_SYMBOL_GPL(ata_pci_sff_init_one); | |
624d5c51 | 2769 | #endif /* CONFIG_PCI */ |