Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * sata_promise.c - Promise SATA | |
3 | * | |
4 | * Maintained by: Jeff Garzik <jgarzik@pobox.com> | |
5595ddf9 | 5 | * Mikael Pettersson <mikpe@it.uu.se> |
1da177e4 LT |
6 | * Please ALWAYS copy linux-ide@vger.kernel.org |
7 | * on emails. | |
8 | * | |
9 | * Copyright 2003-2004 Red Hat, Inc. | |
10 | * | |
1da177e4 | 11 | * |
af36d7f0 JG |
12 | * This program is free software; you can redistribute it and/or modify |
13 | * it under the terms of the GNU General Public License as published by | |
14 | * the Free Software Foundation; either version 2, or (at your option) | |
15 | * any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
21 | * | |
22 | * You should have received a copy of the GNU General Public License | |
23 | * along with this program; see the file COPYING. If not, write to | |
24 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
25 | * | |
26 | * | |
27 | * libata documentation is available via 'make {ps|pdf}docs', | |
28 | * as Documentation/DocBook/libata.* | |
29 | * | |
30 | * Hardware information only available under NDA. | |
1da177e4 LT |
31 | * |
32 | */ | |
33 | ||
34 | #include <linux/kernel.h> | |
35 | #include <linux/module.h> | |
36 | #include <linux/pci.h> | |
37 | #include <linux/init.h> | |
38 | #include <linux/blkdev.h> | |
39 | #include <linux/delay.h> | |
40 | #include <linux/interrupt.h> | |
a9524a76 | 41 | #include <linux/device.h> |
95006188 | 42 | #include <scsi/scsi.h> |
1da177e4 | 43 | #include <scsi/scsi_host.h> |
193515d5 | 44 | #include <scsi/scsi_cmnd.h> |
1da177e4 | 45 | #include <linux/libata.h> |
1da177e4 LT |
46 | #include "sata_promise.h" |
47 | ||
48 | #define DRV_NAME "sata_promise" | |
c07a9c49 | 49 | #define DRV_VERSION "2.12" |
1da177e4 LT |
50 | |
51 | enum { | |
eca25dca | 52 | PDC_MAX_PORTS = 4, |
0d5ff566 | 53 | PDC_MMIO_BAR = 3, |
b9ccd4a9 | 54 | PDC_MAX_PRD = LIBATA_MAX_PRD - 1, /* -1 for ASIC PRD bug workaround */ |
0d5ff566 | 55 | |
95006188 MP |
56 | /* register offsets */ |
57 | PDC_FEATURE = 0x04, /* Feature/Error reg (per port) */ | |
58 | PDC_SECTOR_COUNT = 0x08, /* Sector count reg (per port) */ | |
59 | PDC_SECTOR_NUMBER = 0x0C, /* Sector number reg (per port) */ | |
60 | PDC_CYLINDER_LOW = 0x10, /* Cylinder low reg (per port) */ | |
61 | PDC_CYLINDER_HIGH = 0x14, /* Cylinder high reg (per port) */ | |
62 | PDC_DEVICE = 0x18, /* Device/Head reg (per port) */ | |
63 | PDC_COMMAND = 0x1C, /* Command/status reg (per port) */ | |
73fd456b | 64 | PDC_ALTSTATUS = 0x38, /* Alternate-status/device-control reg (per port) */ |
1da177e4 LT |
65 | PDC_PKT_SUBMIT = 0x40, /* Command packet pointer addr */ |
66 | PDC_INT_SEQMASK = 0x40, /* Mask of asserted SEQ INTs */ | |
1da177e4 | 67 | PDC_FLASH_CTL = 0x44, /* Flash control register */ |
1da177e4 LT |
68 | PDC_GLOBAL_CTL = 0x48, /* Global control/status (per port) */ |
69 | PDC_CTLSTAT = 0x60, /* IDE control and status (per port) */ | |
70 | PDC_SATA_PLUG_CSR = 0x6C, /* SATA Plug control/status reg */ | |
6340f019 | 71 | PDC2_SATA_PLUG_CSR = 0x60, /* SATAII Plug control/status reg */ |
b2d1eee1 MP |
72 | PDC_TBG_MODE = 0x41C, /* TBG mode (not SATAII) */ |
73 | PDC_SLEW_CTL = 0x470, /* slew rate control reg (not SATAII) */ | |
1da177e4 | 74 | |
176efb05 MP |
75 | /* PDC_GLOBAL_CTL bit definitions */ |
76 | PDC_PH_ERR = (1 << 8), /* PCI error while loading packet */ | |
77 | PDC_SH_ERR = (1 << 9), /* PCI error while loading S/G table */ | |
78 | PDC_DH_ERR = (1 << 10), /* PCI error while loading data */ | |
79 | PDC2_HTO_ERR = (1 << 12), /* host bus timeout */ | |
80 | PDC2_ATA_HBA_ERR = (1 << 13), /* error during SATA DATA FIS transmission */ | |
81 | PDC2_ATA_DMA_CNT_ERR = (1 << 14), /* DMA DATA FIS size differs from S/G count */ | |
82 | PDC_OVERRUN_ERR = (1 << 19), /* S/G byte count larger than HD requires */ | |
83 | PDC_UNDERRUN_ERR = (1 << 20), /* S/G byte count less than HD requires */ | |
84 | PDC_DRIVE_ERR = (1 << 21), /* drive error */ | |
85 | PDC_PCI_SYS_ERR = (1 << 22), /* PCI system error */ | |
86 | PDC1_PCI_PARITY_ERR = (1 << 23), /* PCI parity error (from SATA150 driver) */ | |
87 | PDC1_ERR_MASK = PDC1_PCI_PARITY_ERR, | |
5796d1c4 JG |
88 | PDC2_ERR_MASK = PDC2_HTO_ERR | PDC2_ATA_HBA_ERR | |
89 | PDC2_ATA_DMA_CNT_ERR, | |
90 | PDC_ERR_MASK = PDC_PH_ERR | PDC_SH_ERR | PDC_DH_ERR | | |
91 | PDC_OVERRUN_ERR | PDC_UNDERRUN_ERR | | |
92 | PDC_DRIVE_ERR | PDC_PCI_SYS_ERR | | |
93 | PDC1_ERR_MASK | PDC2_ERR_MASK, | |
1da177e4 LT |
94 | |
95 | board_2037x = 0, /* FastTrak S150 TX2plus */ | |
eca25dca TH |
96 | board_2037x_pata = 1, /* FastTrak S150 TX2plus PATA port */ |
97 | board_20319 = 2, /* FastTrak S150 TX4 */ | |
98 | board_20619 = 3, /* FastTrak TX4000 */ | |
99 | board_2057x = 4, /* SATAII150 Tx2plus */ | |
d0e58031 | 100 | board_2057x_pata = 5, /* SATAII150 Tx2plus PATA port */ |
eca25dca | 101 | board_40518 = 6, /* SATAII150 Tx4 */ |
1da177e4 | 102 | |
6340f019 | 103 | PDC_HAS_PATA = (1 << 1), /* PDC20375/20575 has PATA */ |
1da177e4 | 104 | |
95006188 MP |
105 | /* Sequence counter control registers bit definitions */ |
106 | PDC_SEQCNTRL_INT_MASK = (1 << 5), /* Sequence Interrupt Mask */ | |
107 | ||
108 | /* Feature register values */ | |
109 | PDC_FEATURE_ATAPI_PIO = 0x00, /* ATAPI data xfer by PIO */ | |
110 | PDC_FEATURE_ATAPI_DMA = 0x01, /* ATAPI data xfer by DMA */ | |
111 | ||
112 | /* Device/Head register values */ | |
113 | PDC_DEVICE_SATA = 0xE0, /* Device/Head value for SATA devices */ | |
114 | ||
25b93d81 MP |
115 | /* PDC_CTLSTAT bit definitions */ |
116 | PDC_DMA_ENABLE = (1 << 7), | |
117 | PDC_IRQ_DISABLE = (1 << 10), | |
1da177e4 | 118 | PDC_RESET = (1 << 11), /* HDMA reset */ |
50630195 | 119 | |
25b93d81 | 120 | PDC_COMMON_FLAGS = ATA_FLAG_NO_LEGACY | |
95006188 | 121 | ATA_FLAG_MMIO | |
3d0a59c0 | 122 | ATA_FLAG_PIO_POLLING, |
b2d1eee1 | 123 | |
eca25dca TH |
124 | /* ap->flags bits */ |
125 | PDC_FLAG_GEN_II = (1 << 24), | |
126 | PDC_FLAG_SATA_PATA = (1 << 25), /* supports SATA + PATA */ | |
127 | PDC_FLAG_4_PORTS = (1 << 26), /* 4 ports */ | |
1da177e4 LT |
128 | }; |
129 | ||
1da177e4 LT |
130 | struct pdc_port_priv { |
131 | u8 *pkt; | |
132 | dma_addr_t pkt_dma; | |
133 | }; | |
134 | ||
da3dbb17 TH |
135 | static int pdc_sata_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val); |
136 | static int pdc_sata_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val); | |
1da177e4 | 137 | static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent); |
eca25dca TH |
138 | static int pdc_common_port_start(struct ata_port *ap); |
139 | static int pdc_sata_port_start(struct ata_port *ap); | |
1da177e4 | 140 | static void pdc_qc_prep(struct ata_queued_cmd *qc); |
057ace5e JG |
141 | static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf); |
142 | static void pdc_exec_command_mmio(struct ata_port *ap, const struct ata_taskfile *tf); | |
95006188 | 143 | static int pdc_check_atapi_dma(struct ata_queued_cmd *qc); |
724114a5 | 144 | static int pdc_old_sata_check_atapi_dma(struct ata_queued_cmd *qc); |
1da177e4 | 145 | static void pdc_irq_clear(struct ata_port *ap); |
9363c382 | 146 | static unsigned int pdc_qc_issue(struct ata_queued_cmd *qc); |
25b93d81 | 147 | static void pdc_freeze(struct ata_port *ap); |
c07a9c49 | 148 | static void pdc_sata_freeze(struct ata_port *ap); |
25b93d81 | 149 | static void pdc_thaw(struct ata_port *ap); |
c07a9c49 | 150 | static void pdc_sata_thaw(struct ata_port *ap); |
a1efdaba | 151 | static void pdc_error_handler(struct ata_port *ap); |
25b93d81 | 152 | static void pdc_post_internal_cmd(struct ata_queued_cmd *qc); |
724114a5 MP |
153 | static int pdc_pata_cable_detect(struct ata_port *ap); |
154 | static int pdc_sata_cable_detect(struct ata_port *ap); | |
374b1873 | 155 | |
193515d5 | 156 | static struct scsi_host_template pdc_ata_sht = { |
68d1d07b | 157 | ATA_BASE_SHT(DRV_NAME), |
b9ccd4a9 | 158 | .sg_tablesize = PDC_MAX_PRD, |
1da177e4 | 159 | .dma_boundary = ATA_DMA_BOUNDARY, |
1da177e4 LT |
160 | }; |
161 | ||
029cfd6b TH |
162 | static const struct ata_port_operations pdc_common_ops = { |
163 | .inherits = &ata_sff_port_ops, | |
164 | ||
5682ed33 TH |
165 | .sff_tf_load = pdc_tf_load_mmio, |
166 | .sff_exec_command = pdc_exec_command_mmio, | |
95006188 | 167 | .check_atapi_dma = pdc_check_atapi_dma, |
95006188 | 168 | .qc_prep = pdc_qc_prep, |
9363c382 | 169 | .qc_issue = pdc_qc_issue, |
5682ed33 | 170 | .sff_irq_clear = pdc_irq_clear, |
95006188 | 171 | |
029cfd6b | 172 | .post_internal_cmd = pdc_post_internal_cmd, |
a1efdaba | 173 | .error_handler = pdc_error_handler, |
95006188 MP |
174 | }; |
175 | ||
029cfd6b TH |
176 | static struct ata_port_operations pdc_sata_ops = { |
177 | .inherits = &pdc_common_ops, | |
178 | .cable_detect = pdc_sata_cable_detect, | |
c07a9c49 MP |
179 | .freeze = pdc_sata_freeze, |
180 | .thaw = pdc_sata_thaw, | |
1da177e4 LT |
181 | .scr_read = pdc_sata_scr_read, |
182 | .scr_write = pdc_sata_scr_write, | |
eca25dca | 183 | .port_start = pdc_sata_port_start, |
1da177e4 LT |
184 | }; |
185 | ||
029cfd6b TH |
186 | /* First-generation chips need a more restrictive ->check_atapi_dma op */ |
187 | static struct ata_port_operations pdc_old_sata_ops = { | |
188 | .inherits = &pdc_sata_ops, | |
189 | .check_atapi_dma = pdc_old_sata_check_atapi_dma, | |
190 | }; | |
2cba582a | 191 | |
029cfd6b TH |
192 | static struct ata_port_operations pdc_pata_ops = { |
193 | .inherits = &pdc_common_ops, | |
194 | .cable_detect = pdc_pata_cable_detect, | |
5387373b MP |
195 | .freeze = pdc_freeze, |
196 | .thaw = pdc_thaw, | |
eca25dca | 197 | .port_start = pdc_common_port_start, |
2cba582a JG |
198 | }; |
199 | ||
98ac62de | 200 | static const struct ata_port_info pdc_port_info[] = { |
5595ddf9 | 201 | [board_2037x] = |
1da177e4 | 202 | { |
eca25dca TH |
203 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA | |
204 | PDC_FLAG_SATA_PATA, | |
1da177e4 LT |
205 | .pio_mask = 0x1f, /* pio0-4 */ |
206 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
469248ab | 207 | .udma_mask = ATA_UDMA6, |
95006188 | 208 | .port_ops = &pdc_old_sata_ops, |
1da177e4 LT |
209 | }, |
210 | ||
5595ddf9 | 211 | [board_2037x_pata] = |
eca25dca TH |
212 | { |
213 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS, | |
214 | .pio_mask = 0x1f, /* pio0-4 */ | |
215 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
469248ab | 216 | .udma_mask = ATA_UDMA6, |
eca25dca TH |
217 | .port_ops = &pdc_pata_ops, |
218 | }, | |
219 | ||
5595ddf9 | 220 | [board_20319] = |
1da177e4 | 221 | { |
eca25dca TH |
222 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA | |
223 | PDC_FLAG_4_PORTS, | |
1da177e4 LT |
224 | .pio_mask = 0x1f, /* pio0-4 */ |
225 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
469248ab | 226 | .udma_mask = ATA_UDMA6, |
95006188 | 227 | .port_ops = &pdc_old_sata_ops, |
1da177e4 | 228 | }, |
f497ba73 | 229 | |
5595ddf9 | 230 | [board_20619] = |
f497ba73 | 231 | { |
eca25dca TH |
232 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS | |
233 | PDC_FLAG_4_PORTS, | |
f497ba73 TL |
234 | .pio_mask = 0x1f, /* pio0-4 */ |
235 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
469248ab | 236 | .udma_mask = ATA_UDMA6, |
2cba582a | 237 | .port_ops = &pdc_pata_ops, |
f497ba73 | 238 | }, |
5a46fe89 | 239 | |
5595ddf9 | 240 | [board_2057x] = |
6340f019 | 241 | { |
eca25dca TH |
242 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA | |
243 | PDC_FLAG_GEN_II | PDC_FLAG_SATA_PATA, | |
6340f019 LK |
244 | .pio_mask = 0x1f, /* pio0-4 */ |
245 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
469248ab | 246 | .udma_mask = ATA_UDMA6, |
6340f019 LK |
247 | .port_ops = &pdc_sata_ops, |
248 | }, | |
249 | ||
5595ddf9 | 250 | [board_2057x_pata] = |
eca25dca | 251 | { |
bb312235 | 252 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS | |
eca25dca TH |
253 | PDC_FLAG_GEN_II, |
254 | .pio_mask = 0x1f, /* pio0-4 */ | |
255 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
469248ab | 256 | .udma_mask = ATA_UDMA6, |
eca25dca TH |
257 | .port_ops = &pdc_pata_ops, |
258 | }, | |
259 | ||
5595ddf9 | 260 | [board_40518] = |
6340f019 | 261 | { |
eca25dca TH |
262 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA | |
263 | PDC_FLAG_GEN_II | PDC_FLAG_4_PORTS, | |
6340f019 LK |
264 | .pio_mask = 0x1f, /* pio0-4 */ |
265 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
469248ab | 266 | .udma_mask = ATA_UDMA6, |
6340f019 LK |
267 | .port_ops = &pdc_sata_ops, |
268 | }, | |
1da177e4 LT |
269 | }; |
270 | ||
3b7d697d | 271 | static const struct pci_device_id pdc_ata_pci_tbl[] = { |
54bb3a94 | 272 | { PCI_VDEVICE(PROMISE, 0x3371), board_2037x }, |
54bb3a94 JG |
273 | { PCI_VDEVICE(PROMISE, 0x3373), board_2037x }, |
274 | { PCI_VDEVICE(PROMISE, 0x3375), board_2037x }, | |
275 | { PCI_VDEVICE(PROMISE, 0x3376), board_2037x }, | |
b2d1eee1 MP |
276 | { PCI_VDEVICE(PROMISE, 0x3570), board_2057x }, |
277 | { PCI_VDEVICE(PROMISE, 0x3571), board_2057x }, | |
54bb3a94 | 278 | { PCI_VDEVICE(PROMISE, 0x3574), board_2057x }, |
d324d462 | 279 | { PCI_VDEVICE(PROMISE, 0x3577), board_2057x }, |
b2d1eee1 | 280 | { PCI_VDEVICE(PROMISE, 0x3d73), board_2057x }, |
54bb3a94 | 281 | { PCI_VDEVICE(PROMISE, 0x3d75), board_2057x }, |
54bb3a94 JG |
282 | |
283 | { PCI_VDEVICE(PROMISE, 0x3318), board_20319 }, | |
284 | { PCI_VDEVICE(PROMISE, 0x3319), board_20319 }, | |
7f9992a2 MP |
285 | { PCI_VDEVICE(PROMISE, 0x3515), board_40518 }, |
286 | { PCI_VDEVICE(PROMISE, 0x3519), board_40518 }, | |
b2d1eee1 | 287 | { PCI_VDEVICE(PROMISE, 0x3d17), board_40518 }, |
54bb3a94 JG |
288 | { PCI_VDEVICE(PROMISE, 0x3d18), board_40518 }, |
289 | ||
290 | { PCI_VDEVICE(PROMISE, 0x6629), board_20619 }, | |
f497ba73 | 291 | |
1da177e4 LT |
292 | { } /* terminate list */ |
293 | }; | |
294 | ||
1da177e4 LT |
295 | static struct pci_driver pdc_ata_pci_driver = { |
296 | .name = DRV_NAME, | |
297 | .id_table = pdc_ata_pci_tbl, | |
298 | .probe = pdc_ata_init_one, | |
299 | .remove = ata_pci_remove_one, | |
300 | }; | |
301 | ||
724114a5 | 302 | static int pdc_common_port_start(struct ata_port *ap) |
1da177e4 | 303 | { |
cca3974e | 304 | struct device *dev = ap->host->dev; |
1da177e4 LT |
305 | struct pdc_port_priv *pp; |
306 | int rc; | |
307 | ||
308 | rc = ata_port_start(ap); | |
309 | if (rc) | |
310 | return rc; | |
311 | ||
24dc5f33 TH |
312 | pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL); |
313 | if (!pp) | |
314 | return -ENOMEM; | |
1da177e4 | 315 | |
24dc5f33 TH |
316 | pp->pkt = dmam_alloc_coherent(dev, 128, &pp->pkt_dma, GFP_KERNEL); |
317 | if (!pp->pkt) | |
318 | return -ENOMEM; | |
1da177e4 LT |
319 | |
320 | ap->private_data = pp; | |
321 | ||
724114a5 MP |
322 | return 0; |
323 | } | |
324 | ||
325 | static int pdc_sata_port_start(struct ata_port *ap) | |
326 | { | |
724114a5 MP |
327 | int rc; |
328 | ||
329 | rc = pdc_common_port_start(ap); | |
330 | if (rc) | |
331 | return rc; | |
332 | ||
599b7202 | 333 | /* fix up PHYMODE4 align timing */ |
eca25dca | 334 | if (ap->flags & PDC_FLAG_GEN_II) { |
59f99880 | 335 | void __iomem *mmio = ap->ioaddr.scr_addr; |
599b7202 MP |
336 | unsigned int tmp; |
337 | ||
338 | tmp = readl(mmio + 0x014); | |
339 | tmp = (tmp & ~3) | 1; /* set bits 1:0 = 0:1 */ | |
340 | writel(tmp, mmio + 0x014); | |
341 | } | |
342 | ||
1da177e4 | 343 | return 0; |
1da177e4 LT |
344 | } |
345 | ||
1da177e4 LT |
346 | static void pdc_reset_port(struct ata_port *ap) |
347 | { | |
0d5ff566 | 348 | void __iomem *mmio = ap->ioaddr.cmd_addr + PDC_CTLSTAT; |
1da177e4 LT |
349 | unsigned int i; |
350 | u32 tmp; | |
351 | ||
352 | for (i = 11; i > 0; i--) { | |
353 | tmp = readl(mmio); | |
354 | if (tmp & PDC_RESET) | |
355 | break; | |
356 | ||
357 | udelay(100); | |
358 | ||
359 | tmp |= PDC_RESET; | |
360 | writel(tmp, mmio); | |
361 | } | |
362 | ||
363 | tmp &= ~PDC_RESET; | |
364 | writel(tmp, mmio); | |
365 | readl(mmio); /* flush */ | |
366 | } | |
367 | ||
724114a5 | 368 | static int pdc_pata_cable_detect(struct ata_port *ap) |
2cba582a | 369 | { |
d3fb4e8d | 370 | u8 tmp; |
59f99880 | 371 | void __iomem *mmio = ap->ioaddr.cmd_addr + PDC_CTLSTAT + 0x03; |
d3fb4e8d | 372 | |
724114a5 MP |
373 | tmp = readb(mmio); |
374 | if (tmp & 0x01) | |
375 | return ATA_CBL_PATA40; | |
376 | return ATA_CBL_PATA80; | |
377 | } | |
378 | ||
379 | static int pdc_sata_cable_detect(struct ata_port *ap) | |
380 | { | |
e2a9752a | 381 | return ATA_CBL_SATA; |
d3fb4e8d | 382 | } |
2cba582a | 383 | |
da3dbb17 | 384 | static int pdc_sata_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val) |
1da177e4 | 385 | { |
724114a5 | 386 | if (sc_reg > SCR_CONTROL) |
da3dbb17 TH |
387 | return -EINVAL; |
388 | *val = readl(ap->ioaddr.scr_addr + (sc_reg * 4)); | |
389 | return 0; | |
1da177e4 LT |
390 | } |
391 | ||
da3dbb17 | 392 | static int pdc_sata_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val) |
1da177e4 | 393 | { |
724114a5 | 394 | if (sc_reg > SCR_CONTROL) |
da3dbb17 | 395 | return -EINVAL; |
0d5ff566 | 396 | writel(val, ap->ioaddr.scr_addr + (sc_reg * 4)); |
da3dbb17 | 397 | return 0; |
1da177e4 LT |
398 | } |
399 | ||
fba6edbd | 400 | static void pdc_atapi_pkt(struct ata_queued_cmd *qc) |
95006188 | 401 | { |
4113bb6b MP |
402 | struct ata_port *ap = qc->ap; |
403 | dma_addr_t sg_table = ap->prd_dma; | |
404 | unsigned int cdb_len = qc->dev->cdb_len; | |
405 | u8 *cdb = qc->cdb; | |
406 | struct pdc_port_priv *pp = ap->private_data; | |
407 | u8 *buf = pp->pkt; | |
826cd156 | 408 | __le32 *buf32 = (__le32 *) buf; |
46a67143 | 409 | unsigned int dev_sel, feature; |
95006188 MP |
410 | |
411 | /* set control bits (byte 0), zero delay seq id (byte 3), | |
412 | * and seq id (byte 2) | |
413 | */ | |
fba6edbd | 414 | switch (qc->tf.protocol) { |
0dc36888 | 415 | case ATAPI_PROT_DMA: |
fba6edbd MP |
416 | if (!(qc->tf.flags & ATA_TFLAG_WRITE)) |
417 | buf32[0] = cpu_to_le32(PDC_PKT_READ); | |
418 | else | |
419 | buf32[0] = 0; | |
420 | break; | |
0dc36888 | 421 | case ATAPI_PROT_NODATA: |
fba6edbd MP |
422 | buf32[0] = cpu_to_le32(PDC_PKT_NODATA); |
423 | break; | |
424 | default: | |
425 | BUG(); | |
426 | break; | |
427 | } | |
95006188 MP |
428 | buf32[1] = cpu_to_le32(sg_table); /* S/G table addr */ |
429 | buf32[2] = 0; /* no next-packet */ | |
430 | ||
4113bb6b | 431 | /* select drive */ |
46a67143 | 432 | if (sata_scr_valid(&ap->link)) |
4113bb6b | 433 | dev_sel = PDC_DEVICE_SATA; |
46a67143 TH |
434 | else |
435 | dev_sel = qc->tf.device; | |
436 | ||
4113bb6b MP |
437 | buf[12] = (1 << 5) | ATA_REG_DEVICE; |
438 | buf[13] = dev_sel; | |
439 | buf[14] = (1 << 5) | ATA_REG_DEVICE | PDC_PKT_CLEAR_BSY; | |
440 | buf[15] = dev_sel; /* once more, waiting for BSY to clear */ | |
441 | ||
442 | buf[16] = (1 << 5) | ATA_REG_NSECT; | |
46a67143 | 443 | buf[17] = qc->tf.nsect; |
4113bb6b | 444 | buf[18] = (1 << 5) | ATA_REG_LBAL; |
46a67143 | 445 | buf[19] = qc->tf.lbal; |
4113bb6b MP |
446 | |
447 | /* set feature and byte counter registers */ | |
0dc36888 | 448 | if (qc->tf.protocol != ATAPI_PROT_DMA) |
4113bb6b | 449 | feature = PDC_FEATURE_ATAPI_PIO; |
46a67143 | 450 | else |
4113bb6b | 451 | feature = PDC_FEATURE_ATAPI_DMA; |
46a67143 | 452 | |
4113bb6b MP |
453 | buf[20] = (1 << 5) | ATA_REG_FEATURE; |
454 | buf[21] = feature; | |
455 | buf[22] = (1 << 5) | ATA_REG_BYTEL; | |
46a67143 | 456 | buf[23] = qc->tf.lbam; |
4113bb6b | 457 | buf[24] = (1 << 5) | ATA_REG_BYTEH; |
46a67143 | 458 | buf[25] = qc->tf.lbah; |
4113bb6b MP |
459 | |
460 | /* send ATAPI packet command 0xA0 */ | |
461 | buf[26] = (1 << 5) | ATA_REG_CMD; | |
46a67143 | 462 | buf[27] = qc->tf.command; |
4113bb6b MP |
463 | |
464 | /* select drive and check DRQ */ | |
465 | buf[28] = (1 << 5) | ATA_REG_DEVICE | PDC_PKT_WAIT_DRDY; | |
466 | buf[29] = dev_sel; | |
467 | ||
95006188 MP |
468 | /* we can represent cdb lengths 2/4/6/8/10/12/14/16 */ |
469 | BUG_ON(cdb_len & ~0x1E); | |
470 | ||
4113bb6b MP |
471 | /* append the CDB as the final part */ |
472 | buf[30] = (((cdb_len >> 1) & 7) << 5) | ATA_REG_DATA | PDC_LAST_REG; | |
473 | memcpy(buf+31, cdb, cdb_len); | |
95006188 MP |
474 | } |
475 | ||
b9ccd4a9 MP |
476 | /** |
477 | * pdc_fill_sg - Fill PCI IDE PRD table | |
478 | * @qc: Metadata associated with taskfile to be transferred | |
479 | * | |
480 | * Fill PCI IDE PRD (scatter-gather) table with segments | |
481 | * associated with the current disk command. | |
482 | * Make sure hardware does not choke on it. | |
483 | * | |
484 | * LOCKING: | |
485 | * spin_lock_irqsave(host lock) | |
486 | * | |
487 | */ | |
488 | static void pdc_fill_sg(struct ata_queued_cmd *qc) | |
489 | { | |
490 | struct ata_port *ap = qc->ap; | |
491 | struct scatterlist *sg; | |
b9ccd4a9 | 492 | const u32 SG_COUNT_ASIC_BUG = 41*4; |
ff2aeb1e TH |
493 | unsigned int si, idx; |
494 | u32 len; | |
b9ccd4a9 MP |
495 | |
496 | if (!(qc->flags & ATA_QCFLAG_DMAMAP)) | |
497 | return; | |
498 | ||
b9ccd4a9 | 499 | idx = 0; |
ff2aeb1e | 500 | for_each_sg(qc->sg, sg, qc->n_elem, si) { |
b9ccd4a9 | 501 | u32 addr, offset; |
6903c0f7 | 502 | u32 sg_len; |
b9ccd4a9 MP |
503 | |
504 | /* determine if physical DMA addr spans 64K boundary. | |
505 | * Note h/w doesn't support 64-bit, so we unconditionally | |
506 | * truncate dma_addr_t to u32. | |
507 | */ | |
508 | addr = (u32) sg_dma_address(sg); | |
509 | sg_len = sg_dma_len(sg); | |
510 | ||
511 | while (sg_len) { | |
512 | offset = addr & 0xffff; | |
513 | len = sg_len; | |
514 | if ((offset + sg_len) > 0x10000) | |
515 | len = 0x10000 - offset; | |
516 | ||
517 | ap->prd[idx].addr = cpu_to_le32(addr); | |
518 | ap->prd[idx].flags_len = cpu_to_le32(len & 0xffff); | |
519 | VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx, addr, len); | |
520 | ||
521 | idx++; | |
522 | sg_len -= len; | |
523 | addr += len; | |
524 | } | |
525 | } | |
526 | ||
ff2aeb1e | 527 | len = le32_to_cpu(ap->prd[idx - 1].flags_len); |
b9ccd4a9 | 528 | |
ff2aeb1e TH |
529 | if (len > SG_COUNT_ASIC_BUG) { |
530 | u32 addr; | |
b9ccd4a9 | 531 | |
ff2aeb1e | 532 | VPRINTK("Splitting last PRD.\n"); |
b9ccd4a9 | 533 | |
ff2aeb1e TH |
534 | addr = le32_to_cpu(ap->prd[idx - 1].addr); |
535 | ap->prd[idx - 1].flags_len = cpu_to_le32(len - SG_COUNT_ASIC_BUG); | |
536 | VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx - 1, addr, SG_COUNT_ASIC_BUG); | |
b9ccd4a9 | 537 | |
ff2aeb1e TH |
538 | addr = addr + len - SG_COUNT_ASIC_BUG; |
539 | len = SG_COUNT_ASIC_BUG; | |
540 | ap->prd[idx].addr = cpu_to_le32(addr); | |
541 | ap->prd[idx].flags_len = cpu_to_le32(len); | |
542 | VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx, addr, len); | |
b9ccd4a9 | 543 | |
ff2aeb1e | 544 | idx++; |
b9ccd4a9 | 545 | } |
ff2aeb1e TH |
546 | |
547 | ap->prd[idx - 1].flags_len |= cpu_to_le32(ATA_PRD_EOT); | |
b9ccd4a9 MP |
548 | } |
549 | ||
1da177e4 LT |
550 | static void pdc_qc_prep(struct ata_queued_cmd *qc) |
551 | { | |
552 | struct pdc_port_priv *pp = qc->ap->private_data; | |
553 | unsigned int i; | |
554 | ||
555 | VPRINTK("ENTER\n"); | |
556 | ||
557 | switch (qc->tf.protocol) { | |
558 | case ATA_PROT_DMA: | |
b9ccd4a9 | 559 | pdc_fill_sg(qc); |
1da177e4 LT |
560 | /* fall through */ |
561 | ||
562 | case ATA_PROT_NODATA: | |
563 | i = pdc_pkt_header(&qc->tf, qc->ap->prd_dma, | |
564 | qc->dev->devno, pp->pkt); | |
565 | ||
566 | if (qc->tf.flags & ATA_TFLAG_LBA48) | |
567 | i = pdc_prep_lba48(&qc->tf, pp->pkt, i); | |
568 | else | |
569 | i = pdc_prep_lba28(&qc->tf, pp->pkt, i); | |
570 | ||
571 | pdc_pkt_footer(&qc->tf, pp->pkt, i); | |
572 | break; | |
573 | ||
0dc36888 | 574 | case ATAPI_PROT_PIO: |
b9ccd4a9 | 575 | pdc_fill_sg(qc); |
95006188 MP |
576 | break; |
577 | ||
0dc36888 | 578 | case ATAPI_PROT_DMA: |
b9ccd4a9 | 579 | pdc_fill_sg(qc); |
fba6edbd | 580 | /*FALLTHROUGH*/ |
0dc36888 | 581 | case ATAPI_PROT_NODATA: |
fba6edbd | 582 | pdc_atapi_pkt(qc); |
95006188 MP |
583 | break; |
584 | ||
1da177e4 LT |
585 | default: |
586 | break; | |
587 | } | |
588 | } | |
589 | ||
c07a9c49 MP |
590 | static int pdc_is_sataii_tx4(unsigned long flags) |
591 | { | |
592 | const unsigned long mask = PDC_FLAG_GEN_II | PDC_FLAG_4_PORTS; | |
593 | return (flags & mask) == mask; | |
594 | } | |
595 | ||
596 | static unsigned int pdc_port_no_to_ata_no(unsigned int port_no, | |
597 | int is_sataii_tx4) | |
598 | { | |
599 | static const unsigned char sataii_tx4_port_remap[4] = { 3, 1, 0, 2}; | |
600 | return is_sataii_tx4 ? sataii_tx4_port_remap[port_no] : port_no; | |
601 | } | |
602 | ||
603 | static unsigned int pdc_sata_nr_ports(const struct ata_port *ap) | |
604 | { | |
605 | return (ap->flags & PDC_FLAG_4_PORTS) ? 4 : 2; | |
606 | } | |
607 | ||
608 | static unsigned int pdc_sata_ata_port_to_ata_no(const struct ata_port *ap) | |
609 | { | |
610 | const struct ata_host *host = ap->host; | |
611 | unsigned int nr_ports = pdc_sata_nr_ports(ap); | |
612 | unsigned int i; | |
613 | ||
614 | for(i = 0; i < nr_ports && host->ports[i] != ap; ++i) | |
615 | ; | |
616 | BUG_ON(i >= nr_ports); | |
617 | return pdc_port_no_to_ata_no(i, pdc_is_sataii_tx4(ap->flags)); | |
618 | } | |
619 | ||
620 | static unsigned int pdc_sata_hotplug_offset(const struct ata_port *ap) | |
621 | { | |
622 | return (ap->flags & PDC_FLAG_GEN_II) ? PDC2_SATA_PLUG_CSR : PDC_SATA_PLUG_CSR; | |
623 | } | |
624 | ||
25b93d81 MP |
625 | static void pdc_freeze(struct ata_port *ap) |
626 | { | |
59f99880 | 627 | void __iomem *mmio = ap->ioaddr.cmd_addr; |
25b93d81 MP |
628 | u32 tmp; |
629 | ||
630 | tmp = readl(mmio + PDC_CTLSTAT); | |
631 | tmp |= PDC_IRQ_DISABLE; | |
632 | tmp &= ~PDC_DMA_ENABLE; | |
633 | writel(tmp, mmio + PDC_CTLSTAT); | |
634 | readl(mmio + PDC_CTLSTAT); /* flush */ | |
635 | } | |
636 | ||
c07a9c49 MP |
637 | static void pdc_sata_freeze(struct ata_port *ap) |
638 | { | |
639 | struct ata_host *host = ap->host; | |
640 | void __iomem *host_mmio = host->iomap[PDC_MMIO_BAR]; | |
641 | unsigned int hotplug_offset = pdc_sata_hotplug_offset(ap); | |
642 | unsigned int ata_no = pdc_sata_ata_port_to_ata_no(ap); | |
643 | u32 hotplug_status; | |
644 | ||
645 | /* Disable hotplug events on this port. | |
646 | * | |
647 | * Locking: | |
648 | * 1) hotplug register accesses must be serialised via host->lock | |
649 | * 2) ap->lock == &ap->host->lock | |
650 | * 3) ->freeze() and ->thaw() are called with ap->lock held | |
651 | */ | |
652 | hotplug_status = readl(host_mmio + hotplug_offset); | |
653 | hotplug_status |= 0x11 << (ata_no + 16); | |
654 | writel(hotplug_status, host_mmio + hotplug_offset); | |
655 | readl(host_mmio + hotplug_offset); /* flush */ | |
656 | ||
657 | pdc_freeze(ap); | |
658 | } | |
659 | ||
25b93d81 MP |
660 | static void pdc_thaw(struct ata_port *ap) |
661 | { | |
59f99880 | 662 | void __iomem *mmio = ap->ioaddr.cmd_addr; |
25b93d81 MP |
663 | u32 tmp; |
664 | ||
665 | /* clear IRQ */ | |
666 | readl(mmio + PDC_INT_SEQMASK); | |
667 | ||
668 | /* turn IRQ back on */ | |
669 | tmp = readl(mmio + PDC_CTLSTAT); | |
670 | tmp &= ~PDC_IRQ_DISABLE; | |
671 | writel(tmp, mmio + PDC_CTLSTAT); | |
672 | readl(mmio + PDC_CTLSTAT); /* flush */ | |
673 | } | |
674 | ||
c07a9c49 MP |
675 | static void pdc_sata_thaw(struct ata_port *ap) |
676 | { | |
677 | struct ata_host *host = ap->host; | |
678 | void __iomem *host_mmio = host->iomap[PDC_MMIO_BAR]; | |
679 | unsigned int hotplug_offset = pdc_sata_hotplug_offset(ap); | |
680 | unsigned int ata_no = pdc_sata_ata_port_to_ata_no(ap); | |
681 | u32 hotplug_status; | |
682 | ||
683 | pdc_thaw(ap); | |
684 | ||
685 | /* Enable hotplug events on this port. | |
686 | * Locking: see pdc_sata_freeze(). | |
687 | */ | |
688 | hotplug_status = readl(host_mmio + hotplug_offset); | |
689 | hotplug_status |= 0x11 << ata_no; | |
690 | hotplug_status &= ~(0x11 << (ata_no + 16)); | |
691 | writel(hotplug_status, host_mmio + hotplug_offset); | |
692 | readl(host_mmio + hotplug_offset); /* flush */ | |
693 | } | |
694 | ||
a1efdaba | 695 | static void pdc_error_handler(struct ata_port *ap) |
25b93d81 | 696 | { |
25b93d81 MP |
697 | if (!(ap->pflags & ATA_PFLAG_FROZEN)) |
698 | pdc_reset_port(ap); | |
699 | ||
a1efdaba | 700 | ata_std_error_handler(ap); |
724114a5 MP |
701 | } |
702 | ||
25b93d81 MP |
703 | static void pdc_post_internal_cmd(struct ata_queued_cmd *qc) |
704 | { | |
705 | struct ata_port *ap = qc->ap; | |
706 | ||
25b93d81 | 707 | /* make DMA engine forget about the failed command */ |
a51d644a | 708 | if (qc->flags & ATA_QCFLAG_FAILED) |
25b93d81 MP |
709 | pdc_reset_port(ap); |
710 | } | |
711 | ||
176efb05 MP |
712 | static void pdc_error_intr(struct ata_port *ap, struct ata_queued_cmd *qc, |
713 | u32 port_status, u32 err_mask) | |
714 | { | |
9af5c9c9 | 715 | struct ata_eh_info *ehi = &ap->link.eh_info; |
176efb05 MP |
716 | unsigned int ac_err_mask = 0; |
717 | ||
718 | ata_ehi_clear_desc(ehi); | |
719 | ata_ehi_push_desc(ehi, "port_status 0x%08x", port_status); | |
720 | port_status &= err_mask; | |
721 | ||
722 | if (port_status & PDC_DRIVE_ERR) | |
723 | ac_err_mask |= AC_ERR_DEV; | |
724 | if (port_status & (PDC_OVERRUN_ERR | PDC_UNDERRUN_ERR)) | |
725 | ac_err_mask |= AC_ERR_HSM; | |
726 | if (port_status & (PDC2_ATA_HBA_ERR | PDC2_ATA_DMA_CNT_ERR)) | |
727 | ac_err_mask |= AC_ERR_ATA_BUS; | |
728 | if (port_status & (PDC_PH_ERR | PDC_SH_ERR | PDC_DH_ERR | PDC2_HTO_ERR | |
729 | | PDC_PCI_SYS_ERR | PDC1_PCI_PARITY_ERR)) | |
730 | ac_err_mask |= AC_ERR_HOST_BUS; | |
731 | ||
936fd732 | 732 | if (sata_scr_valid(&ap->link)) { |
da3dbb17 TH |
733 | u32 serror; |
734 | ||
735 | pdc_sata_scr_read(ap, SCR_ERROR, &serror); | |
736 | ehi->serror |= serror; | |
737 | } | |
ce2d3abc | 738 | |
176efb05 | 739 | qc->err_mask |= ac_err_mask; |
ce2d3abc MP |
740 | |
741 | pdc_reset_port(ap); | |
8ffcfd9d MP |
742 | |
743 | ata_port_abort(ap); | |
176efb05 MP |
744 | } |
745 | ||
d0e58031 MP |
746 | static inline unsigned int pdc_host_intr(struct ata_port *ap, |
747 | struct ata_queued_cmd *qc) | |
1da177e4 | 748 | { |
a22e2eb0 | 749 | unsigned int handled = 0; |
176efb05 | 750 | void __iomem *port_mmio = ap->ioaddr.cmd_addr; |
176efb05 MP |
751 | u32 port_status, err_mask; |
752 | ||
753 | err_mask = PDC_ERR_MASK; | |
eca25dca | 754 | if (ap->flags & PDC_FLAG_GEN_II) |
176efb05 MP |
755 | err_mask &= ~PDC1_ERR_MASK; |
756 | else | |
757 | err_mask &= ~PDC2_ERR_MASK; | |
758 | port_status = readl(port_mmio + PDC_GLOBAL_CTL); | |
759 | if (unlikely(port_status & err_mask)) { | |
760 | pdc_error_intr(ap, qc, port_status, err_mask); | |
761 | return 1; | |
1da177e4 LT |
762 | } |
763 | ||
764 | switch (qc->tf.protocol) { | |
765 | case ATA_PROT_DMA: | |
766 | case ATA_PROT_NODATA: | |
0dc36888 TH |
767 | case ATAPI_PROT_DMA: |
768 | case ATAPI_PROT_NODATA: | |
a22e2eb0 AL |
769 | qc->err_mask |= ac_err_mask(ata_wait_idle(ap)); |
770 | ata_qc_complete(qc); | |
1da177e4 LT |
771 | handled = 1; |
772 | break; | |
773 | ||
d0e58031 | 774 | default: |
ee500aab AL |
775 | ap->stats.idle_irq++; |
776 | break; | |
d0e58031 | 777 | } |
1da177e4 | 778 | |
ee500aab | 779 | return handled; |
1da177e4 LT |
780 | } |
781 | ||
782 | static void pdc_irq_clear(struct ata_port *ap) | |
783 | { | |
cca3974e | 784 | struct ata_host *host = ap->host; |
0d5ff566 | 785 | void __iomem *mmio = host->iomap[PDC_MMIO_BAR]; |
1da177e4 LT |
786 | |
787 | readl(mmio + PDC_INT_SEQMASK); | |
788 | } | |
789 | ||
5796d1c4 | 790 | static irqreturn_t pdc_interrupt(int irq, void *dev_instance) |
1da177e4 | 791 | { |
cca3974e | 792 | struct ata_host *host = dev_instance; |
1da177e4 LT |
793 | struct ata_port *ap; |
794 | u32 mask = 0; | |
795 | unsigned int i, tmp; | |
796 | unsigned int handled = 0; | |
ea6ba10b | 797 | void __iomem *mmio_base; |
a77720ad MP |
798 | unsigned int hotplug_offset, ata_no; |
799 | u32 hotplug_status; | |
800 | int is_sataii_tx4; | |
1da177e4 LT |
801 | |
802 | VPRINTK("ENTER\n"); | |
803 | ||
0d5ff566 | 804 | if (!host || !host->iomap[PDC_MMIO_BAR]) { |
1da177e4 LT |
805 | VPRINTK("QUICK EXIT\n"); |
806 | return IRQ_NONE; | |
807 | } | |
808 | ||
0d5ff566 | 809 | mmio_base = host->iomap[PDC_MMIO_BAR]; |
1da177e4 | 810 | |
c07a9c49 MP |
811 | spin_lock(&host->lock); |
812 | ||
a77720ad MP |
813 | /* read and clear hotplug flags for all ports */ |
814 | if (host->ports[0]->flags & PDC_FLAG_GEN_II) | |
815 | hotplug_offset = PDC2_SATA_PLUG_CSR; | |
816 | else | |
817 | hotplug_offset = PDC_SATA_PLUG_CSR; | |
818 | hotplug_status = readl(mmio_base + hotplug_offset); | |
819 | if (hotplug_status & 0xff) | |
820 | writel(hotplug_status | 0xff, mmio_base + hotplug_offset); | |
821 | hotplug_status &= 0xff; /* clear uninteresting bits */ | |
822 | ||
1da177e4 LT |
823 | /* reading should also clear interrupts */ |
824 | mask = readl(mmio_base + PDC_INT_SEQMASK); | |
825 | ||
a77720ad | 826 | if (mask == 0xffffffff && hotplug_status == 0) { |
1da177e4 | 827 | VPRINTK("QUICK EXIT 2\n"); |
c07a9c49 | 828 | goto done_irq; |
1da177e4 | 829 | } |
6340f019 | 830 | |
1da177e4 | 831 | mask &= 0xffff; /* only 16 tags possible */ |
a77720ad | 832 | if (mask == 0 && hotplug_status == 0) { |
1da177e4 | 833 | VPRINTK("QUICK EXIT 3\n"); |
6340f019 | 834 | goto done_irq; |
1da177e4 LT |
835 | } |
836 | ||
1da177e4 LT |
837 | writel(mask, mmio_base + PDC_INT_SEQMASK); |
838 | ||
a77720ad MP |
839 | is_sataii_tx4 = pdc_is_sataii_tx4(host->ports[0]->flags); |
840 | ||
cca3974e | 841 | for (i = 0; i < host->n_ports; i++) { |
1da177e4 | 842 | VPRINTK("port %u\n", i); |
cca3974e | 843 | ap = host->ports[i]; |
a77720ad MP |
844 | |
845 | /* check for a plug or unplug event */ | |
846 | ata_no = pdc_port_no_to_ata_no(i, is_sataii_tx4); | |
847 | tmp = hotplug_status & (0x11 << ata_no); | |
848 | if (tmp && ap && | |
849 | !(ap->flags & ATA_FLAG_DISABLED)) { | |
9af5c9c9 | 850 | struct ata_eh_info *ehi = &ap->link.eh_info; |
a77720ad MP |
851 | ata_ehi_clear_desc(ehi); |
852 | ata_ehi_hotplugged(ehi); | |
853 | ata_ehi_push_desc(ehi, "hotplug_status %#x", tmp); | |
854 | ata_port_freeze(ap); | |
855 | ++handled; | |
856 | continue; | |
857 | } | |
858 | ||
859 | /* check for a packet interrupt */ | |
1da177e4 | 860 | tmp = mask & (1 << (i + 1)); |
c1389503 | 861 | if (tmp && ap && |
029f5468 | 862 | !(ap->flags & ATA_FLAG_DISABLED)) { |
1da177e4 LT |
863 | struct ata_queued_cmd *qc; |
864 | ||
9af5c9c9 | 865 | qc = ata_qc_from_tag(ap, ap->link.active_tag); |
e50362ec | 866 | if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) |
1da177e4 LT |
867 | handled += pdc_host_intr(ap, qc); |
868 | } | |
869 | } | |
870 | ||
1da177e4 LT |
871 | VPRINTK("EXIT\n"); |
872 | ||
6340f019 | 873 | done_irq: |
cca3974e | 874 | spin_unlock(&host->lock); |
1da177e4 LT |
875 | return IRQ_RETVAL(handled); |
876 | } | |
877 | ||
878 | static inline void pdc_packet_start(struct ata_queued_cmd *qc) | |
879 | { | |
880 | struct ata_port *ap = qc->ap; | |
881 | struct pdc_port_priv *pp = ap->private_data; | |
0d5ff566 | 882 | void __iomem *mmio = ap->host->iomap[PDC_MMIO_BAR]; |
1da177e4 LT |
883 | unsigned int port_no = ap->port_no; |
884 | u8 seq = (u8) (port_no + 1); | |
885 | ||
886 | VPRINTK("ENTER, ap %p\n", ap); | |
887 | ||
0d5ff566 TH |
888 | writel(0x00000001, mmio + (seq * 4)); |
889 | readl(mmio + (seq * 4)); /* flush */ | |
1da177e4 LT |
890 | |
891 | pp->pkt[2] = seq; | |
892 | wmb(); /* flush PRD, pkt writes */ | |
0d5ff566 TH |
893 | writel(pp->pkt_dma, ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); |
894 | readl(ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); /* flush */ | |
1da177e4 LT |
895 | } |
896 | ||
9363c382 | 897 | static unsigned int pdc_qc_issue(struct ata_queued_cmd *qc) |
1da177e4 LT |
898 | { |
899 | switch (qc->tf.protocol) { | |
0dc36888 | 900 | case ATAPI_PROT_NODATA: |
fba6edbd MP |
901 | if (qc->dev->flags & ATA_DFLAG_CDB_INTR) |
902 | break; | |
903 | /*FALLTHROUGH*/ | |
51b94d2a TH |
904 | case ATA_PROT_NODATA: |
905 | if (qc->tf.flags & ATA_TFLAG_POLLING) | |
906 | break; | |
907 | /*FALLTHROUGH*/ | |
0dc36888 | 908 | case ATAPI_PROT_DMA: |
1da177e4 | 909 | case ATA_PROT_DMA: |
1da177e4 LT |
910 | pdc_packet_start(qc); |
911 | return 0; | |
912 | ||
1da177e4 LT |
913 | default: |
914 | break; | |
915 | } | |
916 | ||
9363c382 | 917 | return ata_sff_qc_issue(qc); |
1da177e4 LT |
918 | } |
919 | ||
057ace5e | 920 | static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf) |
1da177e4 | 921 | { |
0dc36888 | 922 | WARN_ON(tf->protocol == ATA_PROT_DMA || tf->protocol == ATAPI_PROT_DMA); |
9363c382 | 923 | ata_sff_tf_load(ap, tf); |
1da177e4 LT |
924 | } |
925 | ||
5796d1c4 JG |
926 | static void pdc_exec_command_mmio(struct ata_port *ap, |
927 | const struct ata_taskfile *tf) | |
1da177e4 | 928 | { |
0dc36888 | 929 | WARN_ON(tf->protocol == ATA_PROT_DMA || tf->protocol == ATAPI_PROT_DMA); |
9363c382 | 930 | ata_sff_exec_command(ap, tf); |
1da177e4 LT |
931 | } |
932 | ||
95006188 MP |
933 | static int pdc_check_atapi_dma(struct ata_queued_cmd *qc) |
934 | { | |
935 | u8 *scsicmd = qc->scsicmd->cmnd; | |
936 | int pio = 1; /* atapi dma off by default */ | |
937 | ||
938 | /* Whitelist commands that may use DMA. */ | |
939 | switch (scsicmd[0]) { | |
940 | case WRITE_12: | |
941 | case WRITE_10: | |
942 | case WRITE_6: | |
943 | case READ_12: | |
944 | case READ_10: | |
945 | case READ_6: | |
946 | case 0xad: /* READ_DVD_STRUCTURE */ | |
947 | case 0xbe: /* READ_CD */ | |
948 | pio = 0; | |
949 | } | |
950 | /* -45150 (FFFF4FA2) to -1 (FFFFFFFF) shall use PIO mode */ | |
951 | if (scsicmd[0] == WRITE_10) { | |
5796d1c4 JG |
952 | unsigned int lba = |
953 | (scsicmd[2] << 24) | | |
954 | (scsicmd[3] << 16) | | |
955 | (scsicmd[4] << 8) | | |
956 | scsicmd[5]; | |
95006188 MP |
957 | if (lba >= 0xFFFF4FA2) |
958 | pio = 1; | |
959 | } | |
960 | return pio; | |
961 | } | |
962 | ||
724114a5 | 963 | static int pdc_old_sata_check_atapi_dma(struct ata_queued_cmd *qc) |
95006188 | 964 | { |
95006188 | 965 | /* First generation chips cannot use ATAPI DMA on SATA ports */ |
724114a5 | 966 | return 1; |
95006188 | 967 | } |
1da177e4 | 968 | |
eca25dca TH |
969 | static void pdc_ata_setup_port(struct ata_port *ap, |
970 | void __iomem *base, void __iomem *scr_addr) | |
1da177e4 | 971 | { |
eca25dca TH |
972 | ap->ioaddr.cmd_addr = base; |
973 | ap->ioaddr.data_addr = base; | |
974 | ap->ioaddr.feature_addr = | |
975 | ap->ioaddr.error_addr = base + 0x4; | |
976 | ap->ioaddr.nsect_addr = base + 0x8; | |
977 | ap->ioaddr.lbal_addr = base + 0xc; | |
978 | ap->ioaddr.lbam_addr = base + 0x10; | |
979 | ap->ioaddr.lbah_addr = base + 0x14; | |
980 | ap->ioaddr.device_addr = base + 0x18; | |
981 | ap->ioaddr.command_addr = | |
982 | ap->ioaddr.status_addr = base + 0x1c; | |
983 | ap->ioaddr.altstatus_addr = | |
984 | ap->ioaddr.ctl_addr = base + 0x38; | |
985 | ap->ioaddr.scr_addr = scr_addr; | |
1da177e4 LT |
986 | } |
987 | ||
eca25dca | 988 | static void pdc_host_init(struct ata_host *host) |
1da177e4 | 989 | { |
eca25dca TH |
990 | void __iomem *mmio = host->iomap[PDC_MMIO_BAR]; |
991 | int is_gen2 = host->ports[0]->flags & PDC_FLAG_GEN_II; | |
d324d462 | 992 | int hotplug_offset; |
1da177e4 LT |
993 | u32 tmp; |
994 | ||
eca25dca | 995 | if (is_gen2) |
d324d462 MP |
996 | hotplug_offset = PDC2_SATA_PLUG_CSR; |
997 | else | |
998 | hotplug_offset = PDC_SATA_PLUG_CSR; | |
999 | ||
1da177e4 LT |
1000 | /* |
1001 | * Except for the hotplug stuff, this is voodoo from the | |
1002 | * Promise driver. Label this entire section | |
1003 | * "TODO: figure out why we do this" | |
1004 | */ | |
1005 | ||
b2d1eee1 | 1006 | /* enable BMR_BURST, maybe change FIFO_SHD to 8 dwords */ |
1da177e4 | 1007 | tmp = readl(mmio + PDC_FLASH_CTL); |
b2d1eee1 | 1008 | tmp |= 0x02000; /* bit 13 (enable bmr burst) */ |
eca25dca | 1009 | if (!is_gen2) |
b2d1eee1 | 1010 | tmp |= 0x10000; /* bit 16 (fifo threshold at 8 dw) */ |
1da177e4 LT |
1011 | writel(tmp, mmio + PDC_FLASH_CTL); |
1012 | ||
1013 | /* clear plug/unplug flags for all ports */ | |
6340f019 LK |
1014 | tmp = readl(mmio + hotplug_offset); |
1015 | writel(tmp | 0xff, mmio + hotplug_offset); | |
1da177e4 | 1016 | |
a77720ad | 1017 | /* unmask plug/unplug ints */ |
6340f019 | 1018 | tmp = readl(mmio + hotplug_offset); |
a77720ad | 1019 | writel(tmp & ~0xff0000, mmio + hotplug_offset); |
1da177e4 | 1020 | |
b2d1eee1 | 1021 | /* don't initialise TBG or SLEW on 2nd generation chips */ |
eca25dca | 1022 | if (is_gen2) |
b2d1eee1 MP |
1023 | return; |
1024 | ||
1da177e4 LT |
1025 | /* reduce TBG clock to 133 Mhz. */ |
1026 | tmp = readl(mmio + PDC_TBG_MODE); | |
1027 | tmp &= ~0x30000; /* clear bit 17, 16*/ | |
1028 | tmp |= 0x10000; /* set bit 17:16 = 0:1 */ | |
1029 | writel(tmp, mmio + PDC_TBG_MODE); | |
1030 | ||
1031 | readl(mmio + PDC_TBG_MODE); /* flush */ | |
1032 | msleep(10); | |
1033 | ||
1034 | /* adjust slew rate control register. */ | |
1035 | tmp = readl(mmio + PDC_SLEW_CTL); | |
1036 | tmp &= 0xFFFFF03F; /* clear bit 11 ~ 6 */ | |
1037 | tmp |= 0x00000900; /* set bit 11-9 = 100b , bit 8-6 = 100 */ | |
1038 | writel(tmp, mmio + PDC_SLEW_CTL); | |
1039 | } | |
1040 | ||
5796d1c4 JG |
1041 | static int pdc_ata_init_one(struct pci_dev *pdev, |
1042 | const struct pci_device_id *ent) | |
1da177e4 LT |
1043 | { |
1044 | static int printed_version; | |
eca25dca TH |
1045 | const struct ata_port_info *pi = &pdc_port_info[ent->driver_data]; |
1046 | const struct ata_port_info *ppi[PDC_MAX_PORTS]; | |
1047 | struct ata_host *host; | |
0d5ff566 | 1048 | void __iomem *base; |
eca25dca | 1049 | int n_ports, i, rc; |
5ac2fe57 | 1050 | int is_sataii_tx4; |
1da177e4 LT |
1051 | |
1052 | if (!printed_version++) | |
a9524a76 | 1053 | dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n"); |
1da177e4 | 1054 | |
eca25dca | 1055 | /* enable and acquire resources */ |
24dc5f33 | 1056 | rc = pcim_enable_device(pdev); |
1da177e4 LT |
1057 | if (rc) |
1058 | return rc; | |
1059 | ||
0d5ff566 TH |
1060 | rc = pcim_iomap_regions(pdev, 1 << PDC_MMIO_BAR, DRV_NAME); |
1061 | if (rc == -EBUSY) | |
24dc5f33 | 1062 | pcim_pin_device(pdev); |
0d5ff566 | 1063 | if (rc) |
24dc5f33 | 1064 | return rc; |
eca25dca | 1065 | base = pcim_iomap_table(pdev)[PDC_MMIO_BAR]; |
1da177e4 | 1066 | |
eca25dca TH |
1067 | /* determine port configuration and setup host */ |
1068 | n_ports = 2; | |
1069 | if (pi->flags & PDC_FLAG_4_PORTS) | |
1070 | n_ports = 4; | |
1071 | for (i = 0; i < n_ports; i++) | |
1072 | ppi[i] = pi; | |
1da177e4 | 1073 | |
eca25dca TH |
1074 | if (pi->flags & PDC_FLAG_SATA_PATA) { |
1075 | u8 tmp = readb(base + PDC_FLASH_CTL+1); | |
d0e58031 | 1076 | if (!(tmp & 0x80)) |
eca25dca | 1077 | ppi[n_ports++] = pi + 1; |
eca25dca | 1078 | } |
1da177e4 | 1079 | |
eca25dca TH |
1080 | host = ata_host_alloc_pinfo(&pdev->dev, ppi, n_ports); |
1081 | if (!host) { | |
1082 | dev_printk(KERN_ERR, &pdev->dev, "failed to allocate host\n"); | |
24dc5f33 | 1083 | return -ENOMEM; |
1da177e4 | 1084 | } |
eca25dca | 1085 | host->iomap = pcim_iomap_table(pdev); |
1da177e4 | 1086 | |
d0e58031 | 1087 | is_sataii_tx4 = pdc_is_sataii_tx4(pi->flags); |
5ac2fe57 | 1088 | for (i = 0; i < host->n_ports; i++) { |
cbcdd875 | 1089 | struct ata_port *ap = host->ports[i]; |
d0e58031 | 1090 | unsigned int ata_no = pdc_port_no_to_ata_no(i, is_sataii_tx4); |
cbcdd875 TH |
1091 | unsigned int port_offset = 0x200 + ata_no * 0x80; |
1092 | unsigned int scr_offset = 0x400 + ata_no * 0x100; | |
1093 | ||
1094 | pdc_ata_setup_port(ap, base + port_offset, base + scr_offset); | |
1095 | ||
1096 | ata_port_pbar_desc(ap, PDC_MMIO_BAR, -1, "mmio"); | |
1097 | ata_port_pbar_desc(ap, PDC_MMIO_BAR, port_offset, "port"); | |
5ac2fe57 | 1098 | } |
1da177e4 LT |
1099 | |
1100 | /* initialize adapter */ | |
eca25dca | 1101 | pdc_host_init(host); |
1da177e4 | 1102 | |
eca25dca TH |
1103 | rc = pci_set_dma_mask(pdev, ATA_DMA_MASK); |
1104 | if (rc) | |
1105 | return rc; | |
1106 | rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK); | |
1107 | if (rc) | |
1108 | return rc; | |
1da177e4 | 1109 | |
eca25dca TH |
1110 | /* start host, request IRQ and attach */ |
1111 | pci_set_master(pdev); | |
1112 | return ata_host_activate(host, pdev->irq, pdc_interrupt, IRQF_SHARED, | |
1113 | &pdc_ata_sht); | |
1da177e4 LT |
1114 | } |
1115 | ||
1da177e4 LT |
1116 | static int __init pdc_ata_init(void) |
1117 | { | |
b7887196 | 1118 | return pci_register_driver(&pdc_ata_pci_driver); |
1da177e4 LT |
1119 | } |
1120 | ||
1da177e4 LT |
1121 | static void __exit pdc_ata_exit(void) |
1122 | { | |
1123 | pci_unregister_driver(&pdc_ata_pci_driver); | |
1124 | } | |
1125 | ||
1da177e4 | 1126 | MODULE_AUTHOR("Jeff Garzik"); |
f497ba73 | 1127 | MODULE_DESCRIPTION("Promise ATA TX2/TX4/TX4000 low-level driver"); |
1da177e4 LT |
1128 | MODULE_LICENSE("GPL"); |
1129 | MODULE_DEVICE_TABLE(pci, pdc_ata_pci_tbl); | |
1130 | MODULE_VERSION(DRV_VERSION); | |
1131 | ||
1132 | module_init(pdc_ata_init); | |
1133 | module_exit(pdc_ata_exit); |