projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
TTY: move allocations to tty_alloc_driver
[deliverable/linux.git] / drivers / ata / sata_sil24.c
CommitLineData
edb33667
TH		 1/*
2 * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers
3 *
4 * Copyright 2005 Tejun Heo
5 *
6 * Based on preview driver from Silicon Image.
7 *
edb33667
TH		 8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2, or (at your option) any
11 * later version.
12 *
13 * This program is distributed in the hope that it will be useful, but
14 * WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * General Public License for more details.
17 *
18 */
19
20#include <linux/kernel.h>
21#include <linux/module.h>
5a0e3ad6 22#include <linux/gfp.h>
edb33667
TH		 23#include <linux/pci.h>
24#include <linux/blkdev.h>
25#include <linux/delay.h>
26#include <linux/interrupt.h>
27#include <linux/dma-mapping.h>
a9524a76 28#include <linux/device.h>
edb33667 29#include <scsi/scsi_host.h>
193515d5 30#include <scsi/scsi_cmnd.h>
edb33667 31#include <linux/libata.h>
edb33667
TH		 32
33#define DRV_NAME "sata_sil24"
3454dc69 34#define DRV_VERSION "1.1"
edb33667 35
edb33667
TH		 36/*
37 * Port request block (PRB) 32 bytes
38 */
39struct sil24_prb {
b4772574
AD		 40 __le16 ctrl;
41 __le16 prot;
42 __le32 rx_cnt;
edb33667
TH		 43 u8 fis[6 * 4];
44};
45
46/*
47 * Scatter gather entry (SGE) 16 bytes
48 */
49struct sil24_sge {
b4772574
AD		 50 __le64 addr;
51 __le32 cnt;
52 __le32 flags;
edb33667
TH		 53};
54
edb33667
TH		 55
56enum {
0d5ff566
TH		 57 SIL24_HOST_BAR = 0,
58 SIL24_PORT_BAR = 2,
59
93e2618e
TH		 60 /* sil24 fetches in chunks of 64bytes. The first block
61 * contains the PRB and two SGEs. From the second block, it's
62 * consisted of four SGEs and called SGT. Calculate the
63 * number of SGTs that fit into one page.
64 */
65 SIL24_PRB_SZ = sizeof(struct sil24_prb)
66 + 2 * sizeof(struct sil24_sge),
67 SIL24_MAX_SGT = (PAGE_SIZE - SIL24_PRB_SZ)
68 / (4 * sizeof(struct sil24_sge)),
69
70 /* This will give us one unused SGEs for ATA. This extra SGE
71 * will be used to store CDB for ATAPI devices.
72 */
73 SIL24_MAX_SGE = 4 * SIL24_MAX_SGT + 1,
74
edb33667
TH		 75 /*
76 * Global controller registers (128 bytes @ BAR0)
77 */
78 /* 32 bit regs */
79 HOST_SLOT_STAT = 0x00, /* 32 bit slot stat * 4 */
80 HOST_CTRL = 0x40,
81 HOST_IRQ_STAT = 0x44,
82 HOST_PHY_CFG = 0x48,
83 HOST_BIST_CTRL = 0x50,
84 HOST_BIST_PTRN = 0x54,
85 HOST_BIST_STAT = 0x58,
86 HOST_MEM_BIST_STAT = 0x5c,
87 HOST_FLASH_CMD = 0x70,
88 /* 8 bit regs */
89 HOST_FLASH_DATA = 0x74,
90 HOST_TRANSITION_DETECT = 0x75,
91 HOST_GPIO_CTRL = 0x76,
92 HOST_I2C_ADDR = 0x78, /* 32 bit */
93 HOST_I2C_DATA = 0x7c,
94 HOST_I2C_XFER_CNT = 0x7e,
95 HOST_I2C_CTRL = 0x7f,
96
97 /* HOST_SLOT_STAT bits */
98 HOST_SSTAT_ATTN = (1 << 31),
99
7dafc3fd
TH		 100 /* HOST_CTRL bits */
101 HOST_CTRL_M66EN = (1 << 16), /* M66EN PCI bus signal */
102 HOST_CTRL_TRDY = (1 << 17), /* latched PCI TRDY */
103 HOST_CTRL_STOP = (1 << 18), /* latched PCI STOP */
104 HOST_CTRL_DEVSEL = (1 << 19), /* latched PCI DEVSEL */
105 HOST_CTRL_REQ64 = (1 << 20), /* latched PCI REQ64 */
d2298dca 106 HOST_CTRL_GLOBAL_RST = (1 << 31), /* global reset */
7dafc3fd 107
edb33667
TH		 108 /*
109 * Port registers
110 * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2)
111 */
112 PORT_REGS_SIZE = 0x2000,
135da345 113
28c8f3b4 114 PORT_LRAM = 0x0000, /* 31 LRAM slots and PMP regs */
135da345 115 PORT_LRAM_SLOT_SZ = 0x0080, /* 32 bytes PRB + 2 SGE, ACT... */
edb33667 116
28c8f3b4 117 PORT_PMP = 0x0f80, /* 8 bytes PMP * 16 (128 bytes) */
c0c55908
TH		 118 PORT_PMP_STATUS = 0x0000, /* port device status offset */
119 PORT_PMP_QACTIVE = 0x0004, /* port device QActive offset */
120 PORT_PMP_SIZE = 0x0008, /* 8 bytes per PMP */
121
edb33667 122 /* 32 bit regs */
83bbecc9
TH		 123 PORT_CTRL_STAT = 0x1000, /* write: ctrl-set, read: stat */
124 PORT_CTRL_CLR = 0x1004, /* write: ctrl-clear */
125 PORT_IRQ_STAT = 0x1008, /* high: status, low: interrupt */
126 PORT_IRQ_ENABLE_SET = 0x1010, /* write: enable-set */
127 PORT_IRQ_ENABLE_CLR = 0x1014, /* write: enable-clear */
edb33667 128 PORT_ACTIVATE_UPPER_ADDR= 0x101c,
83bbecc9
TH		 129 PORT_EXEC_FIFO = 0x1020, /* command execution fifo */
130 PORT_CMD_ERR = 0x1024, /* command error number */
edb33667
TH		 131 PORT_FIS_CFG = 0x1028,
132 PORT_FIFO_THRES = 0x102c,
133 /* 16 bit regs */
134 PORT_DECODE_ERR_CNT = 0x1040,
135 PORT_DECODE_ERR_THRESH = 0x1042,
136 PORT_CRC_ERR_CNT = 0x1044,
137 PORT_CRC_ERR_THRESH = 0x1046,
138 PORT_HSHK_ERR_CNT = 0x1048,
139 PORT_HSHK_ERR_THRESH = 0x104a,
140 /* 32 bit regs */
141 PORT_PHY_CFG = 0x1050,
142 PORT_SLOT_STAT = 0x1800,
143 PORT_CMD_ACTIVATE = 0x1c00, /* 64 bit cmd activate * 31 (248 bytes) */
c0c55908 144 PORT_CONTEXT = 0x1e04,
edb33667
TH		 145 PORT_EXEC_DIAG = 0x1e00, /* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */
146 PORT_PSD_DIAG = 0x1e40, /* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */
147 PORT_SCONTROL = 0x1f00,
148 PORT_SSTATUS = 0x1f04,
149 PORT_SERROR = 0x1f08,
150 PORT_SACTIVE = 0x1f0c,
151
152 /* PORT_CTRL_STAT bits */
153 PORT_CS_PORT_RST = (1 << 0), /* port reset */
154 PORT_CS_DEV_RST = (1 << 1), /* device reset */
155 PORT_CS_INIT = (1 << 2), /* port initialize */
156 PORT_CS_IRQ_WOC = (1 << 3), /* interrupt write one to clear */
d10cb35a 157 PORT_CS_CDB16 = (1 << 5), /* 0=12b cdb, 1=16b cdb */
28c8f3b4 158 PORT_CS_PMP_RESUME = (1 << 6), /* PMP resume */
e382eb1d 159 PORT_CS_32BIT_ACTV = (1 << 10), /* 32-bit activation */
28c8f3b4 160 PORT_CS_PMP_EN = (1 << 13), /* port multiplier enable */
e382eb1d 161 PORT_CS_RDY = (1 << 31), /* port ready to accept commands */
edb33667
TH		 162
163 /* PORT_IRQ_STAT/ENABLE_SET/CLR */
164 /* bits[11:0] are masked */
165 PORT_IRQ_COMPLETE = (1 << 0), /* command(s) completed */
166 PORT_IRQ_ERROR = (1 << 1), /* command execution error */
167 PORT_IRQ_PORTRDY_CHG = (1 << 2), /* port ready change */
168 PORT_IRQ_PWR_CHG = (1 << 3), /* power management change */
169 PORT_IRQ_PHYRDY_CHG = (1 << 4), /* PHY ready change */
170 PORT_IRQ_COMWAKE = (1 << 5), /* COMWAKE received */
7dafc3fd
TH		 171 PORT_IRQ_UNK_FIS = (1 << 6), /* unknown FIS received */
172 PORT_IRQ_DEV_XCHG = (1 << 7), /* device exchanged */
173 PORT_IRQ_8B10B = (1 << 8), /* 8b/10b decode error threshold */
174 PORT_IRQ_CRC = (1 << 9), /* CRC error threshold */
175 PORT_IRQ_HANDSHAKE = (1 << 10), /* handshake error threshold */
3b9f1d0f 176 PORT_IRQ_SDB_NOTIFY = (1 << 11), /* SDB notify received */
edb33667 177
88ce7550 178 DEF_PORT_IRQ = PORT_IRQ_COMPLETE | PORT_IRQ_ERROR |
0542925b 179 PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG |
854c73a2 180 PORT_IRQ_UNK_FIS | PORT_IRQ_SDB_NOTIFY,
88ce7550 181
edb33667
TH		 182 /* bits[27:16] are unmasked (raw) */
183 PORT_IRQ_RAW_SHIFT = 16,
184 PORT_IRQ_MASKED_MASK = 0x7ff,
185 PORT_IRQ_RAW_MASK = (0x7ff << PORT_IRQ_RAW_SHIFT),
186
187 /* ENABLE_SET/CLR specific, intr steering - 2 bit field */
188 PORT_IRQ_STEER_SHIFT = 30,
189 PORT_IRQ_STEER_MASK = (3 << PORT_IRQ_STEER_SHIFT),
190
191 /* PORT_CMD_ERR constants */
192 PORT_CERR_DEV = 1, /* Error bit in D2H Register FIS */
193 PORT_CERR_SDB = 2, /* Error bit in SDB FIS */
194 PORT_CERR_DATA = 3, /* Error in data FIS not detected by dev */
195 PORT_CERR_SEND = 4, /* Initial cmd FIS transmission failure */
196 PORT_CERR_INCONSISTENT = 5, /* Protocol mismatch */
197 PORT_CERR_DIRECTION = 6, /* Data direction mismatch */
198 PORT_CERR_UNDERRUN = 7, /* Ran out of SGEs while writing */
199 PORT_CERR_OVERRUN = 8, /* Ran out of SGEs while reading */
200 PORT_CERR_PKT_PROT = 11, /* DIR invalid in 1st PIO setup of ATAPI */
201 PORT_CERR_SGT_BOUNDARY = 16, /* PLD ecode 00 - SGT not on qword boundary */
202 PORT_CERR_SGT_TGTABRT = 17, /* PLD ecode 01 - target abort */
203 PORT_CERR_SGT_MSTABRT = 18, /* PLD ecode 10 - master abort */
204 PORT_CERR_SGT_PCIPERR = 19, /* PLD ecode 11 - PCI parity err while fetching SGT */
205 PORT_CERR_CMD_BOUNDARY = 24, /* ctrl[15:13] 001 - PRB not on qword boundary */
206 PORT_CERR_CMD_TGTABRT = 25, /* ctrl[15:13] 010 - target abort */
207 PORT_CERR_CMD_MSTABRT = 26, /* ctrl[15:13] 100 - master abort */
208 PORT_CERR_CMD_PCIPERR = 27, /* ctrl[15:13] 110 - PCI parity err while fetching PRB */
209 PORT_CERR_XFR_UNDEF = 32, /* PSD ecode 00 - undefined */
210 PORT_CERR_XFR_TGTABRT = 33, /* PSD ecode 01 - target abort */
64008802 211 PORT_CERR_XFR_MSTABRT = 34, /* PSD ecode 10 - master abort */
edb33667 212 PORT_CERR_XFR_PCIPERR = 35, /* PSD ecode 11 - PCI prity err during transfer */
83bbecc9 213 PORT_CERR_SENDSERVICE = 36, /* FIS received while sending service */
edb33667 214
d10cb35a
TH		 215 /* bits of PRB control field */
216 PRB_CTRL_PROTOCOL = (1 << 0), /* override def. ATA protocol */
217 PRB_CTRL_PACKET_READ = (1 << 4), /* PACKET cmd read */
218 PRB_CTRL_PACKET_WRITE = (1 << 5), /* PACKET cmd write */
219 PRB_CTRL_NIEN = (1 << 6), /* Mask completion irq */
220 PRB_CTRL_SRST = (1 << 7), /* Soft reset request (ign BSY?) */
221
222 /* PRB protocol field */
223 PRB_PROT_PACKET = (1 << 0),
224 PRB_PROT_TCQ = (1 << 1),
225 PRB_PROT_NCQ = (1 << 2),
226 PRB_PROT_READ = (1 << 3),
227 PRB_PROT_WRITE = (1 << 4),
228 PRB_PROT_TRANSPARENT = (1 << 5),
229
edb33667
TH		 230 /*
231 * Other constants
232 */
233 SGE_TRM = (1 << 31), /* Last SGE in chain */
d10cb35a
TH		 234 SGE_LNK = (1 << 30), /* linked list
235 Points to SGT, not SGE */
236 SGE_DRD = (1 << 29), /* discard data read (/dev/null)
237 data address ignored */
edb33667 238
aee10a03
TH		 239 SIL24_MAX_CMDS = 31,
240
edb33667
TH		 241 /* board id */
242 BID_SIL3124 = 0,
243 BID_SIL3132 = 1,
042c21fd 244 BID_SIL3131 = 2,
edb33667 245
9466d85b 246 /* host flags */
9cbe056f
SS		 247 SIL24_COMMON_FLAGS = ATA_FLAG_SATA | ATA_FLAG_PIO_DMA |
248 ATA_FLAG_NCQ | ATA_FLAG_ACPI_SATA |
249 ATA_FLAG_AN | ATA_FLAG_PMP,
37024e8e 250 SIL24_FLAG_PCIX_IRQ_WOC = (1 << 24), /* IRQ loss errata on PCI-X */
9466d85b 251
edb33667
TH		 252 IRQ_STAT_4PORTS = 0xf,
253};
254
69ad185f 255struct sil24_ata_block {
edb33667 256 struct sil24_prb prb;
93e2618e 257 struct sil24_sge sge[SIL24_MAX_SGE];
edb33667
TH		 258};
259
69ad185f
TH		 260struct sil24_atapi_block {
261 struct sil24_prb prb;
262 u8 cdb[16];
93e2618e 263 struct sil24_sge sge[SIL24_MAX_SGE];
69ad185f
TH		 264};
265
266union sil24_cmd_block {
267 struct sil24_ata_block ata;
268 struct sil24_atapi_block atapi;
269};
270
fc8cc1d5 271static const struct sil24_cerr_info {
88ce7550
TH		 272 unsigned int err_mask, action;
273 const char *desc;
274} sil24_cerr_db[] = {
f90f0828 275 [0] = { AC_ERR_DEV, 0,
88ce7550 276 "device error" },
f90f0828 277 [PORT_CERR_DEV] = { AC_ERR_DEV, 0,
88ce7550 278 "device error via D2H FIS" },
f90f0828 279 [PORT_CERR_SDB] = { AC_ERR_DEV, 0,
88ce7550 280 "device error via SDB FIS" },
cf480626 281 [PORT_CERR_DATA] = { AC_ERR_ATA_BUS, ATA_EH_RESET,
88ce7550 282 "error in data FIS" },
cf480626 283 [PORT_CERR_SEND] = { AC_ERR_ATA_BUS, ATA_EH_RESET,
88ce7550 284 "failed to transmit command FIS" },
cf480626 285 [PORT_CERR_INCONSISTENT] = { AC_ERR_HSM, ATA_EH_RESET,
88ce7550 286 "protocol mismatch" },
cf480626 287 [PORT_CERR_DIRECTION] = { AC_ERR_HSM, ATA_EH_RESET,
88ce7550 288 "data directon mismatch" },
cf480626 289 [PORT_CERR_UNDERRUN] = { AC_ERR_HSM, ATA_EH_RESET,
88ce7550 290 "ran out of SGEs while writing" },
cf480626 291 [PORT_CERR_OVERRUN] = { AC_ERR_HSM, ATA_EH_RESET,
88ce7550 292 "ran out of SGEs while reading" },
cf480626 293 [PORT_CERR_PKT_PROT] = { AC_ERR_HSM, ATA_EH_RESET,
88ce7550 294 "invalid data directon for ATAPI CDB" },
cf480626 295 [PORT_CERR_SGT_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_RESET,
7293fa8f 296 "SGT not on qword boundary" },
cf480626 297 [PORT_CERR_SGT_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 298 "PCI target abort while fetching SGT" },
cf480626 299 [PORT_CERR_SGT_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 300 "PCI master abort while fetching SGT" },
cf480626 301 [PORT_CERR_SGT_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 302 "PCI parity error while fetching SGT" },
cf480626 303 [PORT_CERR_CMD_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_RESET,
88ce7550 304 "PRB not on qword boundary" },
cf480626 305 [PORT_CERR_CMD_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 306 "PCI target abort while fetching PRB" },
cf480626 307 [PORT_CERR_CMD_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 308 "PCI master abort while fetching PRB" },
cf480626 309 [PORT_CERR_CMD_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 310 "PCI parity error while fetching PRB" },
cf480626 311 [PORT_CERR_XFR_UNDEF] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 312 "undefined error while transferring data" },
cf480626 313 [PORT_CERR_XFR_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 314 "PCI target abort while transferring data" },
cf480626 315 [PORT_CERR_XFR_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 316 "PCI master abort while transferring data" },
cf480626 317 [PORT_CERR_XFR_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_RESET,
88ce7550 318 "PCI parity error while transferring data" },
cf480626 319 [PORT_CERR_SENDSERVICE] = { AC_ERR_HSM, ATA_EH_RESET,
88ce7550
TH		 320 "FIS received while sending service FIS" },
321};
322
edb33667
TH		 323/*
324 * ap->private_data
325 *
326 * The preview driver always returned 0 for status. We emulate it
327 * here from the previous interrupt.
328 */
329struct sil24_port_priv {
69ad185f 330 union sil24_cmd_block *cmd_block; /* 32 cmd blocks */
edb33667 331 dma_addr_t cmd_block_dma; /* DMA base addr for them */
23818034 332 int do_port_rst;
edb33667
TH		 333};
334
cd0d3bbc 335static void sil24_dev_config(struct ata_device *dev);
82ef04fb
TH		 336static int sil24_scr_read(struct ata_link *link, unsigned sc_reg, u32 *val);
337static int sil24_scr_write(struct ata_link *link, unsigned sc_reg, u32 val);
3454dc69 338static int sil24_qc_defer(struct ata_queued_cmd *qc);
edb33667 339static void sil24_qc_prep(struct ata_queued_cmd *qc);
9a3d9eb0 340static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc);
79f97dad 341static bool sil24_qc_fill_rtf(struct ata_queued_cmd *qc);
3454dc69
TH		 342static void sil24_pmp_attach(struct ata_port *ap);
343static void sil24_pmp_detach(struct ata_port *ap);
88ce7550
TH		 344static void sil24_freeze(struct ata_port *ap);
345static void sil24_thaw(struct ata_port *ap);
a1efdaba
TH		 346static int sil24_softreset(struct ata_link *link, unsigned int *class,
347 unsigned long deadline);
348static int sil24_hardreset(struct ata_link *link, unsigned int *class,
349 unsigned long deadline);
a1efdaba
TH		 350static int sil24_pmp_hardreset(struct ata_link *link, unsigned int *class,
351 unsigned long deadline);
88ce7550
TH		 352static void sil24_error_handler(struct ata_port *ap);
353static void sil24_post_internal_cmd(struct ata_queued_cmd *qc);
edb33667 354static int sil24_port_start(struct ata_port *ap);
edb33667 355static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
281d426c 356#ifdef CONFIG_PM
d2298dca 357static int sil24_pci_device_resume(struct pci_dev *pdev);
3454dc69 358static int sil24_port_resume(struct ata_port *ap);
281d426c 359#endif
edb33667 360
3b7d697d 361static const struct pci_device_id sil24_pci_tbl[] = {
54bb3a94
JG		 362 { PCI_VDEVICE(CMD, 0x3124), BID_SIL3124 },
363 { PCI_VDEVICE(INTEL, 0x3124), BID_SIL3124 },
364 { PCI_VDEVICE(CMD, 0x3132), BID_SIL3132 },
722d67b6 365 { PCI_VDEVICE(CMD, 0x0242), BID_SIL3132 },
464b3286 366 { PCI_VDEVICE(CMD, 0x0244), BID_SIL3132 },
54bb3a94
JG		 367 { PCI_VDEVICE(CMD, 0x3131), BID_SIL3131 },
368 { PCI_VDEVICE(CMD, 0x3531), BID_SIL3131 },
369
1fcce839 370 { } /* terminate list */
edb33667
TH		 371};
372
373static struct pci_driver sil24_pci_driver = {
374 .name = DRV_NAME,
375 .id_table = sil24_pci_tbl,
376 .probe = sil24_init_one,
24dc5f33 377 .remove = ata_pci_remove_one,
281d426c 378#ifdef CONFIG_PM
d2298dca
TH		 379 .suspend = ata_pci_device_suspend,
380 .resume = sil24_pci_device_resume,
281d426c 381#endif
edb33667
TH		 382};
383
193515d5 384static struct scsi_host_template sil24_sht = {
68d1d07b 385 ATA_NCQ_SHT(DRV_NAME),
aee10a03 386 .can_queue = SIL24_MAX_CMDS,
93e2618e 387 .sg_tablesize = SIL24_MAX_SGE,
edb33667 388 .dma_boundary = ATA_DMA_BOUNDARY,
edb33667
TH		 389};
390
029cfd6b
TH		 391static struct ata_port_operations sil24_ops = {
392 .inherits = &sata_pmp_port_ops,
69ad185f 393
3454dc69 394 .qc_defer = sil24_qc_defer,
edb33667
TH		 395 .qc_prep = sil24_qc_prep,
396 .qc_issue = sil24_qc_issue,
79f97dad 397 .qc_fill_rtf = sil24_qc_fill_rtf,
edb33667 398
029cfd6b
TH		 399 .freeze = sil24_freeze,
400 .thaw = sil24_thaw,
a1efdaba
TH		 401 .softreset = sil24_softreset,
402 .hardreset = sil24_hardreset,
071f44b1 403 .pmp_softreset = sil24_softreset,
a1efdaba 404 .pmp_hardreset = sil24_pmp_hardreset,
029cfd6b
TH		 405 .error_handler = sil24_error_handler,
406 .post_internal_cmd = sil24_post_internal_cmd,
407 .dev_config = sil24_dev_config,
edb33667
TH		 408
409 .scr_read = sil24_scr_read,
410 .scr_write = sil24_scr_write,
3454dc69
TH		 411 .pmp_attach = sil24_pmp_attach,
412 .pmp_detach = sil24_pmp_detach,
3454dc69 413
edb33667 414 .port_start = sil24_port_start,
3454dc69
TH		 415#ifdef CONFIG_PM
416 .port_resume = sil24_port_resume,
417#endif
edb33667
TH		 418};
419
90ab5ee9 420static bool sata_sil24_msi; /* Disable MSI */
dae77214
VM		 421module_param_named(msi, sata_sil24_msi, bool, S_IRUGO);
422MODULE_PARM_DESC(msi, "Enable MSI (Default: false)");
423
042c21fd 424/*
cca3974e 425 * Use bits 30-31 of port_flags to encode available port numbers.
042c21fd
TH		 426 * Current maxium is 4.
427 */
428#define SIL24_NPORTS2FLAG(nports) ((((unsigned)(nports) - 1) & 0x3) << 30)
429#define SIL24_FLAG2NPORTS(flag) ((((flag) >> 30) & 0x3) + 1)
430
4447d351 431static const struct ata_port_info sil24_port_info[] = {
edb33667
TH		 432 /* sil_3124 */
433 {
cca3974e 434 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(4) |
37024e8e 435 SIL24_FLAG_PCIX_IRQ_WOC,
14bdef98
EIB		 436 .pio_mask = ATA_PIO4,
437 .mwdma_mask = ATA_MWDMA2,
438 .udma_mask = ATA_UDMA5,
edb33667
TH		 439 .port_ops = &sil24_ops,
440 },
2e9edbf8 441 /* sil_3132 */
edb33667 442 {
cca3974e 443 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(2),
14bdef98
EIB		 444 .pio_mask = ATA_PIO4,
445 .mwdma_mask = ATA_MWDMA2,
446 .udma_mask = ATA_UDMA5,
042c21fd
TH		 447 .port_ops = &sil24_ops,
448 },
449 /* sil_3131/sil_3531 */
450 {
cca3974e 451 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(1),
14bdef98
EIB		 452 .pio_mask = ATA_PIO4,
453 .mwdma_mask = ATA_MWDMA2,
454 .udma_mask = ATA_UDMA5,
edb33667
TH		 455 .port_ops = &sil24_ops,
456 },
457};
458
aee10a03
TH		 459static int sil24_tag(int tag)
460{
461 if (unlikely(ata_tag_internal(tag)))
462 return 0;
463 return tag;
464}
465
350756f6
TH		 466static unsigned long sil24_port_offset(struct ata_port *ap)
467{
468 return ap->port_no * PORT_REGS_SIZE;
469}
470
471static void __iomem *sil24_port_base(struct ata_port *ap)
472{
473 return ap->host->iomap[SIL24_PORT_BAR] + sil24_port_offset(ap);
474}
475
cd0d3bbc 476static void sil24_dev_config(struct ata_device *dev)
69ad185f 477{
350756f6 478 void __iomem *port = sil24_port_base(dev->link->ap);
69ad185f 479
6e7846e9 480 if (dev->cdb_len == 16)
69ad185f
TH		 481 writel(PORT_CS_CDB16, port + PORT_CTRL_STAT);
482 else
483 writel(PORT_CS_CDB16, port + PORT_CTRL_CLR);
484}
485
e59f0dad 486static void sil24_read_tf(struct ata_port *ap, int tag, struct ata_taskfile *tf)
6a575fa9 487{
350756f6 488 void __iomem *port = sil24_port_base(ap);
e59f0dad 489 struct sil24_prb __iomem *prb;
4b4a5eae 490 u8 fis[6 * 4];
6a575fa9 491
e59f0dad
TH		 492 prb = port + PORT_LRAM + sil24_tag(tag) * PORT_LRAM_SLOT_SZ;
493 memcpy_fromio(fis, prb->fis, sizeof(fis));
494 ata_tf_from_fis(fis, tf);
6a575fa9
TH		 495}
496
edb33667
TH		 497static int sil24_scr_map[] = {
498 [SCR_CONTROL] = 0,
499 [SCR_STATUS] = 1,
500 [SCR_ERROR] = 2,
501 [SCR_ACTIVE] = 3,
502};
503
82ef04fb 504static int sil24_scr_read(struct ata_link *link, unsigned sc_reg, u32 *val)
edb33667 505{
82ef04fb 506 void __iomem *scr_addr = sil24_port_base(link->ap) + PORT_SCONTROL;
da3dbb17 507
edb33667 508 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
4b4a5eae 509 void __iomem *addr;
edb33667 510 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
da3dbb17
TH		 511 *val = readl(scr_addr + sil24_scr_map[sc_reg] * 4);
512 return 0;
edb33667 513 }
da3dbb17 514 return -EINVAL;
edb33667
TH		 515}
516
82ef04fb 517static int sil24_scr_write(struct ata_link *link, unsigned sc_reg, u32 val)
edb33667 518{
82ef04fb 519 void __iomem *scr_addr = sil24_port_base(link->ap) + PORT_SCONTROL;
da3dbb17 520
edb33667 521 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
4b4a5eae 522 void __iomem *addr;
edb33667
TH		 523 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
524 writel(val, scr_addr + sil24_scr_map[sc_reg] * 4);
da3dbb17 525 return 0;
edb33667 526 }
da3dbb17 527 return -EINVAL;
edb33667
TH		 528}
529
23818034
TH		 530static void sil24_config_port(struct ata_port *ap)
531{
350756f6 532 void __iomem *port = sil24_port_base(ap);
23818034
TH		 533
534 /* configure IRQ WoC */
535 if (ap->flags & SIL24_FLAG_PCIX_IRQ_WOC)
536 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_STAT);
537 else
538 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_CLR);
539
540 /* zero error counters. */
7a4f876b
CT		 541 writew(0x8000, port + PORT_DECODE_ERR_THRESH);
542 writew(0x8000, port + PORT_CRC_ERR_THRESH);
543 writew(0x8000, port + PORT_HSHK_ERR_THRESH);
544 writew(0x0000, port + PORT_DECODE_ERR_CNT);
545 writew(0x0000, port + PORT_CRC_ERR_CNT);
546 writew(0x0000, port + PORT_HSHK_ERR_CNT);
23818034
TH		 547
548 /* always use 64bit activation */
549 writel(PORT_CS_32BIT_ACTV, port + PORT_CTRL_CLR);
550
551 /* clear port multiplier enable and resume bits */
552 writel(PORT_CS_PMP_EN | PORT_CS_PMP_RESUME, port + PORT_CTRL_CLR);
553}
554
3454dc69
TH		 555static void sil24_config_pmp(struct ata_port *ap, int attached)
556{
350756f6 557 void __iomem *port = sil24_port_base(ap);
3454dc69
TH		 558
559 if (attached)
560 writel(PORT_CS_PMP_EN, port + PORT_CTRL_STAT);
561 else
562 writel(PORT_CS_PMP_EN, port + PORT_CTRL_CLR);
563}
564
565static void sil24_clear_pmp(struct ata_port *ap)
566{
350756f6 567 void __iomem *port = sil24_port_base(ap);
3454dc69
TH		 568 int i;
569
570 writel(PORT_CS_PMP_RESUME, port + PORT_CTRL_CLR);
571
572 for (i = 0; i < SATA_PMP_MAX_PORTS; i++) {
573 void __iomem *pmp_base = port + PORT_PMP + i * PORT_PMP_SIZE;
574
575 writel(0, pmp_base + PORT_PMP_STATUS);
576 writel(0, pmp_base + PORT_PMP_QACTIVE);
577 }
578}
579
b5bc421c
TH		 580static int sil24_init_port(struct ata_port *ap)
581{
350756f6 582 void __iomem *port = sil24_port_base(ap);
23818034 583 struct sil24_port_priv *pp = ap->private_data;
b5bc421c
TH		 584 u32 tmp;
585
3454dc69 586 /* clear PMP error status */
071f44b1 587 if (sata_pmp_attached(ap))
3454dc69
TH		 588 sil24_clear_pmp(ap);
589
b5bc421c 590 writel(PORT_CS_INIT, port + PORT_CTRL_STAT);
97750ceb 591 ata_wait_register(ap, port + PORT_CTRL_STAT,
b5bc421c 592 PORT_CS_INIT, PORT_CS_INIT, 10, 100);
97750ceb 593 tmp = ata_wait_register(ap, port + PORT_CTRL_STAT,
b5bc421c
TH		 594 PORT_CS_RDY, 0, 10, 100);
595
23818034
TH		 596 if ((tmp & (PORT_CS_INIT | PORT_CS_RDY)) != PORT_CS_RDY) {
597 pp->do_port_rst = 1;
cf480626 598 ap->link.eh_context.i.action |= ATA_EH_RESET;
b5bc421c 599 return -EIO;
23818034
TH		 600 }
601
b5bc421c
TH		 602 return 0;
603}
604
37b99cba
TH		 605static int sil24_exec_polled_cmd(struct ata_port *ap, int pmp,
606 const struct ata_taskfile *tf,
607 int is_cmd, u32 ctrl,
608 unsigned long timeout_msec)
edb33667 609{
350756f6 610 void __iomem *port = sil24_port_base(ap);
ca45160d 611 struct sil24_port_priv *pp = ap->private_data;
69ad185f 612 struct sil24_prb *prb = &pp->cmd_block[0].ata.prb;
ca45160d 613 dma_addr_t paddr = pp->cmd_block_dma;
37b99cba
TH		 614 u32 irq_enabled, irq_mask, irq_stat;
615 int rc;
616
617 prb->ctrl = cpu_to_le16(ctrl);
618 ata_tf_to_fis(tf, pmp, is_cmd, prb->fis);
619
620 /* temporarily plug completion and error interrupts */
621 irq_enabled = readl(port + PORT_IRQ_ENABLE_SET);
622 writel(PORT_IRQ_COMPLETE | PORT_IRQ_ERROR, port + PORT_IRQ_ENABLE_CLR);
623
10823452
CM		 624 /*
625 * The barrier is required to ensure that writes to cmd_block reach
626 * the memory before the write to PORT_CMD_ACTIVATE.
627 */
628 wmb();
37b99cba
TH		 629 writel((u32)paddr, port + PORT_CMD_ACTIVATE);
630 writel((u64)paddr >> 32, port + PORT_CMD_ACTIVATE + 4);
631
632 irq_mask = (PORT_IRQ_COMPLETE | PORT_IRQ_ERROR) << PORT_IRQ_RAW_SHIFT;
97750ceb 633 irq_stat = ata_wait_register(ap, port + PORT_IRQ_STAT, irq_mask, 0x0,
37b99cba
TH		 634 10, timeout_msec);
635
636 writel(irq_mask, port + PORT_IRQ_STAT); /* clear IRQs */
637 irq_stat >>= PORT_IRQ_RAW_SHIFT;
638
639 if (irq_stat & PORT_IRQ_COMPLETE)
640 rc = 0;
641 else {
642 /* force port into known state */
643 sil24_init_port(ap);
644
645 if (irq_stat & PORT_IRQ_ERROR)
646 rc = -EIO;
647 else
648 rc = -EBUSY;
649 }
650
651 /* restore IRQ enabled */
652 writel(irq_enabled, port + PORT_IRQ_ENABLE_SET);
653
654 return rc;
655}
656
071f44b1
TH		 657static int sil24_softreset(struct ata_link *link, unsigned int *class,
658 unsigned long deadline)
37b99cba 659{
cc0680a5 660 struct ata_port *ap = link->ap;
071f44b1 661 int pmp = sata_srst_pmp(link);
37b99cba 662 unsigned long timeout_msec = 0;
e59f0dad 663 struct ata_taskfile tf;
643be977 664 const char *reason;
37b99cba 665 int rc;
ca45160d 666
07b73470
TH		 667 DPRINTK("ENTER\n");
668
2555d6c2
TH		 669 /* put the port into known state */
670 if (sil24_init_port(ap)) {
5796d1c4 671 reason = "port not ready";
2555d6c2
TH		 672 goto err;
673 }
674
0eaa6058 675 /* do SRST */
37b99cba
TH		 676 if (time_after(deadline, jiffies))
677 timeout_msec = jiffies_to_msecs(deadline - jiffies);
ca45160d 678
cc0680a5 679 ata_tf_init(link->device, &tf); /* doesn't really matter */
975530e8
TH		 680 rc = sil24_exec_polled_cmd(ap, pmp, &tf, 0, PRB_CTRL_SRST,
681 timeout_msec);
37b99cba
TH		 682 if (rc == -EBUSY) {
683 reason = "timeout";
684 goto err;
685 } else if (rc) {
686 reason = "SRST command error";
643be977 687 goto err;
07b73470 688 }
10d996ad 689
e59f0dad
TH		 690 sil24_read_tf(ap, 0, &tf);
691 *class = ata_dev_classify(&tf);
10d996ad 692
07b73470 693 DPRINTK("EXIT, class=%u\n", *class);
ca45160d 694 return 0;
643be977
TH		 695
696 err:
a9a79dfe 697 ata_link_err(link, "softreset failed (%s)\n", reason);
643be977 698 return -EIO;
ca45160d
TH		 699}
700
cc0680a5 701static int sil24_hardreset(struct ata_link *link, unsigned int *class,
d4b2bab4 702 unsigned long deadline)
489ff4c7 703{
cc0680a5 704 struct ata_port *ap = link->ap;
350756f6 705 void __iomem *port = sil24_port_base(ap);
23818034
TH		 706 struct sil24_port_priv *pp = ap->private_data;
707 int did_port_rst = 0;
ecc2e2b9 708 const char *reason;
e8e008e7 709 int tout_msec, rc;
ecc2e2b9
TH		 710 u32 tmp;
711
23818034
TH		 712 retry:
713 /* Sometimes, DEV_RST is not enough to recover the controller.
714 * This happens often after PM DMA CS errata.
715 */
716 if (pp->do_port_rst) {
a9a79dfe
JP		 717 ata_port_warn(ap,
718 "controller in dubious state, performing PORT_RST\n");
23818034
TH		 719
720 writel(PORT_CS_PORT_RST, port + PORT_CTRL_STAT);
97750ceb 721 ata_msleep(ap, 10);
23818034 722 writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR);
97750ceb 723 ata_wait_register(ap, port + PORT_CTRL_STAT, PORT_CS_RDY, 0,
23818034
TH		 724 10, 5000);
725
726 /* restore port configuration */
727 sil24_config_port(ap);
728 sil24_config_pmp(ap, ap->nr_pmp_links);
729
730 pp->do_port_rst = 0;
731 did_port_rst = 1;
732 }
733
ecc2e2b9 734 /* sil24 does the right thing(tm) without any protection */
cc0680a5 735 sata_set_spd(link);
ecc2e2b9
TH		 736
737 tout_msec = 100;
cc0680a5 738 if (ata_link_online(link))
ecc2e2b9
TH		 739 tout_msec = 5000;
740
741 writel(PORT_CS_DEV_RST, port + PORT_CTRL_STAT);
97750ceb 742 tmp = ata_wait_register(ap, port + PORT_CTRL_STAT,
5796d1c4
JG		 743 PORT_CS_DEV_RST, PORT_CS_DEV_RST, 10,
744 tout_msec);
ecc2e2b9 745
e8e008e7
TH		 746 /* SStatus oscillates between zero and valid status after
747 * DEV_RST, debounce it.
ecc2e2b9 748 */
cc0680a5 749 rc = sata_link_debounce(link, sata_deb_timing_long, deadline);
e8e008e7
TH		 750 if (rc) {
751 reason = "PHY debouncing failed";
752 goto err;
753 }
ecc2e2b9
TH		 754
755 if (tmp & PORT_CS_DEV_RST) {
cc0680a5 756 if (ata_link_offline(link))
ecc2e2b9
TH		 757 return 0;
758 reason = "link not ready";
759 goto err;
760 }
761
e8e008e7
TH		 762 /* Sil24 doesn't store signature FIS after hardreset, so we
763 * can't wait for BSY to clear. Some devices take a long time
764 * to get ready and those devices will choke if we don't wait
765 * for BSY clearance here. Tell libata to perform follow-up
766 * softreset.
ecc2e2b9 767 */
e8e008e7 768 return -EAGAIN;
ecc2e2b9
TH		 769
770 err:
23818034
TH		 771 if (!did_port_rst) {
772 pp->do_port_rst = 1;
773 goto retry;
774 }
775
a9a79dfe 776 ata_link_err(link, "hardreset failed (%s)\n", reason);
ecc2e2b9 777 return -EIO;
489ff4c7
TH		 778}
779
edb33667 780static inline void sil24_fill_sg(struct ata_queued_cmd *qc,
69ad185f 781 struct sil24_sge *sge)
edb33667 782{
972c26bd 783 struct scatterlist *sg;
3be6cbd7 784 struct sil24_sge *last_sge = NULL;
ff2aeb1e 785 unsigned int si;
edb33667 786
ff2aeb1e 787 for_each_sg(qc->sg, sg, qc->n_elem, si) {
edb33667
TH		 788 sge->addr = cpu_to_le64(sg_dma_address(sg));
789 sge->cnt = cpu_to_le32(sg_dma_len(sg));
3be6cbd7
JG		 790 sge->flags = 0;
791
792 last_sge = sge;
972c26bd 793 sge++;
edb33667 794 }
3be6cbd7 795
ff2aeb1e 796 last_sge->flags = cpu_to_le32(SGE_TRM);
edb33667
TH		 797}
798
3454dc69
TH		 799static int sil24_qc_defer(struct ata_queued_cmd *qc)
800{
801 struct ata_link *link = qc->dev->link;
802 struct ata_port *ap = link->ap;
803 u8 prot = qc->tf.protocol;
13cc546b
GG		 804
805 /*
806 * There is a bug in the chip:
807 * Port LRAM Causes the PRB/SGT Data to be Corrupted
808 * If the host issues a read request for LRAM and SActive registers
809 * while active commands are available in the port, PRB/SGT data in
810 * the LRAM can become corrupted. This issue applies only when
811 * reading from, but not writing to, the LRAM.
812 *
813 * Therefore, reading LRAM when there is no particular error [and
814 * other commands may be outstanding] is prohibited.
815 *
816 * To avoid this bug there are two situations where a command must run
817 * exclusive of any other commands on the port:
818 *
819 * - ATAPI commands which check the sense data
820 * - Passthrough ATA commands which always have ATA_QCFLAG_RESULT_TF
821 * set.
822 *
823 */
405e66b3 824 int is_excl = (ata_is_atapi(prot) ||
13cc546b
GG		 825 (qc->flags & ATA_QCFLAG_RESULT_TF));
826
3454dc69
TH		 827 if (unlikely(ap->excl_link)) {
828 if (link == ap->excl_link) {
829 if (ap->nr_active_links)
830 return ATA_DEFER_PORT;
831 qc->flags |= ATA_QCFLAG_CLEAR_EXCL;
832 } else
833 return ATA_DEFER_PORT;
13cc546b 834 } else if (unlikely(is_excl)) {
3454dc69
TH		 835 ap->excl_link = link;
836 if (ap->nr_active_links)
837 return ATA_DEFER_PORT;
838 qc->flags |= ATA_QCFLAG_CLEAR_EXCL;
839 }
840
841 return ata_std_qc_defer(qc);
842}
843
edb33667
TH		 844static void sil24_qc_prep(struct ata_queued_cmd *qc)
845{
846 struct ata_port *ap = qc->ap;
847 struct sil24_port_priv *pp = ap->private_data;
aee10a03 848 union sil24_cmd_block *cb;
69ad185f
TH		 849 struct sil24_prb *prb;
850 struct sil24_sge *sge;
bad28a37 851 u16 ctrl = 0;
edb33667 852
aee10a03
TH		 853 cb = &pp->cmd_block[sil24_tag(qc->tag)];
854
405e66b3 855 if (!ata_is_atapi(qc->tf.protocol)) {
69ad185f
TH		 856 prb = &cb->ata.prb;
857 sge = cb->ata.sge;
4f1a0ee1
RH		 858 if (ata_is_data(qc->tf.protocol)) {
859 u16 prot = 0;
860 ctrl = PRB_CTRL_PROTOCOL;
861 if (ata_is_ncq(qc->tf.protocol))
862 prot |= PRB_PROT_NCQ;
863 if (qc->tf.flags & ATA_TFLAG_WRITE)
864 prot |= PRB_PROT_WRITE;
865 else
866 prot |= PRB_PROT_READ;
867 prb->prot = cpu_to_le16(prot);
868 }
405e66b3 869 } else {
69ad185f
TH		 870 prb = &cb->atapi.prb;
871 sge = cb->atapi.sge;
14e45c15 872 memset(cb->atapi.cdb, 0, sizeof(cb->atapi.cdb));
6e7846e9 873 memcpy(cb->atapi.cdb, qc->cdb, qc->dev->cdb_len);
69ad185f 874
405e66b3 875 if (ata_is_data(qc->tf.protocol)) {
69ad185f 876 if (qc->tf.flags & ATA_TFLAG_WRITE)
bad28a37 877 ctrl = PRB_CTRL_PACKET_WRITE;
69ad185f 878 else
bad28a37
TH		 879 ctrl = PRB_CTRL_PACKET_READ;
880 }
edb33667
TH		 881 }
882
bad28a37 883 prb->ctrl = cpu_to_le16(ctrl);
3454dc69 884 ata_tf_to_fis(&qc->tf, qc->dev->link->pmp, 1, prb->fis);
edb33667
TH		 885
886 if (qc->flags & ATA_QCFLAG_DMAMAP)
69ad185f 887 sil24_fill_sg(qc, sge);
edb33667
TH		 888}
889
9a3d9eb0 890static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc)
edb33667
TH		 891{
892 struct ata_port *ap = qc->ap;
893 struct sil24_port_priv *pp = ap->private_data;
350756f6 894 void __iomem *port = sil24_port_base(ap);
aee10a03
TH		 895 unsigned int tag = sil24_tag(qc->tag);
896 dma_addr_t paddr;
897 void __iomem *activate;
edb33667 898
aee10a03
TH		 899 paddr = pp->cmd_block_dma + tag * sizeof(*pp->cmd_block);
900 activate = port + PORT_CMD_ACTIVATE + tag * 8;
901
10823452
CM		 902 /*
903 * The barrier is required to ensure that writes to cmd_block reach
904 * the memory before the write to PORT_CMD_ACTIVATE.
905 */
906 wmb();
aee10a03
TH		 907 writel((u32)paddr, activate);
908 writel((u64)paddr >> 32, activate + 4);
26ec634c 909
edb33667
TH		 910 return 0;
911}
912
79f97dad
TH		 913static bool sil24_qc_fill_rtf(struct ata_queued_cmd *qc)
914{
915 sil24_read_tf(qc->ap, qc->tag, &qc->result_tf);
916 return true;
917}
918
3454dc69
TH		 919static void sil24_pmp_attach(struct ata_port *ap)
920{
906c1ff4
TH		 921 u32 *gscr = ap->link.device->gscr;
922
3454dc69
TH		 923 sil24_config_pmp(ap, 1);
924 sil24_init_port(ap);
906c1ff4
TH		 925
926 if (sata_pmp_gscr_vendor(gscr) == 0x11ab &&
927 sata_pmp_gscr_devid(gscr) == 0x4140) {
a9a79dfe 928 ata_port_info(ap,
906c1ff4
TH		 929 "disabling NCQ support due to sil24-mv4140 quirk\n");
930 ap->flags &= ~ATA_FLAG_NCQ;
931 }
3454dc69
TH		 932}
933
934static void sil24_pmp_detach(struct ata_port *ap)
935{
936 sil24_init_port(ap);
937 sil24_config_pmp(ap, 0);
906c1ff4
TH		 938
939 ap->flags |= ATA_FLAG_NCQ;
3454dc69
TH		 940}
941
3454dc69
TH		 942static int sil24_pmp_hardreset(struct ata_link *link, unsigned int *class,
943 unsigned long deadline)
944{
945 int rc;
946
947 rc = sil24_init_port(link->ap);
948 if (rc) {
a9a79dfe 949 ata_link_err(link, "hardreset failed (port not ready)\n");
3454dc69
TH		 950 return rc;
951 }
952
5958e302 953 return sata_std_hardreset(link, class, deadline);
3454dc69
TH		 954}
955
88ce7550 956static void sil24_freeze(struct ata_port *ap)
7d1ce682 957{
350756f6 958 void __iomem *port = sil24_port_base(ap);
7d1ce682 959
88ce7550
TH		 960 /* Port-wide IRQ mask in HOST_CTRL doesn't really work, clear
961 * PORT_IRQ_ENABLE instead.
962 */
963 writel(0xffff, port + PORT_IRQ_ENABLE_CLR);
7d1ce682
TH		 964}
965
88ce7550 966static void sil24_thaw(struct ata_port *ap)
edb33667 967{
350756f6 968 void __iomem *port = sil24_port_base(ap);
edb33667
TH		 969 u32 tmp;
970
88ce7550
TH		 971 /* clear IRQ */
972 tmp = readl(port + PORT_IRQ_STAT);
973 writel(tmp, port + PORT_IRQ_STAT);
edb33667 974
88ce7550
TH		 975 /* turn IRQ back on */
976 writel(DEF_PORT_IRQ, port + PORT_IRQ_ENABLE_SET);
edb33667
TH		 977}
978
88ce7550 979static void sil24_error_intr(struct ata_port *ap)
8746618d 980{
350756f6 981 void __iomem *port = sil24_port_base(ap);
e59f0dad 982 struct sil24_port_priv *pp = ap->private_data;
3454dc69
TH		 983 struct ata_queued_cmd *qc = NULL;
984 struct ata_link *link;
985 struct ata_eh_info *ehi;
986 int abort = 0, freeze = 0;
88ce7550 987 u32 irq_stat;
8746618d 988
88ce7550 989 /* on error, we need to clear IRQ explicitly */
8746618d 990 irq_stat = readl(port + PORT_IRQ_STAT);
88ce7550 991 writel(irq_stat, port + PORT_IRQ_STAT);
ad6e90f6 992
88ce7550 993 /* first, analyze and record host port events */
3454dc69
TH		 994 link = &ap->link;
995 ehi = &link->eh_info;
88ce7550 996 ata_ehi_clear_desc(ehi);
ad6e90f6 997
88ce7550 998 ata_ehi_push_desc(ehi, "irq_stat 0x%08x", irq_stat);
8746618d 999
854c73a2 1000 if (irq_stat & PORT_IRQ_SDB_NOTIFY) {
854c73a2 1001 ata_ehi_push_desc(ehi, "SDB notify");
7d77b247 1002 sata_async_notification(ap);
854c73a2
TH		 1003 }
1004
0542925b
TH		 1005 if (irq_stat & (PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG)) {
1006 ata_ehi_hotplugged(ehi);
b64bbc39
TH		 1007 ata_ehi_push_desc(ehi, "%s",
1008 irq_stat & PORT_IRQ_PHYRDY_CHG ?
1009 "PHY RDY changed" : "device exchanged");
88ce7550 1010 freeze = 1;
6a575fa9
TH		 1011 }
1012
88ce7550
TH		 1013 if (irq_stat & PORT_IRQ_UNK_FIS) {
1014 ehi->err_mask |= AC_ERR_HSM;
cf480626 1015 ehi->action |= ATA_EH_RESET;
b64bbc39 1016 ata_ehi_push_desc(ehi, "unknown FIS");
88ce7550
TH		 1017 freeze = 1;
1018 }
1019
1020 /* deal with command error */
1021 if (irq_stat & PORT_IRQ_ERROR) {
fc8cc1d5 1022 const struct sil24_cerr_info *ci = NULL;
88ce7550 1023 unsigned int err_mask = 0, action = 0;
3454dc69
TH		 1024 u32 context, cerr;
1025 int pmp;
1026
1027 abort = 1;
1028
1029 /* DMA Context Switch Failure in Port Multiplier Mode
1030 * errata. If we have active commands to 3 or more
1031 * devices, any error condition on active devices can
1032 * corrupt DMA context switching.
1033 */
1034 if (ap->nr_active_links >= 3) {
1035 ehi->err_mask |= AC_ERR_OTHER;
cf480626 1036 ehi->action |= ATA_EH_RESET;
3454dc69 1037 ata_ehi_push_desc(ehi, "PMP DMA CS errata");
23818034 1038 pp->do_port_rst = 1;
3454dc69
TH		 1039 freeze = 1;
1040 }
1041
1042 /* find out the offending link and qc */
071f44b1 1043 if (sata_pmp_attached(ap)) {
3454dc69
TH		 1044 context = readl(port + PORT_CONTEXT);
1045 pmp = (context >> 5) & 0xf;
1046
1047 if (pmp < ap->nr_pmp_links) {
1048 link = &ap->pmp_link[pmp];
1049 ehi = &link->eh_info;
1050 qc = ata_qc_from_tag(ap, link->active_tag);
1051
1052 ata_ehi_clear_desc(ehi);
1053 ata_ehi_push_desc(ehi, "irq_stat 0x%08x",
1054 irq_stat);
1055 } else {
1056 err_mask |= AC_ERR_HSM;
cf480626 1057 action |= ATA_EH_RESET;
3454dc69
TH		 1058 freeze = 1;
1059 }
1060 } else
1061 qc = ata_qc_from_tag(ap, link->active_tag);
88ce7550
TH		 1062
1063 /* analyze CMD_ERR */
1064 cerr = readl(port + PORT_CMD_ERR);
1065 if (cerr < ARRAY_SIZE(sil24_cerr_db))
1066 ci = &sil24_cerr_db[cerr];
1067
1068 if (ci && ci->desc) {
1069 err_mask |= ci->err_mask;
1070 action |= ci->action;
cf480626 1071 if (action & ATA_EH_RESET)
c2e14f11 1072 freeze = 1;
b64bbc39 1073 ata_ehi_push_desc(ehi, "%s", ci->desc);
88ce7550
TH		 1074 } else {
1075 err_mask |= AC_ERR_OTHER;
cf480626 1076 action |= ATA_EH_RESET;
c2e14f11 1077 freeze = 1;
b64bbc39 1078 ata_ehi_push_desc(ehi, "unknown command error %d",
88ce7550
TH		 1079 cerr);
1080 }
1081
1082 /* record error info */
520d06f9 1083 if (qc)
88ce7550 1084 qc->err_mask |= err_mask;
520d06f9 1085 else
88ce7550
TH		 1086 ehi->err_mask |= err_mask;
1087
1088 ehi->action |= action;
3454dc69
TH		 1089
1090 /* if PMP, resume */
071f44b1 1091 if (sata_pmp_attached(ap))
3454dc69 1092 writel(PORT_CS_PMP_RESUME, port + PORT_CTRL_STAT);
a22e2eb0 1093 }
88ce7550
TH		 1094
1095 /* freeze or abort */
1096 if (freeze)
1097 ata_port_freeze(ap);
3454dc69
TH		 1098 else if (abort) {
1099 if (qc)
1100 ata_link_abort(qc->dev->link);
1101 else
1102 ata_port_abort(ap);
1103 }
8746618d
TH		 1104}
1105
edb33667
TH		 1106static inline void sil24_host_intr(struct ata_port *ap)
1107{
350756f6 1108 void __iomem *port = sil24_port_base(ap);
aee10a03
TH		 1109 u32 slot_stat, qc_active;
1110 int rc;
edb33667 1111
228f47b9
TH		 1112 /* If PCIX_IRQ_WOC, there's an inherent race window between
1113 * clearing IRQ pending status and reading PORT_SLOT_STAT
1114 * which may cause spurious interrupts afterwards. This is
1115 * unavoidable and much better than losing interrupts which
1116 * happens if IRQ pending is cleared after reading
1117 * PORT_SLOT_STAT.
1118 */
1119 if (ap->flags & SIL24_FLAG_PCIX_IRQ_WOC)
1120 writel(PORT_IRQ_COMPLETE, port + PORT_IRQ_STAT);
1121
edb33667 1122 slot_stat = readl(port + PORT_SLOT_STAT);
37024e8e 1123
88ce7550
TH		 1124 if (unlikely(slot_stat & HOST_SSTAT_ATTN)) {
1125 sil24_error_intr(ap);
1126 return;
1127 }
1128
aee10a03 1129 qc_active = slot_stat & ~HOST_SSTAT_ATTN;
79f97dad 1130 rc = ata_qc_complete_multiple(ap, qc_active);
aee10a03
TH		 1131 if (rc > 0)
1132 return;
1133 if (rc < 0) {
9af5c9c9 1134 struct ata_eh_info *ehi = &ap->link.eh_info;
aee10a03 1135 ehi->err_mask |= AC_ERR_HSM;
cf480626 1136 ehi->action |= ATA_EH_RESET;
aee10a03 1137 ata_port_freeze(ap);
88ce7550
TH		 1138 return;
1139 }
1140
228f47b9
TH		 1141 /* spurious interrupts are expected if PCIX_IRQ_WOC */
1142 if (!(ap->flags & SIL24_FLAG_PCIX_IRQ_WOC) && ata_ratelimit())
a9a79dfe
JP		 1143 ata_port_info(ap,
1144 "spurious interrupt (slot_stat 0x%x active_tag %d sactive 0x%x)\n",
9af5c9c9 1145 slot_stat, ap->link.active_tag, ap->link.sactive);
edb33667
TH		 1146}
1147
7d12e780 1148static irqreturn_t sil24_interrupt(int irq, void *dev_instance)
edb33667 1149{
cca3974e 1150 struct ata_host *host = dev_instance;
0d5ff566 1151 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
edb33667
TH		 1152 unsigned handled = 0;
1153 u32 status;
1154 int i;
1155
0d5ff566 1156 status = readl(host_base + HOST_IRQ_STAT);
edb33667 1157
06460aea
TH		 1158 if (status == 0xffffffff) {
1159 printk(KERN_ERR DRV_NAME ": IRQ status == 0xffffffff, "
1160 "PCI fault or device removal?\n");
1161 goto out;
1162 }
1163
edb33667
TH		 1164 if (!(status & IRQ_STAT_4PORTS))
1165 goto out;
1166
cca3974e 1167 spin_lock(&host->lock);
edb33667 1168
cca3974e 1169 for (i = 0; i < host->n_ports; i++)
edb33667 1170 if (status & (1 << i)) {
3e4ec344
TH		 1171 sil24_host_intr(host->ports[i]);
1172 handled++;
edb33667
TH		 1173 }
1174
cca3974e 1175 spin_unlock(&host->lock);
edb33667
TH		 1176 out:
1177 return IRQ_RETVAL(handled);
1178}
1179
88ce7550
TH		 1180static void sil24_error_handler(struct ata_port *ap)
1181{
23818034
TH		 1182 struct sil24_port_priv *pp = ap->private_data;
1183
3454dc69 1184 if (sil24_init_port(ap))
88ce7550 1185 ata_eh_freeze_port(ap);
88ce7550 1186
a1efdaba 1187 sata_pmp_error_handler(ap);
23818034
TH		 1188
1189 pp->do_port_rst = 0;
88ce7550
TH		 1190}
1191
1192static void sil24_post_internal_cmd(struct ata_queued_cmd *qc)
1193{
1194 struct ata_port *ap = qc->ap;
1195
88ce7550 1196 /* make DMA engine forget about the failed command */
3454dc69
TH		 1197 if ((qc->flags & ATA_QCFLAG_FAILED) && sil24_init_port(ap))
1198 ata_eh_freeze_port(ap);
88ce7550
TH		 1199}
1200
edb33667
TH		 1201static int sil24_port_start(struct ata_port *ap)
1202{
cca3974e 1203 struct device *dev = ap->host->dev;
edb33667 1204 struct sil24_port_priv *pp;
69ad185f 1205 union sil24_cmd_block *cb;
aee10a03 1206 size_t cb_size = sizeof(*cb) * SIL24_MAX_CMDS;
edb33667
TH		 1207 dma_addr_t cb_dma;
1208
24dc5f33 1209 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
edb33667 1210 if (!pp)
24dc5f33 1211 return -ENOMEM;
edb33667 1212
24dc5f33 1213 cb = dmam_alloc_coherent(dev, cb_size, &cb_dma, GFP_KERNEL);
6037d6bb 1214 if (!cb)
24dc5f33 1215 return -ENOMEM;
edb33667
TH		 1216 memset(cb, 0, cb_size);
1217
edb33667
TH		 1218 pp->cmd_block = cb;
1219 pp->cmd_block_dma = cb_dma;
1220
1221 ap->private_data = pp;
1222
350756f6
TH		 1223 ata_port_pbar_desc(ap, SIL24_HOST_BAR, -1, "host");
1224 ata_port_pbar_desc(ap, SIL24_PORT_BAR, sil24_port_offset(ap), "port");
1225
edb33667 1226 return 0;
edb33667
TH		 1227}
1228
4447d351 1229static void sil24_init_controller(struct ata_host *host)
2a41a610 1230{
4447d351 1231 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
2a41a610
TH		 1232 u32 tmp;
1233 int i;
1234
1235 /* GPIO off */
1236 writel(0, host_base + HOST_FLASH_CMD);
1237
1238 /* clear global reset & mask interrupts during initialization */
1239 writel(0, host_base + HOST_CTRL);
1240
1241 /* init ports */
4447d351 1242 for (i = 0; i < host->n_ports; i++) {
23818034 1243 struct ata_port *ap = host->ports[i];
350756f6
TH		 1244 void __iomem *port = sil24_port_base(ap);
1245
2a41a610
TH		 1246
1247 /* Initial PHY setting */
1248 writel(0x20c, port + PORT_PHY_CFG);
1249
1250 /* Clear port RST */
1251 tmp = readl(port + PORT_CTRL_STAT);
1252 if (tmp & PORT_CS_PORT_RST) {
1253 writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR);
97750ceb 1254 tmp = ata_wait_register(NULL, port + PORT_CTRL_STAT,
2a41a610
TH		 1255 PORT_CS_PORT_RST,
1256 PORT_CS_PORT_RST, 10, 100);
1257 if (tmp & PORT_CS_PORT_RST)
a44fec1f
JP		 1258 dev_err(host->dev,
1259 "failed to clear port RST\n");
2a41a610
TH		 1260 }
1261
23818034
TH		 1262 /* configure port */
1263 sil24_config_port(ap);
2a41a610
TH		 1264 }
1265
1266 /* Turn on interrupts */
1267 writel(IRQ_STAT_4PORTS, host_base + HOST_CTRL);
1268}
1269
edb33667
TH		 1270static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1271{
93e2618e 1272 extern int __MARKER__sil24_cmd_block_is_sized_wrongly;
4447d351
TH		 1273 struct ata_port_info pi = sil24_port_info[ent->driver_data];
1274 const struct ata_port_info *ppi[] = { &pi, NULL };
1275 void __iomem * const *iomap;
1276 struct ata_host *host;
350756f6 1277 int rc;
37024e8e 1278 u32 tmp;
edb33667 1279
93e2618e
TH		 1280 /* cause link error if sil24_cmd_block is sized wrongly */
1281 if (sizeof(union sil24_cmd_block) != PAGE_SIZE)
1282 __MARKER__sil24_cmd_block_is_sized_wrongly = 1;
1283
06296a1e 1284 ata_print_version_once(&pdev->dev, DRV_VERSION);
edb33667 1285
4447d351 1286 /* acquire resources */
24dc5f33 1287 rc = pcim_enable_device(pdev);
edb33667
TH		 1288 if (rc)
1289 return rc;
1290
0d5ff566
TH		 1291 rc = pcim_iomap_regions(pdev,
1292 (1 << SIL24_HOST_BAR) | (1 << SIL24_PORT_BAR),
1293 DRV_NAME);
edb33667 1294 if (rc)
24dc5f33 1295 return rc;
4447d351 1296 iomap = pcim_iomap_table(pdev);
edb33667 1297
4447d351
TH		 1298 /* apply workaround for completion IRQ loss on PCI-X errata */
1299 if (pi.flags & SIL24_FLAG_PCIX_IRQ_WOC) {
1300 tmp = readl(iomap[SIL24_HOST_BAR] + HOST_CTRL);
1301 if (tmp & (HOST_CTRL_TRDY | HOST_CTRL_STOP | HOST_CTRL_DEVSEL))
a44fec1f
JP		 1302 dev_info(&pdev->dev,
1303 "Applying completion IRQ loss on PCI-X errata fix\n");
4447d351
TH		 1304 else
1305 pi.flags &= ~SIL24_FLAG_PCIX_IRQ_WOC;
1306 }
edb33667 1307
4447d351
TH		 1308 /* allocate and fill host */
1309 host = ata_host_alloc_pinfo(&pdev->dev, ppi,
1310 SIL24_FLAG2NPORTS(ppi[0]->flags));
1311 if (!host)
1312 return -ENOMEM;
1313 host->iomap = iomap;
edb33667 1314
4447d351 1315 /* configure and activate the device */
6a35528a
YH		 1316 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) {
1317 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
26ec634c 1318 if (rc) {
284901a9 1319 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
26ec634c 1320 if (rc) {
a44fec1f
JP		 1321 dev_err(&pdev->dev,
1322 "64-bit DMA enable failed\n");
24dc5f33 1323 return rc;
26ec634c
TH		 1324 }
1325 }
1326 } else {
284901a9 1327 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
26ec634c 1328 if (rc) {
a44fec1f 1329 dev_err(&pdev->dev, "32-bit DMA enable failed\n");
24dc5f33 1330 return rc;
26ec634c 1331 }
284901a9 1332 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
26ec634c 1333 if (rc) {
a44fec1f
JP		 1334 dev_err(&pdev->dev,
1335 "32-bit consistent DMA enable failed\n");
24dc5f33 1336 return rc;
26ec634c 1337 }
edb33667
TH		 1338 }
1339
e8b3b5e9
TH		 1340 /* Set max read request size to 4096. This slightly increases
1341 * write throughput for pci-e variants.
1342 */
1343 pcie_set_readrq(pdev, 4096);
1344
4447d351 1345 sil24_init_controller(host);
edb33667 1346
dae77214 1347 if (sata_sil24_msi && !pci_enable_msi(pdev)) {
a44fec1f 1348 dev_info(&pdev->dev, "Using MSI\n");
dae77214
VM		 1349 pci_intx(pdev, 0);
1350 }
1351
edb33667 1352 pci_set_master(pdev);
4447d351
TH		 1353 return ata_host_activate(host, pdev->irq, sil24_interrupt, IRQF_SHARED,
1354 &sil24_sht);
edb33667
TH		 1355}
1356
281d426c 1357#ifdef CONFIG_PM
d2298dca
TH		 1358static int sil24_pci_device_resume(struct pci_dev *pdev)
1359{
cca3974e 1360 struct ata_host *host = dev_get_drvdata(&pdev->dev);
0d5ff566 1361 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
553c4aa6 1362 int rc;
d2298dca 1363
553c4aa6
TH		 1364 rc = ata_pci_device_do_resume(pdev);
1365 if (rc)
1366 return rc;
d2298dca
TH		 1367
1368 if (pdev->dev.power.power_state.event == PM_EVENT_SUSPEND)
0d5ff566 1369 writel(HOST_CTRL_GLOBAL_RST, host_base + HOST_CTRL);
d2298dca 1370
4447d351 1371 sil24_init_controller(host);
d2298dca 1372
cca3974e 1373 ata_host_resume(host);
d2298dca
TH		 1374
1375 return 0;
1376}
3454dc69
TH		 1377
1378static int sil24_port_resume(struct ata_port *ap)
1379{
1380 sil24_config_pmp(ap, ap->nr_pmp_links);
1381 return 0;
1382}
281d426c 1383#endif
d2298dca 1384
2fc75da0 1385module_pci_driver(sil24_pci_driver);
edb33667
TH		 1386
1387MODULE_AUTHOR("Tejun Heo");
1388MODULE_DESCRIPTION("Silicon Image 3124/3132 SATA low-level driver");
1389MODULE_LICENSE("GPL");
1390MODULE_DEVICE_TABLE(pci, sil24_pci_tbl);
Linux kernel - Deliverables
This page took 0.636501 seconds and 5 git commands to generate.