Commit | Line | Data |
---|---|---|
edb33667 TH |
1 | /* |
2 | * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers | |
3 | * | |
4 | * Copyright 2005 Tejun Heo | |
5 | * | |
6 | * Based on preview driver from Silicon Image. | |
7 | * | |
edb33667 TH |
8 | * This program is free software; you can redistribute it and/or modify it |
9 | * under the terms of the GNU General Public License as published by the | |
10 | * Free Software Foundation; either version 2, or (at your option) any | |
11 | * later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, but | |
14 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
16 | * General Public License for more details. | |
17 | * | |
18 | */ | |
19 | ||
20 | #include <linux/kernel.h> | |
21 | #include <linux/module.h> | |
5a0e3ad6 | 22 | #include <linux/gfp.h> |
edb33667 TH |
23 | #include <linux/pci.h> |
24 | #include <linux/blkdev.h> | |
25 | #include <linux/delay.h> | |
26 | #include <linux/interrupt.h> | |
27 | #include <linux/dma-mapping.h> | |
a9524a76 | 28 | #include <linux/device.h> |
edb33667 | 29 | #include <scsi/scsi_host.h> |
193515d5 | 30 | #include <scsi/scsi_cmnd.h> |
edb33667 | 31 | #include <linux/libata.h> |
edb33667 TH |
32 | |
33 | #define DRV_NAME "sata_sil24" | |
3454dc69 | 34 | #define DRV_VERSION "1.1" |
edb33667 | 35 | |
edb33667 TH |
36 | /* |
37 | * Port request block (PRB) 32 bytes | |
38 | */ | |
39 | struct sil24_prb { | |
b4772574 AD |
40 | __le16 ctrl; |
41 | __le16 prot; | |
42 | __le32 rx_cnt; | |
edb33667 TH |
43 | u8 fis[6 * 4]; |
44 | }; | |
45 | ||
46 | /* | |
47 | * Scatter gather entry (SGE) 16 bytes | |
48 | */ | |
49 | struct sil24_sge { | |
b4772574 AD |
50 | __le64 addr; |
51 | __le32 cnt; | |
52 | __le32 flags; | |
edb33667 TH |
53 | }; |
54 | ||
edb33667 TH |
55 | |
56 | enum { | |
0d5ff566 TH |
57 | SIL24_HOST_BAR = 0, |
58 | SIL24_PORT_BAR = 2, | |
59 | ||
93e2618e TH |
60 | /* sil24 fetches in chunks of 64bytes. The first block |
61 | * contains the PRB and two SGEs. From the second block, it's | |
62 | * consisted of four SGEs and called SGT. Calculate the | |
63 | * number of SGTs that fit into one page. | |
64 | */ | |
65 | SIL24_PRB_SZ = sizeof(struct sil24_prb) | |
66 | + 2 * sizeof(struct sil24_sge), | |
67 | SIL24_MAX_SGT = (PAGE_SIZE - SIL24_PRB_SZ) | |
68 | / (4 * sizeof(struct sil24_sge)), | |
69 | ||
70 | /* This will give us one unused SGEs for ATA. This extra SGE | |
71 | * will be used to store CDB for ATAPI devices. | |
72 | */ | |
73 | SIL24_MAX_SGE = 4 * SIL24_MAX_SGT + 1, | |
74 | ||
edb33667 TH |
75 | /* |
76 | * Global controller registers (128 bytes @ BAR0) | |
77 | */ | |
78 | /* 32 bit regs */ | |
79 | HOST_SLOT_STAT = 0x00, /* 32 bit slot stat * 4 */ | |
80 | HOST_CTRL = 0x40, | |
81 | HOST_IRQ_STAT = 0x44, | |
82 | HOST_PHY_CFG = 0x48, | |
83 | HOST_BIST_CTRL = 0x50, | |
84 | HOST_BIST_PTRN = 0x54, | |
85 | HOST_BIST_STAT = 0x58, | |
86 | HOST_MEM_BIST_STAT = 0x5c, | |
87 | HOST_FLASH_CMD = 0x70, | |
88 | /* 8 bit regs */ | |
89 | HOST_FLASH_DATA = 0x74, | |
90 | HOST_TRANSITION_DETECT = 0x75, | |
91 | HOST_GPIO_CTRL = 0x76, | |
92 | HOST_I2C_ADDR = 0x78, /* 32 bit */ | |
93 | HOST_I2C_DATA = 0x7c, | |
94 | HOST_I2C_XFER_CNT = 0x7e, | |
95 | HOST_I2C_CTRL = 0x7f, | |
96 | ||
97 | /* HOST_SLOT_STAT bits */ | |
98 | HOST_SSTAT_ATTN = (1 << 31), | |
99 | ||
7dafc3fd TH |
100 | /* HOST_CTRL bits */ |
101 | HOST_CTRL_M66EN = (1 << 16), /* M66EN PCI bus signal */ | |
102 | HOST_CTRL_TRDY = (1 << 17), /* latched PCI TRDY */ | |
103 | HOST_CTRL_STOP = (1 << 18), /* latched PCI STOP */ | |
104 | HOST_CTRL_DEVSEL = (1 << 19), /* latched PCI DEVSEL */ | |
105 | HOST_CTRL_REQ64 = (1 << 20), /* latched PCI REQ64 */ | |
d2298dca | 106 | HOST_CTRL_GLOBAL_RST = (1 << 31), /* global reset */ |
7dafc3fd | 107 | |
edb33667 TH |
108 | /* |
109 | * Port registers | |
110 | * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2) | |
111 | */ | |
112 | PORT_REGS_SIZE = 0x2000, | |
135da345 | 113 | |
28c8f3b4 | 114 | PORT_LRAM = 0x0000, /* 31 LRAM slots and PMP regs */ |
135da345 | 115 | PORT_LRAM_SLOT_SZ = 0x0080, /* 32 bytes PRB + 2 SGE, ACT... */ |
edb33667 | 116 | |
28c8f3b4 | 117 | PORT_PMP = 0x0f80, /* 8 bytes PMP * 16 (128 bytes) */ |
c0c55908 TH |
118 | PORT_PMP_STATUS = 0x0000, /* port device status offset */ |
119 | PORT_PMP_QACTIVE = 0x0004, /* port device QActive offset */ | |
120 | PORT_PMP_SIZE = 0x0008, /* 8 bytes per PMP */ | |
121 | ||
edb33667 | 122 | /* 32 bit regs */ |
83bbecc9 TH |
123 | PORT_CTRL_STAT = 0x1000, /* write: ctrl-set, read: stat */ |
124 | PORT_CTRL_CLR = 0x1004, /* write: ctrl-clear */ | |
125 | PORT_IRQ_STAT = 0x1008, /* high: status, low: interrupt */ | |
126 | PORT_IRQ_ENABLE_SET = 0x1010, /* write: enable-set */ | |
127 | PORT_IRQ_ENABLE_CLR = 0x1014, /* write: enable-clear */ | |
edb33667 | 128 | PORT_ACTIVATE_UPPER_ADDR= 0x101c, |
83bbecc9 TH |
129 | PORT_EXEC_FIFO = 0x1020, /* command execution fifo */ |
130 | PORT_CMD_ERR = 0x1024, /* command error number */ | |
edb33667 TH |
131 | PORT_FIS_CFG = 0x1028, |
132 | PORT_FIFO_THRES = 0x102c, | |
133 | /* 16 bit regs */ | |
134 | PORT_DECODE_ERR_CNT = 0x1040, | |
135 | PORT_DECODE_ERR_THRESH = 0x1042, | |
136 | PORT_CRC_ERR_CNT = 0x1044, | |
137 | PORT_CRC_ERR_THRESH = 0x1046, | |
138 | PORT_HSHK_ERR_CNT = 0x1048, | |
139 | PORT_HSHK_ERR_THRESH = 0x104a, | |
140 | /* 32 bit regs */ | |
141 | PORT_PHY_CFG = 0x1050, | |
142 | PORT_SLOT_STAT = 0x1800, | |
143 | PORT_CMD_ACTIVATE = 0x1c00, /* 64 bit cmd activate * 31 (248 bytes) */ | |
c0c55908 | 144 | PORT_CONTEXT = 0x1e04, |
edb33667 TH |
145 | PORT_EXEC_DIAG = 0x1e00, /* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */ |
146 | PORT_PSD_DIAG = 0x1e40, /* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */ | |
147 | PORT_SCONTROL = 0x1f00, | |
148 | PORT_SSTATUS = 0x1f04, | |
149 | PORT_SERROR = 0x1f08, | |
150 | PORT_SACTIVE = 0x1f0c, | |
151 | ||
152 | /* PORT_CTRL_STAT bits */ | |
153 | PORT_CS_PORT_RST = (1 << 0), /* port reset */ | |
154 | PORT_CS_DEV_RST = (1 << 1), /* device reset */ | |
155 | PORT_CS_INIT = (1 << 2), /* port initialize */ | |
156 | PORT_CS_IRQ_WOC = (1 << 3), /* interrupt write one to clear */ | |
d10cb35a | 157 | PORT_CS_CDB16 = (1 << 5), /* 0=12b cdb, 1=16b cdb */ |
28c8f3b4 | 158 | PORT_CS_PMP_RESUME = (1 << 6), /* PMP resume */ |
e382eb1d | 159 | PORT_CS_32BIT_ACTV = (1 << 10), /* 32-bit activation */ |
28c8f3b4 | 160 | PORT_CS_PMP_EN = (1 << 13), /* port multiplier enable */ |
e382eb1d | 161 | PORT_CS_RDY = (1 << 31), /* port ready to accept commands */ |
edb33667 TH |
162 | |
163 | /* PORT_IRQ_STAT/ENABLE_SET/CLR */ | |
164 | /* bits[11:0] are masked */ | |
165 | PORT_IRQ_COMPLETE = (1 << 0), /* command(s) completed */ | |
166 | PORT_IRQ_ERROR = (1 << 1), /* command execution error */ | |
167 | PORT_IRQ_PORTRDY_CHG = (1 << 2), /* port ready change */ | |
168 | PORT_IRQ_PWR_CHG = (1 << 3), /* power management change */ | |
169 | PORT_IRQ_PHYRDY_CHG = (1 << 4), /* PHY ready change */ | |
170 | PORT_IRQ_COMWAKE = (1 << 5), /* COMWAKE received */ | |
7dafc3fd TH |
171 | PORT_IRQ_UNK_FIS = (1 << 6), /* unknown FIS received */ |
172 | PORT_IRQ_DEV_XCHG = (1 << 7), /* device exchanged */ | |
173 | PORT_IRQ_8B10B = (1 << 8), /* 8b/10b decode error threshold */ | |
174 | PORT_IRQ_CRC = (1 << 9), /* CRC error threshold */ | |
175 | PORT_IRQ_HANDSHAKE = (1 << 10), /* handshake error threshold */ | |
3b9f1d0f | 176 | PORT_IRQ_SDB_NOTIFY = (1 << 11), /* SDB notify received */ |
edb33667 | 177 | |
88ce7550 | 178 | DEF_PORT_IRQ = PORT_IRQ_COMPLETE | PORT_IRQ_ERROR | |
0542925b | 179 | PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG | |
854c73a2 | 180 | PORT_IRQ_UNK_FIS | PORT_IRQ_SDB_NOTIFY, |
88ce7550 | 181 | |
edb33667 TH |
182 | /* bits[27:16] are unmasked (raw) */ |
183 | PORT_IRQ_RAW_SHIFT = 16, | |
184 | PORT_IRQ_MASKED_MASK = 0x7ff, | |
185 | PORT_IRQ_RAW_MASK = (0x7ff << PORT_IRQ_RAW_SHIFT), | |
186 | ||
187 | /* ENABLE_SET/CLR specific, intr steering - 2 bit field */ | |
188 | PORT_IRQ_STEER_SHIFT = 30, | |
189 | PORT_IRQ_STEER_MASK = (3 << PORT_IRQ_STEER_SHIFT), | |
190 | ||
191 | /* PORT_CMD_ERR constants */ | |
192 | PORT_CERR_DEV = 1, /* Error bit in D2H Register FIS */ | |
193 | PORT_CERR_SDB = 2, /* Error bit in SDB FIS */ | |
194 | PORT_CERR_DATA = 3, /* Error in data FIS not detected by dev */ | |
195 | PORT_CERR_SEND = 4, /* Initial cmd FIS transmission failure */ | |
196 | PORT_CERR_INCONSISTENT = 5, /* Protocol mismatch */ | |
197 | PORT_CERR_DIRECTION = 6, /* Data direction mismatch */ | |
198 | PORT_CERR_UNDERRUN = 7, /* Ran out of SGEs while writing */ | |
199 | PORT_CERR_OVERRUN = 8, /* Ran out of SGEs while reading */ | |
200 | PORT_CERR_PKT_PROT = 11, /* DIR invalid in 1st PIO setup of ATAPI */ | |
201 | PORT_CERR_SGT_BOUNDARY = 16, /* PLD ecode 00 - SGT not on qword boundary */ | |
202 | PORT_CERR_SGT_TGTABRT = 17, /* PLD ecode 01 - target abort */ | |
203 | PORT_CERR_SGT_MSTABRT = 18, /* PLD ecode 10 - master abort */ | |
204 | PORT_CERR_SGT_PCIPERR = 19, /* PLD ecode 11 - PCI parity err while fetching SGT */ | |
205 | PORT_CERR_CMD_BOUNDARY = 24, /* ctrl[15:13] 001 - PRB not on qword boundary */ | |
206 | PORT_CERR_CMD_TGTABRT = 25, /* ctrl[15:13] 010 - target abort */ | |
207 | PORT_CERR_CMD_MSTABRT = 26, /* ctrl[15:13] 100 - master abort */ | |
208 | PORT_CERR_CMD_PCIPERR = 27, /* ctrl[15:13] 110 - PCI parity err while fetching PRB */ | |
209 | PORT_CERR_XFR_UNDEF = 32, /* PSD ecode 00 - undefined */ | |
210 | PORT_CERR_XFR_TGTABRT = 33, /* PSD ecode 01 - target abort */ | |
64008802 | 211 | PORT_CERR_XFR_MSTABRT = 34, /* PSD ecode 10 - master abort */ |
edb33667 | 212 | PORT_CERR_XFR_PCIPERR = 35, /* PSD ecode 11 - PCI prity err during transfer */ |
83bbecc9 | 213 | PORT_CERR_SENDSERVICE = 36, /* FIS received while sending service */ |
edb33667 | 214 | |
d10cb35a TH |
215 | /* bits of PRB control field */ |
216 | PRB_CTRL_PROTOCOL = (1 << 0), /* override def. ATA protocol */ | |
217 | PRB_CTRL_PACKET_READ = (1 << 4), /* PACKET cmd read */ | |
218 | PRB_CTRL_PACKET_WRITE = (1 << 5), /* PACKET cmd write */ | |
219 | PRB_CTRL_NIEN = (1 << 6), /* Mask completion irq */ | |
220 | PRB_CTRL_SRST = (1 << 7), /* Soft reset request (ign BSY?) */ | |
221 | ||
222 | /* PRB protocol field */ | |
223 | PRB_PROT_PACKET = (1 << 0), | |
224 | PRB_PROT_TCQ = (1 << 1), | |
225 | PRB_PROT_NCQ = (1 << 2), | |
226 | PRB_PROT_READ = (1 << 3), | |
227 | PRB_PROT_WRITE = (1 << 4), | |
228 | PRB_PROT_TRANSPARENT = (1 << 5), | |
229 | ||
edb33667 TH |
230 | /* |
231 | * Other constants | |
232 | */ | |
233 | SGE_TRM = (1 << 31), /* Last SGE in chain */ | |
d10cb35a TH |
234 | SGE_LNK = (1 << 30), /* linked list |
235 | Points to SGT, not SGE */ | |
236 | SGE_DRD = (1 << 29), /* discard data read (/dev/null) | |
237 | data address ignored */ | |
edb33667 | 238 | |
aee10a03 TH |
239 | SIL24_MAX_CMDS = 31, |
240 | ||
edb33667 TH |
241 | /* board id */ |
242 | BID_SIL3124 = 0, | |
243 | BID_SIL3132 = 1, | |
042c21fd | 244 | BID_SIL3131 = 2, |
edb33667 | 245 | |
9466d85b | 246 | /* host flags */ |
9cbe056f SS |
247 | SIL24_COMMON_FLAGS = ATA_FLAG_SATA | ATA_FLAG_PIO_DMA | |
248 | ATA_FLAG_NCQ | ATA_FLAG_ACPI_SATA | | |
249 | ATA_FLAG_AN | ATA_FLAG_PMP, | |
37024e8e | 250 | SIL24_FLAG_PCIX_IRQ_WOC = (1 << 24), /* IRQ loss errata on PCI-X */ |
9466d85b | 251 | |
edb33667 TH |
252 | IRQ_STAT_4PORTS = 0xf, |
253 | }; | |
254 | ||
69ad185f | 255 | struct sil24_ata_block { |
edb33667 | 256 | struct sil24_prb prb; |
93e2618e | 257 | struct sil24_sge sge[SIL24_MAX_SGE]; |
edb33667 TH |
258 | }; |
259 | ||
69ad185f TH |
260 | struct sil24_atapi_block { |
261 | struct sil24_prb prb; | |
262 | u8 cdb[16]; | |
93e2618e | 263 | struct sil24_sge sge[SIL24_MAX_SGE]; |
69ad185f TH |
264 | }; |
265 | ||
266 | union sil24_cmd_block { | |
267 | struct sil24_ata_block ata; | |
268 | struct sil24_atapi_block atapi; | |
269 | }; | |
270 | ||
fc8cc1d5 | 271 | static const struct sil24_cerr_info { |
88ce7550 TH |
272 | unsigned int err_mask, action; |
273 | const char *desc; | |
274 | } sil24_cerr_db[] = { | |
f90f0828 | 275 | [0] = { AC_ERR_DEV, 0, |
88ce7550 | 276 | "device error" }, |
f90f0828 | 277 | [PORT_CERR_DEV] = { AC_ERR_DEV, 0, |
88ce7550 | 278 | "device error via D2H FIS" }, |
f90f0828 | 279 | [PORT_CERR_SDB] = { AC_ERR_DEV, 0, |
88ce7550 | 280 | "device error via SDB FIS" }, |
cf480626 | 281 | [PORT_CERR_DATA] = { AC_ERR_ATA_BUS, ATA_EH_RESET, |
88ce7550 | 282 | "error in data FIS" }, |
cf480626 | 283 | [PORT_CERR_SEND] = { AC_ERR_ATA_BUS, ATA_EH_RESET, |
88ce7550 | 284 | "failed to transmit command FIS" }, |
cf480626 | 285 | [PORT_CERR_INCONSISTENT] = { AC_ERR_HSM, ATA_EH_RESET, |
88ce7550 | 286 | "protocol mismatch" }, |
cf480626 | 287 | [PORT_CERR_DIRECTION] = { AC_ERR_HSM, ATA_EH_RESET, |
88ce7550 | 288 | "data directon mismatch" }, |
cf480626 | 289 | [PORT_CERR_UNDERRUN] = { AC_ERR_HSM, ATA_EH_RESET, |
88ce7550 | 290 | "ran out of SGEs while writing" }, |
cf480626 | 291 | [PORT_CERR_OVERRUN] = { AC_ERR_HSM, ATA_EH_RESET, |
88ce7550 | 292 | "ran out of SGEs while reading" }, |
cf480626 | 293 | [PORT_CERR_PKT_PROT] = { AC_ERR_HSM, ATA_EH_RESET, |
88ce7550 | 294 | "invalid data directon for ATAPI CDB" }, |
cf480626 | 295 | [PORT_CERR_SGT_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_RESET, |
7293fa8f | 296 | "SGT not on qword boundary" }, |
cf480626 | 297 | [PORT_CERR_SGT_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 298 | "PCI target abort while fetching SGT" }, |
cf480626 | 299 | [PORT_CERR_SGT_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 300 | "PCI master abort while fetching SGT" }, |
cf480626 | 301 | [PORT_CERR_SGT_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 302 | "PCI parity error while fetching SGT" }, |
cf480626 | 303 | [PORT_CERR_CMD_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_RESET, |
88ce7550 | 304 | "PRB not on qword boundary" }, |
cf480626 | 305 | [PORT_CERR_CMD_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 306 | "PCI target abort while fetching PRB" }, |
cf480626 | 307 | [PORT_CERR_CMD_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 308 | "PCI master abort while fetching PRB" }, |
cf480626 | 309 | [PORT_CERR_CMD_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 310 | "PCI parity error while fetching PRB" }, |
cf480626 | 311 | [PORT_CERR_XFR_UNDEF] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 312 | "undefined error while transferring data" }, |
cf480626 | 313 | [PORT_CERR_XFR_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 314 | "PCI target abort while transferring data" }, |
cf480626 | 315 | [PORT_CERR_XFR_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 316 | "PCI master abort while transferring data" }, |
cf480626 | 317 | [PORT_CERR_XFR_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_RESET, |
88ce7550 | 318 | "PCI parity error while transferring data" }, |
cf480626 | 319 | [PORT_CERR_SENDSERVICE] = { AC_ERR_HSM, ATA_EH_RESET, |
88ce7550 TH |
320 | "FIS received while sending service FIS" }, |
321 | }; | |
322 | ||
edb33667 TH |
323 | /* |
324 | * ap->private_data | |
325 | * | |
326 | * The preview driver always returned 0 for status. We emulate it | |
327 | * here from the previous interrupt. | |
328 | */ | |
329 | struct sil24_port_priv { | |
69ad185f | 330 | union sil24_cmd_block *cmd_block; /* 32 cmd blocks */ |
edb33667 | 331 | dma_addr_t cmd_block_dma; /* DMA base addr for them */ |
23818034 | 332 | int do_port_rst; |
edb33667 TH |
333 | }; |
334 | ||
cd0d3bbc | 335 | static void sil24_dev_config(struct ata_device *dev); |
82ef04fb TH |
336 | static int sil24_scr_read(struct ata_link *link, unsigned sc_reg, u32 *val); |
337 | static int sil24_scr_write(struct ata_link *link, unsigned sc_reg, u32 val); | |
3454dc69 | 338 | static int sil24_qc_defer(struct ata_queued_cmd *qc); |
edb33667 | 339 | static void sil24_qc_prep(struct ata_queued_cmd *qc); |
9a3d9eb0 | 340 | static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc); |
79f97dad | 341 | static bool sil24_qc_fill_rtf(struct ata_queued_cmd *qc); |
3454dc69 TH |
342 | static void sil24_pmp_attach(struct ata_port *ap); |
343 | static void sil24_pmp_detach(struct ata_port *ap); | |
88ce7550 TH |
344 | static void sil24_freeze(struct ata_port *ap); |
345 | static void sil24_thaw(struct ata_port *ap); | |
a1efdaba TH |
346 | static int sil24_softreset(struct ata_link *link, unsigned int *class, |
347 | unsigned long deadline); | |
348 | static int sil24_hardreset(struct ata_link *link, unsigned int *class, | |
349 | unsigned long deadline); | |
a1efdaba TH |
350 | static int sil24_pmp_hardreset(struct ata_link *link, unsigned int *class, |
351 | unsigned long deadline); | |
88ce7550 TH |
352 | static void sil24_error_handler(struct ata_port *ap); |
353 | static void sil24_post_internal_cmd(struct ata_queued_cmd *qc); | |
edb33667 | 354 | static int sil24_port_start(struct ata_port *ap); |
edb33667 | 355 | static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent); |
281d426c | 356 | #ifdef CONFIG_PM |
d2298dca | 357 | static int sil24_pci_device_resume(struct pci_dev *pdev); |
3454dc69 | 358 | static int sil24_port_resume(struct ata_port *ap); |
281d426c | 359 | #endif |
edb33667 | 360 | |
3b7d697d | 361 | static const struct pci_device_id sil24_pci_tbl[] = { |
54bb3a94 JG |
362 | { PCI_VDEVICE(CMD, 0x3124), BID_SIL3124 }, |
363 | { PCI_VDEVICE(INTEL, 0x3124), BID_SIL3124 }, | |
364 | { PCI_VDEVICE(CMD, 0x3132), BID_SIL3132 }, | |
722d67b6 | 365 | { PCI_VDEVICE(CMD, 0x0242), BID_SIL3132 }, |
464b3286 | 366 | { PCI_VDEVICE(CMD, 0x0244), BID_SIL3132 }, |
54bb3a94 JG |
367 | { PCI_VDEVICE(CMD, 0x3131), BID_SIL3131 }, |
368 | { PCI_VDEVICE(CMD, 0x3531), BID_SIL3131 }, | |
369 | ||
1fcce839 | 370 | { } /* terminate list */ |
edb33667 TH |
371 | }; |
372 | ||
373 | static struct pci_driver sil24_pci_driver = { | |
374 | .name = DRV_NAME, | |
375 | .id_table = sil24_pci_tbl, | |
376 | .probe = sil24_init_one, | |
24dc5f33 | 377 | .remove = ata_pci_remove_one, |
281d426c | 378 | #ifdef CONFIG_PM |
d2298dca TH |
379 | .suspend = ata_pci_device_suspend, |
380 | .resume = sil24_pci_device_resume, | |
281d426c | 381 | #endif |
edb33667 TH |
382 | }; |
383 | ||
193515d5 | 384 | static struct scsi_host_template sil24_sht = { |
68d1d07b | 385 | ATA_NCQ_SHT(DRV_NAME), |
aee10a03 | 386 | .can_queue = SIL24_MAX_CMDS, |
93e2618e | 387 | .sg_tablesize = SIL24_MAX_SGE, |
edb33667 | 388 | .dma_boundary = ATA_DMA_BOUNDARY, |
edb33667 TH |
389 | }; |
390 | ||
029cfd6b TH |
391 | static struct ata_port_operations sil24_ops = { |
392 | .inherits = &sata_pmp_port_ops, | |
69ad185f | 393 | |
3454dc69 | 394 | .qc_defer = sil24_qc_defer, |
edb33667 TH |
395 | .qc_prep = sil24_qc_prep, |
396 | .qc_issue = sil24_qc_issue, | |
79f97dad | 397 | .qc_fill_rtf = sil24_qc_fill_rtf, |
edb33667 | 398 | |
029cfd6b TH |
399 | .freeze = sil24_freeze, |
400 | .thaw = sil24_thaw, | |
a1efdaba TH |
401 | .softreset = sil24_softreset, |
402 | .hardreset = sil24_hardreset, | |
071f44b1 | 403 | .pmp_softreset = sil24_softreset, |
a1efdaba | 404 | .pmp_hardreset = sil24_pmp_hardreset, |
029cfd6b TH |
405 | .error_handler = sil24_error_handler, |
406 | .post_internal_cmd = sil24_post_internal_cmd, | |
407 | .dev_config = sil24_dev_config, | |
edb33667 TH |
408 | |
409 | .scr_read = sil24_scr_read, | |
410 | .scr_write = sil24_scr_write, | |
3454dc69 TH |
411 | .pmp_attach = sil24_pmp_attach, |
412 | .pmp_detach = sil24_pmp_detach, | |
3454dc69 | 413 | |
edb33667 | 414 | .port_start = sil24_port_start, |
3454dc69 TH |
415 | #ifdef CONFIG_PM |
416 | .port_resume = sil24_port_resume, | |
417 | #endif | |
edb33667 TH |
418 | }; |
419 | ||
90ab5ee9 | 420 | static bool sata_sil24_msi; /* Disable MSI */ |
dae77214 VM |
421 | module_param_named(msi, sata_sil24_msi, bool, S_IRUGO); |
422 | MODULE_PARM_DESC(msi, "Enable MSI (Default: false)"); | |
423 | ||
042c21fd | 424 | /* |
cca3974e | 425 | * Use bits 30-31 of port_flags to encode available port numbers. |
042c21fd TH |
426 | * Current maxium is 4. |
427 | */ | |
428 | #define SIL24_NPORTS2FLAG(nports) ((((unsigned)(nports) - 1) & 0x3) << 30) | |
429 | #define SIL24_FLAG2NPORTS(flag) ((((flag) >> 30) & 0x3) + 1) | |
430 | ||
4447d351 | 431 | static const struct ata_port_info sil24_port_info[] = { |
edb33667 TH |
432 | /* sil_3124 */ |
433 | { | |
cca3974e | 434 | .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(4) | |
37024e8e | 435 | SIL24_FLAG_PCIX_IRQ_WOC, |
14bdef98 EIB |
436 | .pio_mask = ATA_PIO4, |
437 | .mwdma_mask = ATA_MWDMA2, | |
438 | .udma_mask = ATA_UDMA5, | |
edb33667 TH |
439 | .port_ops = &sil24_ops, |
440 | }, | |
2e9edbf8 | 441 | /* sil_3132 */ |
edb33667 | 442 | { |
cca3974e | 443 | .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(2), |
14bdef98 EIB |
444 | .pio_mask = ATA_PIO4, |
445 | .mwdma_mask = ATA_MWDMA2, | |
446 | .udma_mask = ATA_UDMA5, | |
042c21fd TH |
447 | .port_ops = &sil24_ops, |
448 | }, | |
449 | /* sil_3131/sil_3531 */ | |
450 | { | |
cca3974e | 451 | .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(1), |
14bdef98 EIB |
452 | .pio_mask = ATA_PIO4, |
453 | .mwdma_mask = ATA_MWDMA2, | |
454 | .udma_mask = ATA_UDMA5, | |
edb33667 TH |
455 | .port_ops = &sil24_ops, |
456 | }, | |
457 | }; | |
458 | ||
aee10a03 TH |
459 | static int sil24_tag(int tag) |
460 | { | |
461 | if (unlikely(ata_tag_internal(tag))) | |
462 | return 0; | |
463 | return tag; | |
464 | } | |
465 | ||
350756f6 TH |
466 | static unsigned long sil24_port_offset(struct ata_port *ap) |
467 | { | |
468 | return ap->port_no * PORT_REGS_SIZE; | |
469 | } | |
470 | ||
471 | static void __iomem *sil24_port_base(struct ata_port *ap) | |
472 | { | |
473 | return ap->host->iomap[SIL24_PORT_BAR] + sil24_port_offset(ap); | |
474 | } | |
475 | ||
cd0d3bbc | 476 | static void sil24_dev_config(struct ata_device *dev) |
69ad185f | 477 | { |
350756f6 | 478 | void __iomem *port = sil24_port_base(dev->link->ap); |
69ad185f | 479 | |
6e7846e9 | 480 | if (dev->cdb_len == 16) |
69ad185f TH |
481 | writel(PORT_CS_CDB16, port + PORT_CTRL_STAT); |
482 | else | |
483 | writel(PORT_CS_CDB16, port + PORT_CTRL_CLR); | |
484 | } | |
485 | ||
e59f0dad | 486 | static void sil24_read_tf(struct ata_port *ap, int tag, struct ata_taskfile *tf) |
6a575fa9 | 487 | { |
350756f6 | 488 | void __iomem *port = sil24_port_base(ap); |
e59f0dad | 489 | struct sil24_prb __iomem *prb; |
4b4a5eae | 490 | u8 fis[6 * 4]; |
6a575fa9 | 491 | |
e59f0dad TH |
492 | prb = port + PORT_LRAM + sil24_tag(tag) * PORT_LRAM_SLOT_SZ; |
493 | memcpy_fromio(fis, prb->fis, sizeof(fis)); | |
494 | ata_tf_from_fis(fis, tf); | |
6a575fa9 TH |
495 | } |
496 | ||
edb33667 TH |
497 | static int sil24_scr_map[] = { |
498 | [SCR_CONTROL] = 0, | |
499 | [SCR_STATUS] = 1, | |
500 | [SCR_ERROR] = 2, | |
501 | [SCR_ACTIVE] = 3, | |
502 | }; | |
503 | ||
82ef04fb | 504 | static int sil24_scr_read(struct ata_link *link, unsigned sc_reg, u32 *val) |
edb33667 | 505 | { |
82ef04fb | 506 | void __iomem *scr_addr = sil24_port_base(link->ap) + PORT_SCONTROL; |
da3dbb17 | 507 | |
edb33667 | 508 | if (sc_reg < ARRAY_SIZE(sil24_scr_map)) { |
da3dbb17 TH |
509 | *val = readl(scr_addr + sil24_scr_map[sc_reg] * 4); |
510 | return 0; | |
edb33667 | 511 | } |
da3dbb17 | 512 | return -EINVAL; |
edb33667 TH |
513 | } |
514 | ||
82ef04fb | 515 | static int sil24_scr_write(struct ata_link *link, unsigned sc_reg, u32 val) |
edb33667 | 516 | { |
82ef04fb | 517 | void __iomem *scr_addr = sil24_port_base(link->ap) + PORT_SCONTROL; |
da3dbb17 | 518 | |
edb33667 | 519 | if (sc_reg < ARRAY_SIZE(sil24_scr_map)) { |
edb33667 | 520 | writel(val, scr_addr + sil24_scr_map[sc_reg] * 4); |
da3dbb17 | 521 | return 0; |
edb33667 | 522 | } |
da3dbb17 | 523 | return -EINVAL; |
edb33667 TH |
524 | } |
525 | ||
23818034 TH |
526 | static void sil24_config_port(struct ata_port *ap) |
527 | { | |
350756f6 | 528 | void __iomem *port = sil24_port_base(ap); |
23818034 TH |
529 | |
530 | /* configure IRQ WoC */ | |
531 | if (ap->flags & SIL24_FLAG_PCIX_IRQ_WOC) | |
532 | writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_STAT); | |
533 | else | |
534 | writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_CLR); | |
535 | ||
536 | /* zero error counters. */ | |
7a4f876b CT |
537 | writew(0x8000, port + PORT_DECODE_ERR_THRESH); |
538 | writew(0x8000, port + PORT_CRC_ERR_THRESH); | |
539 | writew(0x8000, port + PORT_HSHK_ERR_THRESH); | |
540 | writew(0x0000, port + PORT_DECODE_ERR_CNT); | |
541 | writew(0x0000, port + PORT_CRC_ERR_CNT); | |
542 | writew(0x0000, port + PORT_HSHK_ERR_CNT); | |
23818034 TH |
543 | |
544 | /* always use 64bit activation */ | |
545 | writel(PORT_CS_32BIT_ACTV, port + PORT_CTRL_CLR); | |
546 | ||
547 | /* clear port multiplier enable and resume bits */ | |
548 | writel(PORT_CS_PMP_EN | PORT_CS_PMP_RESUME, port + PORT_CTRL_CLR); | |
549 | } | |
550 | ||
3454dc69 TH |
551 | static void sil24_config_pmp(struct ata_port *ap, int attached) |
552 | { | |
350756f6 | 553 | void __iomem *port = sil24_port_base(ap); |
3454dc69 TH |
554 | |
555 | if (attached) | |
556 | writel(PORT_CS_PMP_EN, port + PORT_CTRL_STAT); | |
557 | else | |
558 | writel(PORT_CS_PMP_EN, port + PORT_CTRL_CLR); | |
559 | } | |
560 | ||
561 | static void sil24_clear_pmp(struct ata_port *ap) | |
562 | { | |
350756f6 | 563 | void __iomem *port = sil24_port_base(ap); |
3454dc69 TH |
564 | int i; |
565 | ||
566 | writel(PORT_CS_PMP_RESUME, port + PORT_CTRL_CLR); | |
567 | ||
568 | for (i = 0; i < SATA_PMP_MAX_PORTS; i++) { | |
569 | void __iomem *pmp_base = port + PORT_PMP + i * PORT_PMP_SIZE; | |
570 | ||
571 | writel(0, pmp_base + PORT_PMP_STATUS); | |
572 | writel(0, pmp_base + PORT_PMP_QACTIVE); | |
573 | } | |
574 | } | |
575 | ||
b5bc421c TH |
576 | static int sil24_init_port(struct ata_port *ap) |
577 | { | |
350756f6 | 578 | void __iomem *port = sil24_port_base(ap); |
23818034 | 579 | struct sil24_port_priv *pp = ap->private_data; |
b5bc421c TH |
580 | u32 tmp; |
581 | ||
3454dc69 | 582 | /* clear PMP error status */ |
071f44b1 | 583 | if (sata_pmp_attached(ap)) |
3454dc69 TH |
584 | sil24_clear_pmp(ap); |
585 | ||
b5bc421c | 586 | writel(PORT_CS_INIT, port + PORT_CTRL_STAT); |
97750ceb | 587 | ata_wait_register(ap, port + PORT_CTRL_STAT, |
b5bc421c | 588 | PORT_CS_INIT, PORT_CS_INIT, 10, 100); |
97750ceb | 589 | tmp = ata_wait_register(ap, port + PORT_CTRL_STAT, |
b5bc421c TH |
590 | PORT_CS_RDY, 0, 10, 100); |
591 | ||
23818034 TH |
592 | if ((tmp & (PORT_CS_INIT | PORT_CS_RDY)) != PORT_CS_RDY) { |
593 | pp->do_port_rst = 1; | |
cf480626 | 594 | ap->link.eh_context.i.action |= ATA_EH_RESET; |
b5bc421c | 595 | return -EIO; |
23818034 TH |
596 | } |
597 | ||
b5bc421c TH |
598 | return 0; |
599 | } | |
600 | ||
37b99cba TH |
601 | static int sil24_exec_polled_cmd(struct ata_port *ap, int pmp, |
602 | const struct ata_taskfile *tf, | |
603 | int is_cmd, u32 ctrl, | |
604 | unsigned long timeout_msec) | |
edb33667 | 605 | { |
350756f6 | 606 | void __iomem *port = sil24_port_base(ap); |
ca45160d | 607 | struct sil24_port_priv *pp = ap->private_data; |
69ad185f | 608 | struct sil24_prb *prb = &pp->cmd_block[0].ata.prb; |
ca45160d | 609 | dma_addr_t paddr = pp->cmd_block_dma; |
37b99cba TH |
610 | u32 irq_enabled, irq_mask, irq_stat; |
611 | int rc; | |
612 | ||
613 | prb->ctrl = cpu_to_le16(ctrl); | |
614 | ata_tf_to_fis(tf, pmp, is_cmd, prb->fis); | |
615 | ||
616 | /* temporarily plug completion and error interrupts */ | |
617 | irq_enabled = readl(port + PORT_IRQ_ENABLE_SET); | |
618 | writel(PORT_IRQ_COMPLETE | PORT_IRQ_ERROR, port + PORT_IRQ_ENABLE_CLR); | |
619 | ||
10823452 CM |
620 | /* |
621 | * The barrier is required to ensure that writes to cmd_block reach | |
622 | * the memory before the write to PORT_CMD_ACTIVATE. | |
623 | */ | |
624 | wmb(); | |
37b99cba TH |
625 | writel((u32)paddr, port + PORT_CMD_ACTIVATE); |
626 | writel((u64)paddr >> 32, port + PORT_CMD_ACTIVATE + 4); | |
627 | ||
628 | irq_mask = (PORT_IRQ_COMPLETE | PORT_IRQ_ERROR) << PORT_IRQ_RAW_SHIFT; | |
97750ceb | 629 | irq_stat = ata_wait_register(ap, port + PORT_IRQ_STAT, irq_mask, 0x0, |
37b99cba TH |
630 | 10, timeout_msec); |
631 | ||
632 | writel(irq_mask, port + PORT_IRQ_STAT); /* clear IRQs */ | |
633 | irq_stat >>= PORT_IRQ_RAW_SHIFT; | |
634 | ||
635 | if (irq_stat & PORT_IRQ_COMPLETE) | |
636 | rc = 0; | |
637 | else { | |
638 | /* force port into known state */ | |
639 | sil24_init_port(ap); | |
640 | ||
641 | if (irq_stat & PORT_IRQ_ERROR) | |
642 | rc = -EIO; | |
643 | else | |
644 | rc = -EBUSY; | |
645 | } | |
646 | ||
647 | /* restore IRQ enabled */ | |
648 | writel(irq_enabled, port + PORT_IRQ_ENABLE_SET); | |
649 | ||
650 | return rc; | |
651 | } | |
652 | ||
071f44b1 TH |
653 | static int sil24_softreset(struct ata_link *link, unsigned int *class, |
654 | unsigned long deadline) | |
37b99cba | 655 | { |
cc0680a5 | 656 | struct ata_port *ap = link->ap; |
071f44b1 | 657 | int pmp = sata_srst_pmp(link); |
37b99cba | 658 | unsigned long timeout_msec = 0; |
e59f0dad | 659 | struct ata_taskfile tf; |
643be977 | 660 | const char *reason; |
37b99cba | 661 | int rc; |
ca45160d | 662 | |
07b73470 TH |
663 | DPRINTK("ENTER\n"); |
664 | ||
2555d6c2 TH |
665 | /* put the port into known state */ |
666 | if (sil24_init_port(ap)) { | |
5796d1c4 | 667 | reason = "port not ready"; |
2555d6c2 TH |
668 | goto err; |
669 | } | |
670 | ||
0eaa6058 | 671 | /* do SRST */ |
37b99cba TH |
672 | if (time_after(deadline, jiffies)) |
673 | timeout_msec = jiffies_to_msecs(deadline - jiffies); | |
ca45160d | 674 | |
cc0680a5 | 675 | ata_tf_init(link->device, &tf); /* doesn't really matter */ |
975530e8 TH |
676 | rc = sil24_exec_polled_cmd(ap, pmp, &tf, 0, PRB_CTRL_SRST, |
677 | timeout_msec); | |
37b99cba TH |
678 | if (rc == -EBUSY) { |
679 | reason = "timeout"; | |
680 | goto err; | |
681 | } else if (rc) { | |
682 | reason = "SRST command error"; | |
643be977 | 683 | goto err; |
07b73470 | 684 | } |
10d996ad | 685 | |
e59f0dad TH |
686 | sil24_read_tf(ap, 0, &tf); |
687 | *class = ata_dev_classify(&tf); | |
10d996ad | 688 | |
07b73470 | 689 | DPRINTK("EXIT, class=%u\n", *class); |
ca45160d | 690 | return 0; |
643be977 TH |
691 | |
692 | err: | |
a9a79dfe | 693 | ata_link_err(link, "softreset failed (%s)\n", reason); |
643be977 | 694 | return -EIO; |
ca45160d TH |
695 | } |
696 | ||
cc0680a5 | 697 | static int sil24_hardreset(struct ata_link *link, unsigned int *class, |
d4b2bab4 | 698 | unsigned long deadline) |
489ff4c7 | 699 | { |
cc0680a5 | 700 | struct ata_port *ap = link->ap; |
350756f6 | 701 | void __iomem *port = sil24_port_base(ap); |
23818034 TH |
702 | struct sil24_port_priv *pp = ap->private_data; |
703 | int did_port_rst = 0; | |
ecc2e2b9 | 704 | const char *reason; |
e8e008e7 | 705 | int tout_msec, rc; |
ecc2e2b9 TH |
706 | u32 tmp; |
707 | ||
23818034 TH |
708 | retry: |
709 | /* Sometimes, DEV_RST is not enough to recover the controller. | |
710 | * This happens often after PM DMA CS errata. | |
711 | */ | |
712 | if (pp->do_port_rst) { | |
a9a79dfe JP |
713 | ata_port_warn(ap, |
714 | "controller in dubious state, performing PORT_RST\n"); | |
23818034 TH |
715 | |
716 | writel(PORT_CS_PORT_RST, port + PORT_CTRL_STAT); | |
97750ceb | 717 | ata_msleep(ap, 10); |
23818034 | 718 | writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR); |
97750ceb | 719 | ata_wait_register(ap, port + PORT_CTRL_STAT, PORT_CS_RDY, 0, |
23818034 TH |
720 | 10, 5000); |
721 | ||
722 | /* restore port configuration */ | |
723 | sil24_config_port(ap); | |
724 | sil24_config_pmp(ap, ap->nr_pmp_links); | |
725 | ||
726 | pp->do_port_rst = 0; | |
727 | did_port_rst = 1; | |
728 | } | |
729 | ||
ecc2e2b9 | 730 | /* sil24 does the right thing(tm) without any protection */ |
cc0680a5 | 731 | sata_set_spd(link); |
ecc2e2b9 TH |
732 | |
733 | tout_msec = 100; | |
cc0680a5 | 734 | if (ata_link_online(link)) |
ecc2e2b9 TH |
735 | tout_msec = 5000; |
736 | ||
737 | writel(PORT_CS_DEV_RST, port + PORT_CTRL_STAT); | |
97750ceb | 738 | tmp = ata_wait_register(ap, port + PORT_CTRL_STAT, |
5796d1c4 JG |
739 | PORT_CS_DEV_RST, PORT_CS_DEV_RST, 10, |
740 | tout_msec); | |
ecc2e2b9 | 741 | |
e8e008e7 TH |
742 | /* SStatus oscillates between zero and valid status after |
743 | * DEV_RST, debounce it. | |
ecc2e2b9 | 744 | */ |
cc0680a5 | 745 | rc = sata_link_debounce(link, sata_deb_timing_long, deadline); |
e8e008e7 TH |
746 | if (rc) { |
747 | reason = "PHY debouncing failed"; | |
748 | goto err; | |
749 | } | |
ecc2e2b9 TH |
750 | |
751 | if (tmp & PORT_CS_DEV_RST) { | |
cc0680a5 | 752 | if (ata_link_offline(link)) |
ecc2e2b9 TH |
753 | return 0; |
754 | reason = "link not ready"; | |
755 | goto err; | |
756 | } | |
757 | ||
e8e008e7 TH |
758 | /* Sil24 doesn't store signature FIS after hardreset, so we |
759 | * can't wait for BSY to clear. Some devices take a long time | |
760 | * to get ready and those devices will choke if we don't wait | |
761 | * for BSY clearance here. Tell libata to perform follow-up | |
762 | * softreset. | |
ecc2e2b9 | 763 | */ |
e8e008e7 | 764 | return -EAGAIN; |
ecc2e2b9 TH |
765 | |
766 | err: | |
23818034 TH |
767 | if (!did_port_rst) { |
768 | pp->do_port_rst = 1; | |
769 | goto retry; | |
770 | } | |
771 | ||
a9a79dfe | 772 | ata_link_err(link, "hardreset failed (%s)\n", reason); |
ecc2e2b9 | 773 | return -EIO; |
489ff4c7 TH |
774 | } |
775 | ||
edb33667 | 776 | static inline void sil24_fill_sg(struct ata_queued_cmd *qc, |
69ad185f | 777 | struct sil24_sge *sge) |
edb33667 | 778 | { |
972c26bd | 779 | struct scatterlist *sg; |
3be6cbd7 | 780 | struct sil24_sge *last_sge = NULL; |
ff2aeb1e | 781 | unsigned int si; |
edb33667 | 782 | |
ff2aeb1e | 783 | for_each_sg(qc->sg, sg, qc->n_elem, si) { |
edb33667 TH |
784 | sge->addr = cpu_to_le64(sg_dma_address(sg)); |
785 | sge->cnt = cpu_to_le32(sg_dma_len(sg)); | |
3be6cbd7 JG |
786 | sge->flags = 0; |
787 | ||
788 | last_sge = sge; | |
972c26bd | 789 | sge++; |
edb33667 | 790 | } |
3be6cbd7 | 791 | |
ff2aeb1e | 792 | last_sge->flags = cpu_to_le32(SGE_TRM); |
edb33667 TH |
793 | } |
794 | ||
3454dc69 TH |
795 | static int sil24_qc_defer(struct ata_queued_cmd *qc) |
796 | { | |
797 | struct ata_link *link = qc->dev->link; | |
798 | struct ata_port *ap = link->ap; | |
799 | u8 prot = qc->tf.protocol; | |
13cc546b GG |
800 | |
801 | /* | |
802 | * There is a bug in the chip: | |
803 | * Port LRAM Causes the PRB/SGT Data to be Corrupted | |
804 | * If the host issues a read request for LRAM and SActive registers | |
805 | * while active commands are available in the port, PRB/SGT data in | |
806 | * the LRAM can become corrupted. This issue applies only when | |
807 | * reading from, but not writing to, the LRAM. | |
808 | * | |
809 | * Therefore, reading LRAM when there is no particular error [and | |
810 | * other commands may be outstanding] is prohibited. | |
811 | * | |
812 | * To avoid this bug there are two situations where a command must run | |
813 | * exclusive of any other commands on the port: | |
814 | * | |
815 | * - ATAPI commands which check the sense data | |
816 | * - Passthrough ATA commands which always have ATA_QCFLAG_RESULT_TF | |
817 | * set. | |
818 | * | |
819 | */ | |
405e66b3 | 820 | int is_excl = (ata_is_atapi(prot) || |
13cc546b GG |
821 | (qc->flags & ATA_QCFLAG_RESULT_TF)); |
822 | ||
3454dc69 TH |
823 | if (unlikely(ap->excl_link)) { |
824 | if (link == ap->excl_link) { | |
825 | if (ap->nr_active_links) | |
826 | return ATA_DEFER_PORT; | |
827 | qc->flags |= ATA_QCFLAG_CLEAR_EXCL; | |
828 | } else | |
829 | return ATA_DEFER_PORT; | |
13cc546b | 830 | } else if (unlikely(is_excl)) { |
3454dc69 TH |
831 | ap->excl_link = link; |
832 | if (ap->nr_active_links) | |
833 | return ATA_DEFER_PORT; | |
834 | qc->flags |= ATA_QCFLAG_CLEAR_EXCL; | |
835 | } | |
836 | ||
837 | return ata_std_qc_defer(qc); | |
838 | } | |
839 | ||
edb33667 TH |
840 | static void sil24_qc_prep(struct ata_queued_cmd *qc) |
841 | { | |
842 | struct ata_port *ap = qc->ap; | |
843 | struct sil24_port_priv *pp = ap->private_data; | |
aee10a03 | 844 | union sil24_cmd_block *cb; |
69ad185f TH |
845 | struct sil24_prb *prb; |
846 | struct sil24_sge *sge; | |
bad28a37 | 847 | u16 ctrl = 0; |
edb33667 | 848 | |
aee10a03 TH |
849 | cb = &pp->cmd_block[sil24_tag(qc->tag)]; |
850 | ||
405e66b3 | 851 | if (!ata_is_atapi(qc->tf.protocol)) { |
69ad185f TH |
852 | prb = &cb->ata.prb; |
853 | sge = cb->ata.sge; | |
4f1a0ee1 RH |
854 | if (ata_is_data(qc->tf.protocol)) { |
855 | u16 prot = 0; | |
856 | ctrl = PRB_CTRL_PROTOCOL; | |
857 | if (ata_is_ncq(qc->tf.protocol)) | |
858 | prot |= PRB_PROT_NCQ; | |
859 | if (qc->tf.flags & ATA_TFLAG_WRITE) | |
860 | prot |= PRB_PROT_WRITE; | |
861 | else | |
862 | prot |= PRB_PROT_READ; | |
863 | prb->prot = cpu_to_le16(prot); | |
864 | } | |
405e66b3 | 865 | } else { |
69ad185f TH |
866 | prb = &cb->atapi.prb; |
867 | sge = cb->atapi.sge; | |
14e45c15 | 868 | memset(cb->atapi.cdb, 0, sizeof(cb->atapi.cdb)); |
6e7846e9 | 869 | memcpy(cb->atapi.cdb, qc->cdb, qc->dev->cdb_len); |
69ad185f | 870 | |
405e66b3 | 871 | if (ata_is_data(qc->tf.protocol)) { |
69ad185f | 872 | if (qc->tf.flags & ATA_TFLAG_WRITE) |
bad28a37 | 873 | ctrl = PRB_CTRL_PACKET_WRITE; |
69ad185f | 874 | else |
bad28a37 TH |
875 | ctrl = PRB_CTRL_PACKET_READ; |
876 | } | |
edb33667 TH |
877 | } |
878 | ||
bad28a37 | 879 | prb->ctrl = cpu_to_le16(ctrl); |
3454dc69 | 880 | ata_tf_to_fis(&qc->tf, qc->dev->link->pmp, 1, prb->fis); |
edb33667 TH |
881 | |
882 | if (qc->flags & ATA_QCFLAG_DMAMAP) | |
69ad185f | 883 | sil24_fill_sg(qc, sge); |
edb33667 TH |
884 | } |
885 | ||
9a3d9eb0 | 886 | static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc) |
edb33667 TH |
887 | { |
888 | struct ata_port *ap = qc->ap; | |
889 | struct sil24_port_priv *pp = ap->private_data; | |
350756f6 | 890 | void __iomem *port = sil24_port_base(ap); |
aee10a03 TH |
891 | unsigned int tag = sil24_tag(qc->tag); |
892 | dma_addr_t paddr; | |
893 | void __iomem *activate; | |
edb33667 | 894 | |
aee10a03 TH |
895 | paddr = pp->cmd_block_dma + tag * sizeof(*pp->cmd_block); |
896 | activate = port + PORT_CMD_ACTIVATE + tag * 8; | |
897 | ||
10823452 CM |
898 | /* |
899 | * The barrier is required to ensure that writes to cmd_block reach | |
900 | * the memory before the write to PORT_CMD_ACTIVATE. | |
901 | */ | |
902 | wmb(); | |
aee10a03 TH |
903 | writel((u32)paddr, activate); |
904 | writel((u64)paddr >> 32, activate + 4); | |
26ec634c | 905 | |
edb33667 TH |
906 | return 0; |
907 | } | |
908 | ||
79f97dad TH |
909 | static bool sil24_qc_fill_rtf(struct ata_queued_cmd *qc) |
910 | { | |
911 | sil24_read_tf(qc->ap, qc->tag, &qc->result_tf); | |
912 | return true; | |
913 | } | |
914 | ||
3454dc69 TH |
915 | static void sil24_pmp_attach(struct ata_port *ap) |
916 | { | |
906c1ff4 TH |
917 | u32 *gscr = ap->link.device->gscr; |
918 | ||
3454dc69 TH |
919 | sil24_config_pmp(ap, 1); |
920 | sil24_init_port(ap); | |
906c1ff4 TH |
921 | |
922 | if (sata_pmp_gscr_vendor(gscr) == 0x11ab && | |
923 | sata_pmp_gscr_devid(gscr) == 0x4140) { | |
a9a79dfe | 924 | ata_port_info(ap, |
906c1ff4 TH |
925 | "disabling NCQ support due to sil24-mv4140 quirk\n"); |
926 | ap->flags &= ~ATA_FLAG_NCQ; | |
927 | } | |
3454dc69 TH |
928 | } |
929 | ||
930 | static void sil24_pmp_detach(struct ata_port *ap) | |
931 | { | |
932 | sil24_init_port(ap); | |
933 | sil24_config_pmp(ap, 0); | |
906c1ff4 TH |
934 | |
935 | ap->flags |= ATA_FLAG_NCQ; | |
3454dc69 TH |
936 | } |
937 | ||
3454dc69 TH |
938 | static int sil24_pmp_hardreset(struct ata_link *link, unsigned int *class, |
939 | unsigned long deadline) | |
940 | { | |
941 | int rc; | |
942 | ||
943 | rc = sil24_init_port(link->ap); | |
944 | if (rc) { | |
a9a79dfe | 945 | ata_link_err(link, "hardreset failed (port not ready)\n"); |
3454dc69 TH |
946 | return rc; |
947 | } | |
948 | ||
5958e302 | 949 | return sata_std_hardreset(link, class, deadline); |
3454dc69 TH |
950 | } |
951 | ||
88ce7550 | 952 | static void sil24_freeze(struct ata_port *ap) |
7d1ce682 | 953 | { |
350756f6 | 954 | void __iomem *port = sil24_port_base(ap); |
7d1ce682 | 955 | |
88ce7550 TH |
956 | /* Port-wide IRQ mask in HOST_CTRL doesn't really work, clear |
957 | * PORT_IRQ_ENABLE instead. | |
958 | */ | |
959 | writel(0xffff, port + PORT_IRQ_ENABLE_CLR); | |
7d1ce682 TH |
960 | } |
961 | ||
88ce7550 | 962 | static void sil24_thaw(struct ata_port *ap) |
edb33667 | 963 | { |
350756f6 | 964 | void __iomem *port = sil24_port_base(ap); |
edb33667 TH |
965 | u32 tmp; |
966 | ||
88ce7550 TH |
967 | /* clear IRQ */ |
968 | tmp = readl(port + PORT_IRQ_STAT); | |
969 | writel(tmp, port + PORT_IRQ_STAT); | |
edb33667 | 970 | |
88ce7550 TH |
971 | /* turn IRQ back on */ |
972 | writel(DEF_PORT_IRQ, port + PORT_IRQ_ENABLE_SET); | |
edb33667 TH |
973 | } |
974 | ||
88ce7550 | 975 | static void sil24_error_intr(struct ata_port *ap) |
8746618d | 976 | { |
350756f6 | 977 | void __iomem *port = sil24_port_base(ap); |
e59f0dad | 978 | struct sil24_port_priv *pp = ap->private_data; |
3454dc69 TH |
979 | struct ata_queued_cmd *qc = NULL; |
980 | struct ata_link *link; | |
981 | struct ata_eh_info *ehi; | |
982 | int abort = 0, freeze = 0; | |
88ce7550 | 983 | u32 irq_stat; |
8746618d | 984 | |
88ce7550 | 985 | /* on error, we need to clear IRQ explicitly */ |
8746618d | 986 | irq_stat = readl(port + PORT_IRQ_STAT); |
88ce7550 | 987 | writel(irq_stat, port + PORT_IRQ_STAT); |
ad6e90f6 | 988 | |
88ce7550 | 989 | /* first, analyze and record host port events */ |
3454dc69 TH |
990 | link = &ap->link; |
991 | ehi = &link->eh_info; | |
88ce7550 | 992 | ata_ehi_clear_desc(ehi); |
ad6e90f6 | 993 | |
88ce7550 | 994 | ata_ehi_push_desc(ehi, "irq_stat 0x%08x", irq_stat); |
8746618d | 995 | |
854c73a2 | 996 | if (irq_stat & PORT_IRQ_SDB_NOTIFY) { |
854c73a2 | 997 | ata_ehi_push_desc(ehi, "SDB notify"); |
7d77b247 | 998 | sata_async_notification(ap); |
854c73a2 TH |
999 | } |
1000 | ||
0542925b TH |
1001 | if (irq_stat & (PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG)) { |
1002 | ata_ehi_hotplugged(ehi); | |
b64bbc39 TH |
1003 | ata_ehi_push_desc(ehi, "%s", |
1004 | irq_stat & PORT_IRQ_PHYRDY_CHG ? | |
1005 | "PHY RDY changed" : "device exchanged"); | |
88ce7550 | 1006 | freeze = 1; |
6a575fa9 TH |
1007 | } |
1008 | ||
88ce7550 TH |
1009 | if (irq_stat & PORT_IRQ_UNK_FIS) { |
1010 | ehi->err_mask |= AC_ERR_HSM; | |
cf480626 | 1011 | ehi->action |= ATA_EH_RESET; |
b64bbc39 | 1012 | ata_ehi_push_desc(ehi, "unknown FIS"); |
88ce7550 TH |
1013 | freeze = 1; |
1014 | } | |
1015 | ||
1016 | /* deal with command error */ | |
1017 | if (irq_stat & PORT_IRQ_ERROR) { | |
fc8cc1d5 | 1018 | const struct sil24_cerr_info *ci = NULL; |
88ce7550 | 1019 | unsigned int err_mask = 0, action = 0; |
3454dc69 TH |
1020 | u32 context, cerr; |
1021 | int pmp; | |
1022 | ||
1023 | abort = 1; | |
1024 | ||
1025 | /* DMA Context Switch Failure in Port Multiplier Mode | |
1026 | * errata. If we have active commands to 3 or more | |
1027 | * devices, any error condition on active devices can | |
1028 | * corrupt DMA context switching. | |
1029 | */ | |
1030 | if (ap->nr_active_links >= 3) { | |
1031 | ehi->err_mask |= AC_ERR_OTHER; | |
cf480626 | 1032 | ehi->action |= ATA_EH_RESET; |
3454dc69 | 1033 | ata_ehi_push_desc(ehi, "PMP DMA CS errata"); |
23818034 | 1034 | pp->do_port_rst = 1; |
3454dc69 TH |
1035 | freeze = 1; |
1036 | } | |
1037 | ||
1038 | /* find out the offending link and qc */ | |
071f44b1 | 1039 | if (sata_pmp_attached(ap)) { |
3454dc69 TH |
1040 | context = readl(port + PORT_CONTEXT); |
1041 | pmp = (context >> 5) & 0xf; | |
1042 | ||
1043 | if (pmp < ap->nr_pmp_links) { | |
1044 | link = &ap->pmp_link[pmp]; | |
1045 | ehi = &link->eh_info; | |
1046 | qc = ata_qc_from_tag(ap, link->active_tag); | |
1047 | ||
1048 | ata_ehi_clear_desc(ehi); | |
1049 | ata_ehi_push_desc(ehi, "irq_stat 0x%08x", | |
1050 | irq_stat); | |
1051 | } else { | |
1052 | err_mask |= AC_ERR_HSM; | |
cf480626 | 1053 | action |= ATA_EH_RESET; |
3454dc69 TH |
1054 | freeze = 1; |
1055 | } | |
1056 | } else | |
1057 | qc = ata_qc_from_tag(ap, link->active_tag); | |
88ce7550 TH |
1058 | |
1059 | /* analyze CMD_ERR */ | |
1060 | cerr = readl(port + PORT_CMD_ERR); | |
1061 | if (cerr < ARRAY_SIZE(sil24_cerr_db)) | |
1062 | ci = &sil24_cerr_db[cerr]; | |
1063 | ||
1064 | if (ci && ci->desc) { | |
1065 | err_mask |= ci->err_mask; | |
1066 | action |= ci->action; | |
cf480626 | 1067 | if (action & ATA_EH_RESET) |
c2e14f11 | 1068 | freeze = 1; |
b64bbc39 | 1069 | ata_ehi_push_desc(ehi, "%s", ci->desc); |
88ce7550 TH |
1070 | } else { |
1071 | err_mask |= AC_ERR_OTHER; | |
cf480626 | 1072 | action |= ATA_EH_RESET; |
c2e14f11 | 1073 | freeze = 1; |
b64bbc39 | 1074 | ata_ehi_push_desc(ehi, "unknown command error %d", |
88ce7550 TH |
1075 | cerr); |
1076 | } | |
1077 | ||
1078 | /* record error info */ | |
520d06f9 | 1079 | if (qc) |
88ce7550 | 1080 | qc->err_mask |= err_mask; |
520d06f9 | 1081 | else |
88ce7550 TH |
1082 | ehi->err_mask |= err_mask; |
1083 | ||
1084 | ehi->action |= action; | |
3454dc69 TH |
1085 | |
1086 | /* if PMP, resume */ | |
071f44b1 | 1087 | if (sata_pmp_attached(ap)) |
3454dc69 | 1088 | writel(PORT_CS_PMP_RESUME, port + PORT_CTRL_STAT); |
a22e2eb0 | 1089 | } |
88ce7550 TH |
1090 | |
1091 | /* freeze or abort */ | |
1092 | if (freeze) | |
1093 | ata_port_freeze(ap); | |
3454dc69 TH |
1094 | else if (abort) { |
1095 | if (qc) | |
1096 | ata_link_abort(qc->dev->link); | |
1097 | else | |
1098 | ata_port_abort(ap); | |
1099 | } | |
8746618d TH |
1100 | } |
1101 | ||
edb33667 TH |
1102 | static inline void sil24_host_intr(struct ata_port *ap) |
1103 | { | |
350756f6 | 1104 | void __iomem *port = sil24_port_base(ap); |
aee10a03 TH |
1105 | u32 slot_stat, qc_active; |
1106 | int rc; | |
edb33667 | 1107 | |
228f47b9 TH |
1108 | /* If PCIX_IRQ_WOC, there's an inherent race window between |
1109 | * clearing IRQ pending status and reading PORT_SLOT_STAT | |
1110 | * which may cause spurious interrupts afterwards. This is | |
1111 | * unavoidable and much better than losing interrupts which | |
1112 | * happens if IRQ pending is cleared after reading | |
1113 | * PORT_SLOT_STAT. | |
1114 | */ | |
1115 | if (ap->flags & SIL24_FLAG_PCIX_IRQ_WOC) | |
1116 | writel(PORT_IRQ_COMPLETE, port + PORT_IRQ_STAT); | |
1117 | ||
edb33667 | 1118 | slot_stat = readl(port + PORT_SLOT_STAT); |
37024e8e | 1119 | |
88ce7550 TH |
1120 | if (unlikely(slot_stat & HOST_SSTAT_ATTN)) { |
1121 | sil24_error_intr(ap); | |
1122 | return; | |
1123 | } | |
1124 | ||
aee10a03 | 1125 | qc_active = slot_stat & ~HOST_SSTAT_ATTN; |
79f97dad | 1126 | rc = ata_qc_complete_multiple(ap, qc_active); |
aee10a03 TH |
1127 | if (rc > 0) |
1128 | return; | |
1129 | if (rc < 0) { | |
9af5c9c9 | 1130 | struct ata_eh_info *ehi = &ap->link.eh_info; |
aee10a03 | 1131 | ehi->err_mask |= AC_ERR_HSM; |
cf480626 | 1132 | ehi->action |= ATA_EH_RESET; |
aee10a03 | 1133 | ata_port_freeze(ap); |
88ce7550 TH |
1134 | return; |
1135 | } | |
1136 | ||
228f47b9 TH |
1137 | /* spurious interrupts are expected if PCIX_IRQ_WOC */ |
1138 | if (!(ap->flags & SIL24_FLAG_PCIX_IRQ_WOC) && ata_ratelimit()) | |
a9a79dfe JP |
1139 | ata_port_info(ap, |
1140 | "spurious interrupt (slot_stat 0x%x active_tag %d sactive 0x%x)\n", | |
9af5c9c9 | 1141 | slot_stat, ap->link.active_tag, ap->link.sactive); |
edb33667 TH |
1142 | } |
1143 | ||
7d12e780 | 1144 | static irqreturn_t sil24_interrupt(int irq, void *dev_instance) |
edb33667 | 1145 | { |
cca3974e | 1146 | struct ata_host *host = dev_instance; |
0d5ff566 | 1147 | void __iomem *host_base = host->iomap[SIL24_HOST_BAR]; |
edb33667 TH |
1148 | unsigned handled = 0; |
1149 | u32 status; | |
1150 | int i; | |
1151 | ||
0d5ff566 | 1152 | status = readl(host_base + HOST_IRQ_STAT); |
edb33667 | 1153 | |
06460aea TH |
1154 | if (status == 0xffffffff) { |
1155 | printk(KERN_ERR DRV_NAME ": IRQ status == 0xffffffff, " | |
1156 | "PCI fault or device removal?\n"); | |
1157 | goto out; | |
1158 | } | |
1159 | ||
edb33667 TH |
1160 | if (!(status & IRQ_STAT_4PORTS)) |
1161 | goto out; | |
1162 | ||
cca3974e | 1163 | spin_lock(&host->lock); |
edb33667 | 1164 | |
cca3974e | 1165 | for (i = 0; i < host->n_ports; i++) |
edb33667 | 1166 | if (status & (1 << i)) { |
3e4ec344 TH |
1167 | sil24_host_intr(host->ports[i]); |
1168 | handled++; | |
edb33667 TH |
1169 | } |
1170 | ||
cca3974e | 1171 | spin_unlock(&host->lock); |
edb33667 TH |
1172 | out: |
1173 | return IRQ_RETVAL(handled); | |
1174 | } | |
1175 | ||
88ce7550 TH |
1176 | static void sil24_error_handler(struct ata_port *ap) |
1177 | { | |
23818034 TH |
1178 | struct sil24_port_priv *pp = ap->private_data; |
1179 | ||
3454dc69 | 1180 | if (sil24_init_port(ap)) |
88ce7550 | 1181 | ata_eh_freeze_port(ap); |
88ce7550 | 1182 | |
a1efdaba | 1183 | sata_pmp_error_handler(ap); |
23818034 TH |
1184 | |
1185 | pp->do_port_rst = 0; | |
88ce7550 TH |
1186 | } |
1187 | ||
1188 | static void sil24_post_internal_cmd(struct ata_queued_cmd *qc) | |
1189 | { | |
1190 | struct ata_port *ap = qc->ap; | |
1191 | ||
88ce7550 | 1192 | /* make DMA engine forget about the failed command */ |
3454dc69 TH |
1193 | if ((qc->flags & ATA_QCFLAG_FAILED) && sil24_init_port(ap)) |
1194 | ata_eh_freeze_port(ap); | |
88ce7550 TH |
1195 | } |
1196 | ||
edb33667 TH |
1197 | static int sil24_port_start(struct ata_port *ap) |
1198 | { | |
cca3974e | 1199 | struct device *dev = ap->host->dev; |
edb33667 | 1200 | struct sil24_port_priv *pp; |
69ad185f | 1201 | union sil24_cmd_block *cb; |
aee10a03 | 1202 | size_t cb_size = sizeof(*cb) * SIL24_MAX_CMDS; |
edb33667 TH |
1203 | dma_addr_t cb_dma; |
1204 | ||
24dc5f33 | 1205 | pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL); |
edb33667 | 1206 | if (!pp) |
24dc5f33 | 1207 | return -ENOMEM; |
edb33667 | 1208 | |
24dc5f33 | 1209 | cb = dmam_alloc_coherent(dev, cb_size, &cb_dma, GFP_KERNEL); |
6037d6bb | 1210 | if (!cb) |
24dc5f33 | 1211 | return -ENOMEM; |
edb33667 TH |
1212 | memset(cb, 0, cb_size); |
1213 | ||
edb33667 TH |
1214 | pp->cmd_block = cb; |
1215 | pp->cmd_block_dma = cb_dma; | |
1216 | ||
1217 | ap->private_data = pp; | |
1218 | ||
350756f6 TH |
1219 | ata_port_pbar_desc(ap, SIL24_HOST_BAR, -1, "host"); |
1220 | ata_port_pbar_desc(ap, SIL24_PORT_BAR, sil24_port_offset(ap), "port"); | |
1221 | ||
edb33667 | 1222 | return 0; |
edb33667 TH |
1223 | } |
1224 | ||
4447d351 | 1225 | static void sil24_init_controller(struct ata_host *host) |
2a41a610 | 1226 | { |
4447d351 | 1227 | void __iomem *host_base = host->iomap[SIL24_HOST_BAR]; |
2a41a610 TH |
1228 | u32 tmp; |
1229 | int i; | |
1230 | ||
1231 | /* GPIO off */ | |
1232 | writel(0, host_base + HOST_FLASH_CMD); | |
1233 | ||
1234 | /* clear global reset & mask interrupts during initialization */ | |
1235 | writel(0, host_base + HOST_CTRL); | |
1236 | ||
1237 | /* init ports */ | |
4447d351 | 1238 | for (i = 0; i < host->n_ports; i++) { |
23818034 | 1239 | struct ata_port *ap = host->ports[i]; |
350756f6 TH |
1240 | void __iomem *port = sil24_port_base(ap); |
1241 | ||
2a41a610 TH |
1242 | |
1243 | /* Initial PHY setting */ | |
1244 | writel(0x20c, port + PORT_PHY_CFG); | |
1245 | ||
1246 | /* Clear port RST */ | |
1247 | tmp = readl(port + PORT_CTRL_STAT); | |
1248 | if (tmp & PORT_CS_PORT_RST) { | |
1249 | writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR); | |
97750ceb | 1250 | tmp = ata_wait_register(NULL, port + PORT_CTRL_STAT, |
2a41a610 TH |
1251 | PORT_CS_PORT_RST, |
1252 | PORT_CS_PORT_RST, 10, 100); | |
1253 | if (tmp & PORT_CS_PORT_RST) | |
a44fec1f JP |
1254 | dev_err(host->dev, |
1255 | "failed to clear port RST\n"); | |
2a41a610 TH |
1256 | } |
1257 | ||
23818034 TH |
1258 | /* configure port */ |
1259 | sil24_config_port(ap); | |
2a41a610 TH |
1260 | } |
1261 | ||
1262 | /* Turn on interrupts */ | |
1263 | writel(IRQ_STAT_4PORTS, host_base + HOST_CTRL); | |
1264 | } | |
1265 | ||
edb33667 TH |
1266 | static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) |
1267 | { | |
93e2618e | 1268 | extern int __MARKER__sil24_cmd_block_is_sized_wrongly; |
4447d351 TH |
1269 | struct ata_port_info pi = sil24_port_info[ent->driver_data]; |
1270 | const struct ata_port_info *ppi[] = { &pi, NULL }; | |
1271 | void __iomem * const *iomap; | |
1272 | struct ata_host *host; | |
350756f6 | 1273 | int rc; |
37024e8e | 1274 | u32 tmp; |
edb33667 | 1275 | |
93e2618e TH |
1276 | /* cause link error if sil24_cmd_block is sized wrongly */ |
1277 | if (sizeof(union sil24_cmd_block) != PAGE_SIZE) | |
1278 | __MARKER__sil24_cmd_block_is_sized_wrongly = 1; | |
1279 | ||
06296a1e | 1280 | ata_print_version_once(&pdev->dev, DRV_VERSION); |
edb33667 | 1281 | |
4447d351 | 1282 | /* acquire resources */ |
24dc5f33 | 1283 | rc = pcim_enable_device(pdev); |
edb33667 TH |
1284 | if (rc) |
1285 | return rc; | |
1286 | ||
0d5ff566 TH |
1287 | rc = pcim_iomap_regions(pdev, |
1288 | (1 << SIL24_HOST_BAR) | (1 << SIL24_PORT_BAR), | |
1289 | DRV_NAME); | |
edb33667 | 1290 | if (rc) |
24dc5f33 | 1291 | return rc; |
4447d351 | 1292 | iomap = pcim_iomap_table(pdev); |
edb33667 | 1293 | |
4447d351 TH |
1294 | /* apply workaround for completion IRQ loss on PCI-X errata */ |
1295 | if (pi.flags & SIL24_FLAG_PCIX_IRQ_WOC) { | |
1296 | tmp = readl(iomap[SIL24_HOST_BAR] + HOST_CTRL); | |
1297 | if (tmp & (HOST_CTRL_TRDY | HOST_CTRL_STOP | HOST_CTRL_DEVSEL)) | |
a44fec1f JP |
1298 | dev_info(&pdev->dev, |
1299 | "Applying completion IRQ loss on PCI-X errata fix\n"); | |
4447d351 TH |
1300 | else |
1301 | pi.flags &= ~SIL24_FLAG_PCIX_IRQ_WOC; | |
1302 | } | |
edb33667 | 1303 | |
4447d351 TH |
1304 | /* allocate and fill host */ |
1305 | host = ata_host_alloc_pinfo(&pdev->dev, ppi, | |
1306 | SIL24_FLAG2NPORTS(ppi[0]->flags)); | |
1307 | if (!host) | |
1308 | return -ENOMEM; | |
1309 | host->iomap = iomap; | |
edb33667 | 1310 | |
4447d351 | 1311 | /* configure and activate the device */ |
6a35528a YH |
1312 | if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) { |
1313 | rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)); | |
26ec634c | 1314 | if (rc) { |
284901a9 | 1315 | rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)); |
26ec634c | 1316 | if (rc) { |
a44fec1f JP |
1317 | dev_err(&pdev->dev, |
1318 | "64-bit DMA enable failed\n"); | |
24dc5f33 | 1319 | return rc; |
26ec634c TH |
1320 | } |
1321 | } | |
1322 | } else { | |
284901a9 | 1323 | rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
26ec634c | 1324 | if (rc) { |
a44fec1f | 1325 | dev_err(&pdev->dev, "32-bit DMA enable failed\n"); |
24dc5f33 | 1326 | return rc; |
26ec634c | 1327 | } |
284901a9 | 1328 | rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)); |
26ec634c | 1329 | if (rc) { |
a44fec1f JP |
1330 | dev_err(&pdev->dev, |
1331 | "32-bit consistent DMA enable failed\n"); | |
24dc5f33 | 1332 | return rc; |
26ec634c | 1333 | } |
edb33667 TH |
1334 | } |
1335 | ||
e8b3b5e9 TH |
1336 | /* Set max read request size to 4096. This slightly increases |
1337 | * write throughput for pci-e variants. | |
1338 | */ | |
1339 | pcie_set_readrq(pdev, 4096); | |
1340 | ||
4447d351 | 1341 | sil24_init_controller(host); |
edb33667 | 1342 | |
dae77214 | 1343 | if (sata_sil24_msi && !pci_enable_msi(pdev)) { |
a44fec1f | 1344 | dev_info(&pdev->dev, "Using MSI\n"); |
dae77214 VM |
1345 | pci_intx(pdev, 0); |
1346 | } | |
1347 | ||
edb33667 | 1348 | pci_set_master(pdev); |
4447d351 TH |
1349 | return ata_host_activate(host, pdev->irq, sil24_interrupt, IRQF_SHARED, |
1350 | &sil24_sht); | |
edb33667 TH |
1351 | } |
1352 | ||
281d426c | 1353 | #ifdef CONFIG_PM |
d2298dca TH |
1354 | static int sil24_pci_device_resume(struct pci_dev *pdev) |
1355 | { | |
0a86e1c8 | 1356 | struct ata_host *host = pci_get_drvdata(pdev); |
0d5ff566 | 1357 | void __iomem *host_base = host->iomap[SIL24_HOST_BAR]; |
553c4aa6 | 1358 | int rc; |
d2298dca | 1359 | |
553c4aa6 TH |
1360 | rc = ata_pci_device_do_resume(pdev); |
1361 | if (rc) | |
1362 | return rc; | |
d2298dca TH |
1363 | |
1364 | if (pdev->dev.power.power_state.event == PM_EVENT_SUSPEND) | |
0d5ff566 | 1365 | writel(HOST_CTRL_GLOBAL_RST, host_base + HOST_CTRL); |
d2298dca | 1366 | |
4447d351 | 1367 | sil24_init_controller(host); |
d2298dca | 1368 | |
cca3974e | 1369 | ata_host_resume(host); |
d2298dca TH |
1370 | |
1371 | return 0; | |
1372 | } | |
3454dc69 TH |
1373 | |
1374 | static int sil24_port_resume(struct ata_port *ap) | |
1375 | { | |
1376 | sil24_config_pmp(ap, ap->nr_pmp_links); | |
1377 | return 0; | |
1378 | } | |
281d426c | 1379 | #endif |
d2298dca | 1380 | |
2fc75da0 | 1381 | module_pci_driver(sil24_pci_driver); |
edb33667 TH |
1382 | |
1383 | MODULE_AUTHOR("Tejun Heo"); | |
1384 | MODULE_DESCRIPTION("Silicon Image 3124/3132 SATA low-level driver"); | |
1385 | MODULE_LICENSE("GPL"); | |
1386 | MODULE_DEVICE_TABLE(pci, sil24_pci_tbl); |