projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge master.kernel.org:/pub/scm/linux/kernel/git/davej/cpufreq
[deliverable/linux.git] / drivers / char / drm / via_verifier.c
CommitLineData
22f579c6
DA		 1/*
2 * Copyright 2004 The Unichrome Project. All Rights Reserved.
3 * Copyright 2005 Thomas Hellstrom. All Rights Reserved.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sub license,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the
13 * next paragraph) shall be included in all copies or substantial portions
14 * of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHOR(S), AND/OR THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
23 *
24 * Author: Thomas Hellstrom 2004, 2005.
25 * This code was written using docs obtained under NDA from VIA Inc.
26 *
27 * Don't run this code directly on an AGP buffer. Due to cache problems it will
28 * be very slow.
29 */
30
22f579c6
DA		 31#include "via_3d_reg.h"
32#include "drmP.h"
33#include "drm.h"
34#include "via_drm.h"
35#include "via_verifier.h"
36#include "via_drv.h"
37
b5e89ed5 38typedef enum {
22f579c6
DA		 39 state_command,
40 state_header2,
41 state_header1,
42 state_vheader5,
43 state_vheader6,
44 state_error
45} verifier_state_t;
46
b5e89ed5 47typedef enum {
22f579c6
DA		 48 no_check = 0,
49 check_for_header2,
50 check_for_header1,
51 check_for_header2_err,
52 check_for_header1_err,
53 check_for_fire,
54 check_z_buffer_addr0,
55 check_z_buffer_addr1,
56 check_z_buffer_addr_mode,
57 check_destination_addr0,
58 check_destination_addr1,
59 check_destination_addr_mode,
60 check_for_dummy,
61 check_for_dd,
62 check_texture_addr0,
63 check_texture_addr1,
64 check_texture_addr2,
65 check_texture_addr3,
66 check_texture_addr4,
67 check_texture_addr5,
68 check_texture_addr6,
69 check_texture_addr7,
70 check_texture_addr8,
71 check_texture_addr_mode,
72 check_for_vertex_count,
73 check_number_texunits,
74 forbidden_command
b5e89ed5 75} hazard_t;
22f579c6
DA		 76
77/*
78 * Associates each hazard above with a possible multi-command
79 * sequence. For example an address that is split over multiple
b5e89ed5 80 * commands and that needs to be checked at the first command
22f579c6
DA		 81 * that does not include any part of the address.
82 */
83
b5e89ed5 84static drm_via_sequence_t seqs[] = {
22f579c6
DA		 85 no_sequence,
86 no_sequence,
87 no_sequence,
88 no_sequence,
89 no_sequence,
90 no_sequence,
91 z_address,
92 z_address,
93 z_address,
94 dest_address,
95 dest_address,
96 dest_address,
97 no_sequence,
98 no_sequence,
99 tex_address,
100 tex_address,
101 tex_address,
102 tex_address,
103 tex_address,
104 tex_address,
105 tex_address,
106 tex_address,
107 tex_address,
108 tex_address,
109 no_sequence
110};
b5e89ed5
DA		 111
112typedef struct {
22f579c6
DA		 113 unsigned int code;
114 hazard_t hz;
115} hz_init_t;
116
22f579c6
DA		 117static hz_init_t init_table1[] = {
118 {0xf2, check_for_header2_err},
119 {0xf0, check_for_header1_err},
120 {0xee, check_for_fire},
121 {0xcc, check_for_dummy},
122 {0xdd, check_for_dd},
123 {0x00, no_check},
124 {0x10, check_z_buffer_addr0},
125 {0x11, check_z_buffer_addr1},
126 {0x12, check_z_buffer_addr_mode},
127 {0x13, no_check},
128 {0x14, no_check},
129 {0x15, no_check},
130 {0x23, no_check},
131 {0x24, no_check},
132 {0x33, no_check},
133 {0x34, no_check},
134 {0x35, no_check},
135 {0x36, no_check},
136 {0x37, no_check},
137 {0x38, no_check},
138 {0x39, no_check},
139 {0x3A, no_check},
140 {0x3B, no_check},
141 {0x3C, no_check},
142 {0x3D, no_check},
143 {0x3E, no_check},
144 {0x40, check_destination_addr0},
145 {0x41, check_destination_addr1},
146 {0x42, check_destination_addr_mode},
147 {0x43, no_check},
148 {0x44, no_check},
149 {0x50, no_check},
150 {0x51, no_check},
151 {0x52, no_check},
152 {0x53, no_check},
153 {0x54, no_check},
154 {0x55, no_check},
155 {0x56, no_check},
156 {0x57, no_check},
157 {0x58, no_check},
158 {0x70, no_check},
159 {0x71, no_check},
160 {0x78, no_check},
161 {0x79, no_check},
162 {0x7A, no_check},
163 {0x7B, no_check},
164 {0x7C, no_check},
165 {0x7D, check_for_vertex_count}
166};
167
22f579c6
DA		 168static hz_init_t init_table2[] = {
169 {0xf2, check_for_header2_err},
170 {0xf0, check_for_header1_err},
171 {0xee, check_for_fire},
172 {0xcc, check_for_dummy},
173 {0x00, check_texture_addr0},
174 {0x01, check_texture_addr0},
175 {0x02, check_texture_addr0},
176 {0x03, check_texture_addr0},
177 {0x04, check_texture_addr0},
178 {0x05, check_texture_addr0},
179 {0x06, check_texture_addr0},
180 {0x07, check_texture_addr0},
181 {0x08, check_texture_addr0},
182 {0x09, check_texture_addr0},
183 {0x20, check_texture_addr1},
184 {0x21, check_texture_addr1},
185 {0x22, check_texture_addr1},
186 {0x23, check_texture_addr4},
187 {0x2B, check_texture_addr3},
188 {0x2C, check_texture_addr3},
189 {0x2D, check_texture_addr3},
190 {0x2E, check_texture_addr3},
191 {0x2F, check_texture_addr3},
192 {0x30, check_texture_addr3},
193 {0x31, check_texture_addr3},
194 {0x32, check_texture_addr3},
195 {0x33, check_texture_addr3},
196 {0x34, check_texture_addr3},
197 {0x4B, check_texture_addr5},
198 {0x4C, check_texture_addr6},
199 {0x51, check_texture_addr7},
200 {0x52, check_texture_addr8},
201 {0x77, check_texture_addr2},
202 {0x78, no_check},
203 {0x79, no_check},
204 {0x7A, no_check},
205 {0x7B, check_texture_addr_mode},
206 {0x7C, no_check},
207 {0x7D, no_check},
208 {0x7E, no_check},
209 {0x7F, no_check},
210 {0x80, no_check},
211 {0x81, no_check},
212 {0x82, no_check},
213 {0x83, no_check},
214 {0x85, no_check},
215 {0x86, no_check},
216 {0x87, no_check},
217 {0x88, no_check},
218 {0x89, no_check},
219 {0x8A, no_check},
220 {0x90, no_check},
221 {0x91, no_check},
222 {0x92, no_check},
223 {0x93, no_check}
224};
225
226static hz_init_t init_table3[] = {
227 {0xf2, check_for_header2_err},
228 {0xf0, check_for_header1_err},
229 {0xcc, check_for_dummy},
230 {0x00, check_number_texunits}
231};
22f579c6 232
b5e89ed5
DA		 233static hazard_t table1[256];
234static hazard_t table2[256];
235static hazard_t table3[256];
22f579c6
DA		 236
237static __inline__ int
b5e89ed5 238eat_words(const uint32_t ** buf, const uint32_t * buf_end, unsigned num_words)
22f579c6 239{
92514243 240 if ((buf_end - *buf) >= num_words) {
22f579c6
DA		 241 *buf += num_words;
242 return 0;
b5e89ed5 243 }
22f579c6
DA		 244 DRM_ERROR("Illegal termination of DMA command buffer\n");
245 return 1;
246}
247
22f579c6
DA		 248/*
249 * Partially stolen from drm_memory.h
250 */
251
92514243 252static __inline__ drm_local_map_t *via_drm_lookup_agp_map(drm_via_state_t *seq,
b5e89ed5
DA		 253 unsigned long offset,
254 unsigned long size,
255 drm_device_t * dev)
22f579c6
DA		 256{
257 struct list_head *list;
258 drm_map_list_t *r_list;
92514243 259 drm_local_map_t *map = seq->map_cache;
22f579c6 260
b5e89ed5
DA		 261 if (map && map->offset <= offset
262 && (offset + size) <= (map->offset + map->size)) {
22f579c6
DA		 263 return map;
264 }
b5e89ed5 265
22f579c6
DA		 266 list_for_each(list, &dev->maplist->head) {
267 r_list = (drm_map_list_t *) list;
268 map = r_list->map;
269 if (!map)
270 continue;
b5e89ed5
DA		 271 if (map->offset <= offset
272 && (offset + size) <= (map->offset + map->size)
273 && !(map->flags & _DRM_RESTRICTED)
274 && (map->type == _DRM_AGP)) {
22f579c6
DA		 275 seq->map_cache = map;
276 return map;
277 }
278 }
279 return NULL;
280}
281
22f579c6 282/*
b5e89ed5 283 * Require that all AGP texture levels reside in the same AGP map which should
22f579c6 284 * be mappable by the client. This is not a big restriction.
b5e89ed5
DA		 285 * FIXME: To actually enforce this security policy strictly, drm_rmmap
286 * would have to wait for dma quiescent before removing an AGP map.
22f579c6
DA		 287 * The via_drm_lookup_agp_map call in reality seems to take
288 * very little CPU time.
289 */
290
b5e89ed5 291static __inline__ int finish_current_sequence(drm_via_state_t * cur_seq)
22f579c6 292{
b5e89ed5 293 switch (cur_seq->unfinished) {
22f579c6
DA		 294 case z_address:
295 DRM_DEBUG("Z Buffer start address is 0x%x\n", cur_seq->z_addr);
296 break;
297 case dest_address:
b5e89ed5
DA		 298 DRM_DEBUG("Destination start address is 0x%x\n",
299 cur_seq->d_addr);
22f579c6
DA		 300 break;
301 case tex_address:
b5e89ed5
DA		 302 if (cur_seq->agp_texture) {
303 unsigned start =
304 cur_seq->tex_level_lo[cur_seq->texture];
22f579c6 305 unsigned end = cur_seq->tex_level_hi[cur_seq->texture];
b5e89ed5 306 unsigned long lo = ~0, hi = 0, tmp;
22f579c6
DA		 307 uint32_t *addr, *pitch, *height, tex;
308 unsigned i;
9b8d9d0e 309 int npot;
22f579c6 310
b5e89ed5
DA		 311 if (end > 9)
312 end = 9;
313 if (start > 9)
314 start = 9;
22f579c6 315
b5e89ed5
DA		 316 addr =
317 &(cur_seq->t_addr[tex = cur_seq->texture][start]);
22f579c6
DA		 318 pitch = &(cur_seq->pitch[tex][start]);
319 height = &(cur_seq->height[tex][start]);
9b8d9d0e 320 npot = cur_seq->tex_npot[tex];
b5e89ed5 321 for (i = start; i <= end; ++i) {
22f579c6 322 tmp = *addr++;
b5e89ed5
DA		 323 if (tmp < lo)
324 lo = tmp;
9b8d9d0e
TH		 325 if (i == 0 && npot)
326 tmp += (*height++ * *pitch++);
327 else
328 tmp += (*height++ << *pitch++);
b5e89ed5
DA		 329 if (tmp > hi)
330 hi = tmp;
22f579c6
DA		 331 }
332
b5e89ed5
DA		 333 if (!via_drm_lookup_agp_map
334 (cur_seq, lo, hi - lo, cur_seq->dev)) {
335 DRM_ERROR
336 ("AGP texture is not in allowed map\n");
22f579c6
DA		 337 return 2;
338 }
b5e89ed5 339 }
22f579c6
DA		 340 break;
341 default:
342 break;
343 }
344 cur_seq->unfinished = no_sequence;
345 return 0;
346}
347
b5e89ed5
DA		 348static __inline__ int
349investigate_hazard(uint32_t cmd, hazard_t hz, drm_via_state_t * cur_seq)
22f579c6
DA		 350{
351 register uint32_t tmp, *tmp_addr;
352
353 if (cur_seq->unfinished && (cur_seq->unfinished != seqs[hz])) {
354 int ret;
b5e89ed5
DA		 355 if ((ret = finish_current_sequence(cur_seq)))
356 return ret;
22f579c6
DA		 357 }
358
b5e89ed5 359 switch (hz) {
22f579c6 360 case check_for_header2:
b5e89ed5
DA		 361 if (cmd == HALCYON_HEADER2)
362 return 1;
22f579c6
DA		 363 return 0;
364 case check_for_header1:
b5e89ed5
DA		 365 if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1)
366 return 1;
22f579c6
DA		 367 return 0;
368 case check_for_header2_err:
b5e89ed5
DA		 369 if (cmd == HALCYON_HEADER2)
370 return 1;
22f579c6
DA		 371 DRM_ERROR("Illegal DMA HALCYON_HEADER2 command\n");
372 break;
373 case check_for_header1_err:
b5e89ed5
DA		 374 if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1)
375 return 1;
22f579c6
DA		 376 DRM_ERROR("Illegal DMA HALCYON_HEADER1 command\n");
377 break;
378 case check_for_fire:
b5e89ed5
DA		 379 if ((cmd & HALCYON_FIREMASK) == HALCYON_FIRECMD)
380 return 1;
22f579c6
DA		 381 DRM_ERROR("Illegal DMA HALCYON_FIRECMD command\n");
382 break;
383 case check_for_dummy:
b5e89ed5
DA		 384 if (HC_DUMMY == cmd)
385 return 0;
22f579c6
DA		 386 DRM_ERROR("Illegal DMA HC_DUMMY command\n");
387 break;
388 case check_for_dd:
b5e89ed5
DA		 389 if (0xdddddddd == cmd)
390 return 0;
22f579c6
DA		 391 DRM_ERROR("Illegal DMA 0xdddddddd command\n");
392 break;
393 case check_z_buffer_addr0:
394 cur_seq->unfinished = z_address;
395 cur_seq->z_addr = (cur_seq->z_addr & 0xFF000000) |
b5e89ed5 396 (cmd & 0x00FFFFFF);
22f579c6
DA		 397 return 0;
398 case check_z_buffer_addr1:
399 cur_seq->unfinished = z_address;
400 cur_seq->z_addr = (cur_seq->z_addr & 0x00FFFFFF) |
b5e89ed5 401 ((cmd & 0xFF) << 24);
22f579c6
DA		 402 return 0;
403 case check_z_buffer_addr_mode:
404 cur_seq->unfinished = z_address;
b5e89ed5
DA		 405 if ((cmd & 0x0000C000) == 0)
406 return 0;
22f579c6
DA		 407 DRM_ERROR("Attempt to place Z buffer in system memory\n");
408 return 2;
409 case check_destination_addr0:
410 cur_seq->unfinished = dest_address;
411 cur_seq->d_addr = (cur_seq->d_addr & 0xFF000000) |
b5e89ed5 412 (cmd & 0x00FFFFFF);
22f579c6
DA		 413 return 0;
414 case check_destination_addr1:
415 cur_seq->unfinished = dest_address;
416 cur_seq->d_addr = (cur_seq->d_addr & 0x00FFFFFF) |
b5e89ed5 417 ((cmd & 0xFF) << 24);
22f579c6
DA		 418 return 0;
419 case check_destination_addr_mode:
420 cur_seq->unfinished = dest_address;
b5e89ed5
DA		 421 if ((cmd & 0x0000C000) == 0)
422 return 0;
423 DRM_ERROR
424 ("Attempt to place 3D drawing buffer in system memory\n");
425 return 2;
22f579c6
DA		 426 case check_texture_addr0:
427 cur_seq->unfinished = tex_address;
428 tmp = (cmd >> 24);
429 tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp];
430 *tmp_addr = (*tmp_addr & 0xFF000000) | (cmd & 0x00FFFFFF);
431 return 0;
432 case check_texture_addr1:
433 cur_seq->unfinished = tex_address;
434 tmp = ((cmd >> 24) - 0x20);
435 tmp += tmp << 1;
436 tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp];
437 *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF) << 24);
438 tmp_addr++;
439 *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF00) << 16);
440 tmp_addr++;
441 *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF0000) << 8);
442 return 0;
443 case check_texture_addr2:
444 cur_seq->unfinished = tex_address;
445 cur_seq->tex_level_lo[tmp = cur_seq->texture] = cmd & 0x3F;
446 cur_seq->tex_level_hi[tmp] = (cmd & 0xFC0) >> 6;
447 return 0;
448 case check_texture_addr3:
449 cur_seq->unfinished = tex_address;
9b8d9d0e
TH		 450 tmp = ((cmd >> 24) - HC_SubA_HTXnL0Pit);
451 if (tmp == 0 &&
452 (cmd & HC_HTXnEnPit_MASK)) {
453 cur_seq->pitch[cur_seq->texture][tmp] =
454 (cmd & HC_HTXnLnPit_MASK);
455 cur_seq->tex_npot[cur_seq->texture] = 1;
456 } else {
457 cur_seq->pitch[cur_seq->texture][tmp] =
458 (cmd & HC_HTXnLnPitE_MASK) >> HC_HTXnLnPitE_SHIFT;
459 cur_seq->tex_npot[cur_seq->texture] = 0;
460 if (cmd & 0x000FFFFF) {
461 DRM_ERROR
462 ("Unimplemented texture level 0 pitch mode.\n");
463 return 2;
464 }
22f579c6
DA		 465 }
466 return 0;
467 case check_texture_addr4:
468 cur_seq->unfinished = tex_address;
469 tmp_addr = &cur_seq->t_addr[cur_seq->texture][9];
470 *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF) << 24);
471 return 0;
472 case check_texture_addr5:
473 case check_texture_addr6:
474 cur_seq->unfinished = tex_address;
475 /*
476 * Texture width. We don't care since we have the pitch.
b5e89ed5 477 */
22f579c6
DA		 478 return 0;
479 case check_texture_addr7:
480 cur_seq->unfinished = tex_address;
481 tmp_addr = &(cur_seq->height[cur_seq->texture][0]);
482 tmp_addr[5] = 1 << ((cmd & 0x00F00000) >> 20);
483 tmp_addr[4] = 1 << ((cmd & 0x000F0000) >> 16);
484 tmp_addr[3] = 1 << ((cmd & 0x0000F000) >> 12);
485 tmp_addr[2] = 1 << ((cmd & 0x00000F00) >> 8);
486 tmp_addr[1] = 1 << ((cmd & 0x000000F0) >> 4);
487 tmp_addr[0] = 1 << (cmd & 0x0000000F);
488 return 0;
489 case check_texture_addr8:
490 cur_seq->unfinished = tex_address;
491 tmp_addr = &(cur_seq->height[cur_seq->texture][0]);
492 tmp_addr[9] = 1 << ((cmd & 0x0000F000) >> 12);
b5e89ed5 493 tmp_addr[8] = 1 << ((cmd & 0x00000F00) >> 8);
22f579c6
DA		 494 tmp_addr[7] = 1 << ((cmd & 0x000000F0) >> 4);
495 tmp_addr[6] = 1 << (cmd & 0x0000000F);
496 return 0;
497 case check_texture_addr_mode:
498 cur_seq->unfinished = tex_address;
b5e89ed5
DA		 499 if (2 == (tmp = cmd & 0x00000003)) {
500 DRM_ERROR
501 ("Attempt to fetch texture from system memory.\n");
22f579c6
DA		 502 return 2;
503 }
504 cur_seq->agp_texture = (tmp == 3);
b5e89ed5
DA		 505 cur_seq->tex_palette_size[cur_seq->texture] =
506 (cmd >> 16) & 0x000000007;
22f579c6
DA		 507 return 0;
508 case check_for_vertex_count:
509 cur_seq->vertex_count = cmd & 0x0000FFFF;
510 return 0;
511 case check_number_texunits:
b5e89ed5 512 cur_seq->multitex = (cmd >> 3) & 1;
22f579c6
DA		 513 return 0;
514 default:
515 DRM_ERROR("Illegal DMA data: 0x%x\n", cmd);
516 return 2;
517 }
518 return 2;
519}
520
22f579c6 521static __inline__ int
b5e89ed5
DA		 522via_check_prim_list(uint32_t const **buffer, const uint32_t * buf_end,
523 drm_via_state_t * cur_seq)
22f579c6 524{
b5e89ed5
DA		 525 drm_via_private_t *dev_priv =
526 (drm_via_private_t *) cur_seq->dev->dev_private;
527 uint32_t a_fire, bcmd, dw_count;
22f579c6
DA		 528 int ret = 0;
529 int have_fire;
530 const uint32_t *buf = *buffer;
531
b5e89ed5
DA		 532 while (buf < buf_end) {
533 have_fire = 0;
22f579c6 534 if ((buf_end - buf) < 2) {
b5e89ed5
DA		 535 DRM_ERROR
536 ("Unexpected termination of primitive list.\n");
22f579c6
DA		 537 ret = 1;
538 break;
539 }
b5e89ed5
DA		 540 if ((*buf & HC_ACMD_MASK) != HC_ACMD_HCmdB)
541 break;
22f579c6
DA		 542 bcmd = *buf++;
543 if ((*buf & HC_ACMD_MASK) != HC_ACMD_HCmdA) {
544 DRM_ERROR("Expected Vertex List A command, got 0x%x\n",
545 *buf);
546 ret = 1;
547 break;
548 }
b5e89ed5
DA		 549 a_fire =
550 *buf++ | HC_HPLEND_MASK | HC_HPMValidN_MASK |
551 HC_HE3Fire_MASK;
552
22f579c6
DA		 553 /*
554 * How many dwords per vertex ?
b5e89ed5
DA		 555 */
556
22f579c6
DA		 557 if (cur_seq->agp && ((bcmd & (0xF << 11)) == 0)) {
558 DRM_ERROR("Illegal B command vertex data for AGP.\n");
559 ret = 1;
560 break;
b5e89ed5 561 }
22f579c6
DA		 562
563 dw_count = 0;
b5e89ed5
DA		 564 if (bcmd & (1 << 7))
565 dw_count += (cur_seq->multitex) ? 2 : 1;
566 if (bcmd & (1 << 8))
567 dw_count += (cur_seq->multitex) ? 2 : 1;
568 if (bcmd & (1 << 9))
569 dw_count++;
570 if (bcmd & (1 << 10))
571 dw_count++;
572 if (bcmd & (1 << 11))
573 dw_count++;
574 if (bcmd & (1 << 12))
575 dw_count++;
576 if (bcmd & (1 << 13))
577 dw_count++;
578 if (bcmd & (1 << 14))
579 dw_count++;
580
581 while (buf < buf_end) {
22f579c6 582 if (*buf == a_fire) {
b5e89ed5
DA		 583 if (dev_priv->num_fire_offsets >=
584 VIA_FIRE_BUF_SIZE) {
22f579c6
DA		 585 DRM_ERROR("Fire offset buffer full.\n");
586 ret = 1;
587 break;
588 }
b5e89ed5
DA		 589 dev_priv->fire_offsets[dev_priv->
590 num_fire_offsets++] =
591 buf;
592 have_fire = 1;
22f579c6 593 buf++;
b5e89ed5 594 if (buf < buf_end && *buf == a_fire)
22f579c6
DA		 595 buf++;
596 break;
597 }
b5e89ed5 598 if ((*buf == HALCYON_HEADER2) ||
22f579c6
DA		 599 ((*buf & HALCYON_FIREMASK) == HALCYON_FIRECMD)) {
600 DRM_ERROR("Missing Vertex Fire command, "
601 "Stray Vertex Fire command or verifier "
602 "lost sync.\n");
603 ret = 1;
604 break;
605 }
606 if ((ret = eat_words(&buf, buf_end, dw_count)))
607 break;
608 }
609 if (buf >= buf_end && !have_fire) {
610 DRM_ERROR("Missing Vertex Fire command or verifier "
611 "lost sync.\n");
612 ret = 1;
613 break;
614 }
615 if (cur_seq->agp && ((buf - cur_seq->buf_start) & 0x01)) {
616 DRM_ERROR("AGP Primitive list end misaligned.\n");
617 ret = 1;
618 break;
619 }
b5e89ed5 620 }
22f579c6
DA		 621 *buffer = buf;
622 return ret;
623}
624
22f579c6 625static __inline__ verifier_state_t
b5e89ed5
DA		 626via_check_header2(uint32_t const **buffer, const uint32_t * buf_end,
627 drm_via_state_t * hc_state)
22f579c6
DA		 628{
629 uint32_t cmd;
630 int hz_mode;
631 hazard_t hz;
632 const uint32_t *buf = *buffer;
633 const hazard_t *hz_table;
634
22f579c6 635 if ((buf_end - buf) < 2) {
b5e89ed5
DA		 636 DRM_ERROR
637 ("Illegal termination of DMA HALCYON_HEADER2 sequence.\n");
22f579c6
DA		 638 return state_error;
639 }
640 buf++;
641 cmd = (*buf++ & 0xFFFF0000) >> 16;
642
b5e89ed5 643 switch (cmd) {
22f579c6 644 case HC_ParaType_CmdVdata:
b5e89ed5 645 if (via_check_prim_list(&buf, buf_end, hc_state))
22f579c6
DA		 646 return state_error;
647 *buffer = buf;
648 return state_command;
649 case HC_ParaType_NotTex:
650 hz_table = table1;
651 break;
652 case HC_ParaType_Tex:
653 hc_state->texture = 0;
654 hz_table = table2;
655 break;
656 case (HC_ParaType_Tex | (HC_SubType_Tex1 << 8)):
657 hc_state->texture = 1;
658 hz_table = table2;
659 break;
660 case (HC_ParaType_Tex | (HC_SubType_TexGeneral << 8)):
661 hz_table = table3;
662 break;
663 case HC_ParaType_Auto:
664 if (eat_words(&buf, buf_end, 2))
665 return state_error;
666 *buffer = buf;
667 return state_command;
668 case (HC_ParaType_Palette | (HC_SubType_Stipple << 8)):
669 if (eat_words(&buf, buf_end, 32))
670 return state_error;
671 *buffer = buf;
672 return state_command;
673 case (HC_ParaType_Palette | (HC_SubType_TexPalette0 << 8)):
674 case (HC_ParaType_Palette | (HC_SubType_TexPalette1 << 8)):
675 DRM_ERROR("Texture palettes are rejected because of "
676 "lack of info how to determine their size.\n");
677 return state_error;
678 case (HC_ParaType_Palette | (HC_SubType_FogTable << 8)):
679 DRM_ERROR("Fog factor palettes are rejected because of "
680 "lack of info how to determine their size.\n");
681 return state_error;
682 default:
683
684 /*
685 * There are some unimplemented HC_ParaTypes here, that
686 * need to be implemented if the Mesa driver is extended.
687 */
688
689 DRM_ERROR("Invalid or unimplemented HALCYON_HEADER2 "
b5e89ed5
DA		 690 "DMA subcommand: 0x%x. Previous dword: 0x%x\n",
691 cmd, *(buf - 2));
22f579c6
DA		 692 *buffer = buf;
693 return state_error;
694 }
695
b5e89ed5 696 while (buf < buf_end) {
22f579c6
DA		 697 cmd = *buf++;
698 if ((hz = hz_table[cmd >> 24])) {
699 if ((hz_mode = investigate_hazard(cmd, hz, hc_state))) {
700 if (hz_mode == 1) {
701 buf--;
702 break;
703 }
704 return state_error;
705 }
b5e89ed5 706 } else if (hc_state->unfinished &&
22f579c6
DA		 707 finish_current_sequence(hc_state)) {
708 return state_error;
709 }
710 }
711 if (hc_state->unfinished && finish_current_sequence(hc_state)) {
712 return state_error;
713 }
714 *buffer = buf;
715 return state_command;
716}
717
718static __inline__ verifier_state_t
b5e89ed5
DA		 719via_parse_header2(drm_via_private_t * dev_priv, uint32_t const **buffer,
720 const uint32_t * buf_end, int *fire_count)
22f579c6
DA		 721{
722 uint32_t cmd;
723 const uint32_t *buf = *buffer;
b5e89ed5 724 const uint32_t *next_fire;
22f579c6
DA		 725 int burst = 0;
726
727 next_fire = dev_priv->fire_offsets[*fire_count];
728 buf++;
729 cmd = (*buf & 0xFFFF0000) >> 16;
730 VIA_WRITE(HC_REG_TRANS_SET + HC_REG_BASE, *buf++);
b5e89ed5 731 switch (cmd) {
22f579c6
DA		 732 case HC_ParaType_CmdVdata:
733 while ((buf < buf_end) &&
b5e89ed5
DA		 734 (*fire_count < dev_priv->num_fire_offsets) &&
735 (*buf & HC_ACMD_MASK) == HC_ACMD_HCmdB) {
736 while (buf <= next_fire) {
737 VIA_WRITE(HC_REG_TRANS_SPACE + HC_REG_BASE +
738 (burst & 63), *buf++);
22f579c6
DA		 739 burst += 4;
740 }
b5e89ed5
DA		 741 if ((buf < buf_end)
742 && ((*buf & HALCYON_FIREMASK) == HALCYON_FIRECMD))
22f579c6
DA		 743 buf++;
744
b5e89ed5 745 if (++(*fire_count) < dev_priv->num_fire_offsets)
22f579c6
DA		 746 next_fire = dev_priv->fire_offsets[*fire_count];
747 }
748 break;
749 default:
b5e89ed5
DA		 750 while (buf < buf_end) {
751
752 if (*buf == HC_HEADER2 ||
753 (*buf & HALCYON_HEADER1MASK) == HALCYON_HEADER1 ||
754 (*buf & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5 ||
755 (*buf & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6)
756 break;
757
758 VIA_WRITE(HC_REG_TRANS_SPACE + HC_REG_BASE +
759 (burst & 63), *buf++);
760 burst += 4;
22f579c6
DA		 761 }
762 }
763 *buffer = buf;
764 return state_command;
765}
766
b5e89ed5 767static __inline__ int verify_mmio_address(uint32_t address)
22f579c6 768{
b5e89ed5 769 if ((address > 0x3FF) && (address < 0xC00)) {
22f579c6
DA		 770 DRM_ERROR("Invalid VIDEO DMA command. "
771 "Attempt to access 3D- or command burst area.\n");
772 return 1;
773 } else if ((address > 0xCFF) && (address < 0x1300)) {
774 DRM_ERROR("Invalid VIDEO DMA command. "
775 "Attempt to access PCI DMA area.\n");
b5e89ed5
DA		 776 return 1;
777 } else if (address > 0x13FF) {
22f579c6
DA		 778 DRM_ERROR("Invalid VIDEO DMA command. "
779 "Attempt to access VGA registers.\n");
780 return 1;
781 }
782 return 0;
783}
784
785static __inline__ int
b5e89ed5
DA		 786verify_video_tail(uint32_t const **buffer, const uint32_t * buf_end,
787 uint32_t dwords)
22f579c6
DA		 788{
789 const uint32_t *buf = *buffer;
790
791 if (buf_end - buf < dwords) {
792 DRM_ERROR("Illegal termination of video command.\n");
793 return 1;
794 }
795 while (dwords--) {
796 if (*buf++) {
797 DRM_ERROR("Illegal video command tail.\n");
798 return 1;
799 }
800 }
801 *buffer = buf;
802 return 0;
803}
22f579c6
DA		 804
805static __inline__ verifier_state_t
b5e89ed5 806via_check_header1(uint32_t const **buffer, const uint32_t * buf_end)
22f579c6
DA		 807{
808 uint32_t cmd;
809 const uint32_t *buf = *buffer;
810 verifier_state_t ret = state_command;
811
812 while (buf < buf_end) {
813 cmd = *buf;
814 if ((cmd > ((0x3FF >> 2) | HALCYON_HEADER1)) &&
b5e89ed5
DA		 815 (cmd < ((0xC00 >> 2) | HALCYON_HEADER1))) {
816 if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1)
22f579c6
DA		 817 break;
818 DRM_ERROR("Invalid HALCYON_HEADER1 command. "
819 "Attempt to access 3D- or command burst area.\n");
820 ret = state_error;
821 break;
822 } else if (cmd > ((0xCFF >> 2) | HALCYON_HEADER1)) {
b5e89ed5 823 if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1)
22f579c6
DA		 824 break;
825 DRM_ERROR("Invalid HALCYON_HEADER1 command. "
826 "Attempt to access VGA registers.\n");
827 ret = state_error;
b5e89ed5
DA		 828 break;
829 } else {
22f579c6
DA		 830 buf += 2;
831 }
832 }
833 *buffer = buf;
834 return ret;
835}
836
837static __inline__ verifier_state_t
b5e89ed5
DA		 838via_parse_header1(drm_via_private_t * dev_priv, uint32_t const **buffer,
839 const uint32_t * buf_end)
22f579c6
DA		 840{
841 register uint32_t cmd;
842 const uint32_t *buf = *buffer;
843
844 while (buf < buf_end) {
845 cmd = *buf;
b5e89ed5
DA		 846 if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1)
847 break;
848 VIA_WRITE((cmd & ~HALCYON_HEADER1MASK) << 2, *++buf);
22f579c6
DA		 849 buf++;
850 }
851 *buffer = buf;
852 return state_command;
853}
854
855static __inline__ verifier_state_t
b5e89ed5 856via_check_vheader5(uint32_t const **buffer, const uint32_t * buf_end)
22f579c6
DA		 857{
858 uint32_t data;
859 const uint32_t *buf = *buffer;
860
861 if (buf_end - buf < 4) {
862 DRM_ERROR("Illegal termination of video header5 command\n");
863 return state_error;
864 }
865
866 data = *buf++ & ~VIA_VIDEOMASK;
867 if (verify_mmio_address(data))
868 return state_error;
869
870 data = *buf++;
871 if (*buf++ != 0x00F50000) {
872 DRM_ERROR("Illegal header5 header data\n");
873 return state_error;
874 }
875 if (*buf++ != 0x00000000) {
876 DRM_ERROR("Illegal header5 header data\n");
877 return state_error;
878 }
b5e89ed5 879 if (eat_words(&buf, buf_end, data))
22f579c6 880 return state_error;
b5e89ed5 881 if ((data & 3) && verify_video_tail(&buf, buf_end, 4 - (data & 3)))
22f579c6
DA		 882 return state_error;
883 *buffer = buf;
884 return state_command;
b5e89ed5
DA		 885
886}
22f579c6
DA		 887
888static __inline__ verifier_state_t
b5e89ed5
DA		 889via_parse_vheader5(drm_via_private_t * dev_priv, uint32_t const **buffer,
890 const uint32_t * buf_end)
22f579c6 891{
b5e89ed5 892 uint32_t addr, count, i;
22f579c6 893 const uint32_t *buf = *buffer;
b5e89ed5 894
22f579c6
DA		 895 addr = *buf++ & ~VIA_VIDEOMASK;
896 i = count = *buf;
897 buf += 3;
b5e89ed5 898 while (i--) {
22f579c6
DA		 899 VIA_WRITE(addr, *buf++);
900 }
b5e89ed5
DA		 901 if (count & 3)
902 buf += 4 - (count & 3);
22f579c6 903 *buffer = buf;
b5e89ed5
DA		 904 return state_command;
905}
22f579c6
DA		 906
907static __inline__ verifier_state_t
b5e89ed5 908via_check_vheader6(uint32_t const **buffer, const uint32_t * buf_end)
22f579c6
DA		 909{
910 uint32_t data;
911 const uint32_t *buf = *buffer;
912 uint32_t i;
913
22f579c6
DA		 914 if (buf_end - buf < 4) {
915 DRM_ERROR("Illegal termination of video header6 command\n");
916 return state_error;
917 }
918 buf++;
919 data = *buf++;
920 if (*buf++ != 0x00F60000) {
921 DRM_ERROR("Illegal header6 header data\n");
922 return state_error;
923 }
924 if (*buf++ != 0x00000000) {
925 DRM_ERROR("Illegal header6 header data\n");
926 return state_error;
927 }
928 if ((buf_end - buf) < (data << 1)) {
929 DRM_ERROR("Illegal termination of video header6 command\n");
930 return state_error;
931 }
b5e89ed5 932 for (i = 0; i < data; ++i) {
22f579c6
DA		 933 if (verify_mmio_address(*buf++))
934 return state_error;
935 buf++;
936 }
937 data <<= 1;
938 if ((data & 3) && verify_video_tail(&buf, buf_end, 4 - (data & 3)))
939 return state_error;
940 *buffer = buf;
941 return state_command;
b5e89ed5 942}
22f579c6
DA		 943
944static __inline__ verifier_state_t
b5e89ed5
DA		 945via_parse_vheader6(drm_via_private_t * dev_priv, uint32_t const **buffer,
946 const uint32_t * buf_end)
22f579c6
DA		 947{
948
b5e89ed5 949 uint32_t addr, count, i;
22f579c6
DA		 950 const uint32_t *buf = *buffer;
951
952 i = count = *++buf;
953 buf += 3;
b5e89ed5 954 while (i--) {
22f579c6
DA		 955 addr = *buf++;
956 VIA_WRITE(addr, *buf++);
957 }
958 count <<= 1;
b5e89ed5
DA		 959 if (count & 3)
960 buf += 4 - (count & 3);
22f579c6
DA		 961 *buffer = buf;
962 return state_command;
b5e89ed5 963}
22f579c6 964
b5e89ed5
DA		 965int
966via_verify_command_stream(const uint32_t * buf, unsigned int size,
967 drm_device_t * dev, int agp)
22f579c6
DA		 968{
969
970 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
971 drm_via_state_t *hc_state = &dev_priv->hc_state;
972 drm_via_state_t saved_state = *hc_state;
973 uint32_t cmd;
b5e89ed5 974 const uint32_t *buf_end = buf + (size >> 2);
22f579c6 975 verifier_state_t state = state_command;
689692e7
TH		 976 int cme_video;
977 int supported_3d;
978
979 cme_video = (dev_priv->chipset == VIA_PRO_GROUP_A ||
980 dev_priv->chipset == VIA_DX9_0);
981
982 supported_3d = dev_priv->chipset != VIA_DX9_0;
b5e89ed5 983
22f579c6
DA		 984 hc_state->dev = dev;
985 hc_state->unfinished = no_sequence;
986 hc_state->map_cache = NULL;
987 hc_state->agp = agp;
988 hc_state->buf_start = buf;
989 dev_priv->num_fire_offsets = 0;
990
991 while (buf < buf_end) {
992
993 switch (state) {
994 case state_header2:
b5e89ed5 995 state = via_check_header2(&buf, buf_end, hc_state);
22f579c6
DA		 996 break;
997 case state_header1:
b5e89ed5 998 state = via_check_header1(&buf, buf_end);
22f579c6
DA		 999 break;
1000 case state_vheader5:
b5e89ed5 1001 state = via_check_vheader5(&buf, buf_end);
22f579c6
DA		 1002 break;
1003 case state_vheader6:
b5e89ed5 1004 state = via_check_vheader6(&buf, buf_end);
22f579c6
DA		 1005 break;
1006 case state_command:
689692e7
TH		 1007 if ((HALCYON_HEADER2 == (cmd = *buf)) &&
1008 supported_3d)
22f579c6 1009 state = state_header2;
b5e89ed5 1010 else if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1)
22f579c6 1011 state = state_header1;
689692e7 1012 else if (cme_video
b5e89ed5 1013 && (cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5)
22f579c6 1014 state = state_vheader5;
689692e7 1015 else if (cme_video
b5e89ed5 1016 && (cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6)
22f579c6 1017 state = state_vheader6;
689692e7
TH		 1018 else if ((cmd == HALCYON_HEADER2) && !supported_3d) {
1019 DRM_ERROR("Accelerated 3D is not supported on this chipset yet.\n");
1020 state = state_error;
1021 } else {
b5e89ed5
DA		 1022 DRM_ERROR
1023 ("Invalid / Unimplemented DMA HEADER command. 0x%x\n",
1024 cmd);
22f579c6
DA		 1025 state = state_error;
1026 }
1027 break;
1028 case state_error:
1029 default:
1030 *hc_state = saved_state;
b5e89ed5 1031 return DRM_ERR(EINVAL);
22f579c6 1032 }
b5e89ed5 1033 }
22f579c6
DA		 1034 if (state == state_error) {
1035 *hc_state = saved_state;
1036 return DRM_ERR(EINVAL);
1037 }
1038 return 0;
1039}
1040
b5e89ed5
DA		 1041int
1042via_parse_command_stream(drm_device_t * dev, const uint32_t * buf,
1043 unsigned int size)
22f579c6
DA		 1044{
1045
1046 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
1047 uint32_t cmd;
b5e89ed5 1048 const uint32_t *buf_end = buf + (size >> 2);
22f579c6
DA		 1049 verifier_state_t state = state_command;
1050 int fire_count = 0;
b5e89ed5 1051
22f579c6
DA		 1052 while (buf < buf_end) {
1053
1054 switch (state) {
1055 case state_header2:
b5e89ed5
DA		 1056 state =
1057 via_parse_header2(dev_priv, &buf, buf_end,
1058 &fire_count);
22f579c6
DA		 1059 break;
1060 case state_header1:
b5e89ed5 1061 state = via_parse_header1(dev_priv, &buf, buf_end);
22f579c6
DA		 1062 break;
1063 case state_vheader5:
b5e89ed5 1064 state = via_parse_vheader5(dev_priv, &buf, buf_end);
22f579c6
DA		 1065 break;
1066 case state_vheader6:
b5e89ed5 1067 state = via_parse_vheader6(dev_priv, &buf, buf_end);
22f579c6
DA		 1068 break;
1069 case state_command:
b5e89ed5 1070 if (HALCYON_HEADER2 == (cmd = *buf))
22f579c6 1071 state = state_header2;
b5e89ed5 1072 else if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1)
22f579c6
DA		 1073 state = state_header1;
1074 else if ((cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5)
1075 state = state_vheader5;
1076 else if ((cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6)
1077 state = state_vheader6;
1078 else {
b5e89ed5
DA		 1079 DRM_ERROR
1080 ("Invalid / Unimplemented DMA HEADER command. 0x%x\n",
1081 cmd);
22f579c6
DA		 1082 state = state_error;
1083 }
1084 break;
1085 case state_error:
1086 default:
b5e89ed5 1087 return DRM_ERR(EINVAL);
22f579c6 1088 }
b5e89ed5 1089 }
22f579c6
DA		 1090 if (state == state_error) {
1091 return DRM_ERR(EINVAL);
1092 }
1093 return 0;
1094}
1095
b5e89ed5 1096static void
22f579c6
DA		 1097setup_hazard_table(hz_init_t init_table[], hazard_t table[], int size)
1098{
1099 int i;
1100
b5e89ed5 1101 for (i = 0; i < 256; ++i) {
22f579c6
DA		 1102 table[i] = forbidden_command;
1103 }
1104
b5e89ed5 1105 for (i = 0; i < size; ++i) {
22f579c6
DA		 1106 table[init_table[i].code] = init_table[i].hz;
1107 }
1108}
1109
b5e89ed5 1110void via_init_command_verifier(void)
22f579c6 1111{
b5e89ed5
DA		 1112 setup_hazard_table(init_table1, table1,
1113 sizeof(init_table1) / sizeof(hz_init_t));
1114 setup_hazard_table(init_table2, table2,
1115 sizeof(init_table2) / sizeof(hz_init_t));
1116 setup_hazard_table(init_table3, table3,
1117 sizeof(init_table3) / sizeof(hz_init_t));
22f579c6 1118}
Linux kernel - Deliverables
This page took 0.217233 seconds and 5 git commands to generate.