projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
pcmcia: move driver name to struct pcmcia_driver
[deliverable/linux.git] / drivers / char / pcmcia / synclink_cs.c
CommitLineData
1da177e4
LT		 1/*
2 * linux/drivers/char/pcmcia/synclink_cs.c
3 *
a7482a2e 4 * $Id: synclink_cs.c,v 4.34 2005/09/08 13:20:54 paulkf Exp $
1da177e4
LT		 5 *
6 * Device driver for Microgate SyncLink PC Card
7 * multiprotocol serial adapter.
8 *
9 * written by Paul Fulghum for Microgate Corporation
10 * paulkf@microgate.com
11 *
12 * Microgate and SyncLink are trademarks of Microgate Corporation
13 *
14 * This code is released under the GNU General Public License (GPL)
15 *
16 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
17 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
19 * DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
20 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
21 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
22 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
24 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
25 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
26 * OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29#define VERSION(ver,rel,seq) (((ver)<<16) | ((rel)<<8) | (seq))
30#if defined(__i386__)
31# define BREAKPOINT() asm(" int $3");
32#else
33# define BREAKPOINT() { }
34#endif
35
36#define MAX_DEVICE_COUNT 4
37
1da177e4
LT		 38#include <linux/module.h>
39#include <linux/errno.h>
40#include <linux/signal.h>
41#include <linux/sched.h>
42#include <linux/timer.h>
43#include <linux/time.h>
44#include <linux/interrupt.h>
1da177e4
LT		 45#include <linux/tty.h>
46#include <linux/tty_flip.h>
47#include <linux/serial.h>
48#include <linux/major.h>
49#include <linux/string.h>
50#include <linux/fcntl.h>
51#include <linux/ptrace.h>
52#include <linux/ioport.h>
53#include <linux/mm.h>
87687144 54#include <linux/seq_file.h>
1da177e4
LT		 55#include <linux/slab.h>
56#include <linux/netdevice.h>
57#include <linux/vmalloc.h>
58#include <linux/init.h>
1da177e4
LT		 59#include <linux/delay.h>
60#include <linux/ioctl.h>
3dd1247f 61#include <linux/synclink.h>
1da177e4
LT		 62
63#include <asm/system.h>
64#include <asm/io.h>
65#include <asm/irq.h>
66#include <asm/dma.h>
67#include <linux/bitops.h>
68#include <asm/types.h>
69#include <linux/termios.h>
70#include <linux/workqueue.h>
71#include <linux/hdlc.h>
72
1da177e4
LT		 73#include <pcmcia/cistpl.h>
74#include <pcmcia/cisreg.h>
75#include <pcmcia/ds.h>
76
af69c7f9
PF		 77#if defined(CONFIG_HDLC) || (defined(CONFIG_HDLC_MODULE) && defined(CONFIG_SYNCLINK_CS_MODULE))
78#define SYNCLINK_GENERIC_HDLC 1
79#else
80#define SYNCLINK_GENERIC_HDLC 0
1da177e4
LT		 81#endif
82
83#define GET_USER(error,value,addr) error = get_user(value,addr)
84#define COPY_FROM_USER(error,dest,src,size) error = copy_from_user(dest,src,size) ? -EFAULT : 0
85#define PUT_USER(error,value,addr) error = put_user(value,addr)
86#define COPY_TO_USER(error,dest,src,size) error = copy_to_user(dest,src,size) ? -EFAULT : 0
87
88#include <asm/uaccess.h>
89
1da177e4
LT		 90static MGSL_PARAMS default_params = {
91 MGSL_MODE_HDLC, /* unsigned long mode */
92 0, /* unsigned char loopback; */
93 HDLC_FLAG_UNDERRUN_ABORT15, /* unsigned short flags; */
94 HDLC_ENCODING_NRZI_SPACE, /* unsigned char encoding; */
95 0, /* unsigned long clock_speed; */
96 0xff, /* unsigned char addr_filter; */
97 HDLC_CRC_16_CCITT, /* unsigned short crc_type; */
98 HDLC_PREAMBLE_LENGTH_8BITS, /* unsigned char preamble_length; */
99 HDLC_PREAMBLE_PATTERN_NONE, /* unsigned char preamble; */
100 9600, /* unsigned long data_rate; */
101 8, /* unsigned char data_bits; */
102 1, /* unsigned char stop_bits; */
103 ASYNC_PARITY_NONE /* unsigned char parity; */
104};
105
106typedef struct
107{
108 int count;
109 unsigned char status;
110 char data[1];
111} RXBUF;
112
113/* The queue of BH actions to be performed */
114
115#define BH_RECEIVE 1
116#define BH_TRANSMIT 2
117#define BH_STATUS 4
118
119#define IO_PIN_SHUTDOWN_LIMIT 100
120
121#define RELEVANT_IFLAG(iflag) (iflag & (IGNBRK|BRKINT|IGNPAR|PARMRK|INPCK))
122
123struct _input_signal_events {
d12341f9 124 int ri_up;
1da177e4
LT		 125 int ri_down;
126 int dsr_up;
127 int dsr_down;
128 int dcd_up;
129 int dcd_down;
130 int cts_up;
131 int cts_down;
132};
133
134
135/*
136 * Device instance data structure
137 */
d12341f9 138
1da177e4 139typedef struct _mgslpc_info {
eeb46134 140 struct tty_port port;
1da177e4
LT		 141 void *if_ptr; /* General purpose pointer (used by SPPP) */
142 int magic;
1da177e4 143 int line;
d12341f9 144
1da177e4 145 struct mgsl_icount icount;
d12341f9 146
1da177e4
LT		 147 int timeout;
148 int x_char; /* xon/xoff character */
1da177e4 149 unsigned char read_status_mask;
d12341f9 150 unsigned char ignore_status_mask;
1da177e4
LT		 151
152 unsigned char *tx_buf;
153 int tx_put;
154 int tx_get;
155 int tx_count;
156
157 /* circular list of fixed length rx buffers */
158
159 unsigned char *rx_buf; /* memory allocated for all rx buffers */
160 int rx_buf_total_size; /* size of memory allocated for rx buffers */
161 int rx_put; /* index of next empty rx buffer */
162 int rx_get; /* index of next full rx buffer */
163 int rx_buf_size; /* size in bytes of single rx buffer */
164 int rx_buf_count; /* total number of rx buffers */
165 int rx_frame_count; /* number of full rx buffers */
d12341f9 166
1da177e4
LT		 167 wait_queue_head_t status_event_wait_q;
168 wait_queue_head_t event_wait_q;
169 struct timer_list tx_timer; /* HDLC transmit timeout timer */
170 struct _mgslpc_info *next_device; /* device list link */
171
172 unsigned short imra_value;
173 unsigned short imrb_value;
174 unsigned char pim_value;
175
176 spinlock_t lock;
177 struct work_struct task; /* task structure for scheduling bh */
178
179 u32 max_frame_size;
180
181 u32 pending_bh;
182
0fab6de0
JP		 183 bool bh_running;
184 bool bh_requested;
d12341f9 185
1da177e4
LT		 186 int dcd_chkcount; /* check counts to prevent */
187 int cts_chkcount; /* too many IRQs if a signal */
188 int dsr_chkcount; /* is floating */
189 int ri_chkcount;
190
0fab6de0
JP		 191 bool rx_enabled;
192 bool rx_overflow;
1da177e4 193
0fab6de0
JP		 194 bool tx_enabled;
195 bool tx_active;
196 bool tx_aborting;
1da177e4
LT		 197 u32 idle_mode;
198
199 int if_mode; /* serial interface selection (RS-232, v.35 etc) */
200
201 char device_name[25]; /* device instance name */
202
203 unsigned int io_base; /* base I/O address of adapter */
204 unsigned int irq_level;
d12341f9 205
1da177e4
LT		 206 MGSL_PARAMS params; /* communications parameters */
207
208 unsigned char serial_signals; /* current serial signal states */
209
0fab6de0 210 bool irq_occurred; /* for diagnostics use */
1da177e4
LT		 211 char testing_irq;
212 unsigned int init_error; /* startup error (DIAGS) */
213
214 char flag_buf[MAX_ASYNC_BUFFER_SIZE];
0fab6de0 215 bool drop_rts_on_tx_done;
1da177e4
LT		 216
217 struct _input_signal_events input_signal_events;
218
219 /* PCMCIA support */
fd238232 220 struct pcmcia_device *p_dev;
1da177e4
LT		 221 int stop;
222
223 /* SPPP/Cisco HDLC device parts */
224 int netcount;
1da177e4
LT		 225 spinlock_t netlock;
226
af69c7f9 227#if SYNCLINK_GENERIC_HDLC
1da177e4
LT		 228 struct net_device *netdev;
229#endif
230
231} MGSLPC_INFO;
232
233#define MGSLPC_MAGIC 0x5402
234
235/*
236 * The size of the serial xmit buffer is 1 page, or 4096 bytes
237 */
238#define TXBUFSIZE 4096
239
d12341f9 240
1da177e4
LT		 241#define CHA 0x00 /* channel A offset */
242#define CHB 0x40 /* channel B offset */
243
244/*
245 * FIXME: PPC has PVR defined in asm/reg.h. For now we just undef it.
246 */
247#undef PVR
248
249#define RXFIFO 0
250#define TXFIFO 0
251#define STAR 0x20
252#define CMDR 0x20
253#define RSTA 0x21
254#define PRE 0x21
255#define MODE 0x22
256#define TIMR 0x23
257#define XAD1 0x24
258#define XAD2 0x25
259#define RAH1 0x26
260#define RAH2 0x27
261#define DAFO 0x27
262#define RAL1 0x28
263#define RFC 0x28
264#define RHCR 0x29
265#define RAL2 0x29
266#define RBCL 0x2a
267#define XBCL 0x2a
268#define RBCH 0x2b
269#define XBCH 0x2b
270#define CCR0 0x2c
271#define CCR1 0x2d
272#define CCR2 0x2e
273#define CCR3 0x2f
274#define VSTR 0x34
275#define BGR 0x34
276#define RLCR 0x35
277#define AML 0x36
278#define AMH 0x37
279#define GIS 0x38
280#define IVA 0x38
281#define IPC 0x39
282#define ISR 0x3a
283#define IMR 0x3a
284#define PVR 0x3c
285#define PIS 0x3d
286#define PIM 0x3d
287#define PCR 0x3e
288#define CCR4 0x3f
d12341f9 289
1da177e4 290// IMR/ISR
d12341f9 291
1da177e4
LT		 292#define IRQ_BREAK_ON BIT15 // rx break detected
293#define IRQ_DATAOVERRUN BIT14 // receive data overflow
294#define IRQ_ALLSENT BIT13 // all sent
295#define IRQ_UNDERRUN BIT12 // transmit data underrun
296#define IRQ_TIMER BIT11 // timer interrupt
297#define IRQ_CTS BIT10 // CTS status change
298#define IRQ_TXREPEAT BIT9 // tx message repeat
299#define IRQ_TXFIFO BIT8 // transmit pool ready
300#define IRQ_RXEOM BIT7 // receive message end
301#define IRQ_EXITHUNT BIT6 // receive frame start
302#define IRQ_RXTIME BIT6 // rx char timeout
303#define IRQ_DCD BIT2 // carrier detect status change
304#define IRQ_OVERRUN BIT1 // receive frame overflow
305#define IRQ_RXFIFO BIT0 // receive pool full
d12341f9 306
1da177e4 307// STAR
d12341f9 308
1da177e4
LT		 309#define XFW BIT6 // transmit FIFO write enable
310#define CEC BIT2 // command executing
311#define CTS BIT1 // CTS state
d12341f9 312
1da177e4
LT		 313#define PVR_DTR BIT0
314#define PVR_DSR BIT1
315#define PVR_RI BIT2
316#define PVR_AUTOCTS BIT3
317#define PVR_RS232 0x20 /* 0010b */
318#define PVR_V35 0xe0 /* 1110b */
319#define PVR_RS422 0x40 /* 0100b */
d12341f9
JG		 320
321/* Register access functions */
322
1da177e4
LT		 323#define write_reg(info, reg, val) outb((val),(info)->io_base + (reg))
324#define read_reg(info, reg) inb((info)->io_base + (reg))
325
d12341f9 326#define read_reg16(info, reg) inw((info)->io_base + (reg))
1da177e4 327#define write_reg16(info, reg, val) outw((val), (info)->io_base + (reg))
d12341f9 328
1da177e4
LT		 329#define set_reg_bits(info, reg, mask) \
330 write_reg(info, (reg), \
d12341f9 331 (unsigned char) (read_reg(info, (reg)) | (mask)))
1da177e4
LT		 332#define clear_reg_bits(info, reg, mask) \
333 write_reg(info, (reg), \
d12341f9 334 (unsigned char) (read_reg(info, (reg)) & ~(mask)))
1da177e4
LT		 335/*
336 * interrupt enable/disable routines
d12341f9
JG		 337 */
338static void irq_disable(MGSLPC_INFO *info, unsigned char channel, unsigned short mask)
1da177e4
LT		 339{
340 if (channel == CHA) {
341 info->imra_value |= mask;
342 write_reg16(info, CHA + IMR, info->imra_value);
343 } else {
344 info->imrb_value |= mask;
345 write_reg16(info, CHB + IMR, info->imrb_value);
346 }
347}
d12341f9 348static void irq_enable(MGSLPC_INFO *info, unsigned char channel, unsigned short mask)
1da177e4
LT		 349{
350 if (channel == CHA) {
351 info->imra_value &= ~mask;
352 write_reg16(info, CHA + IMR, info->imra_value);
353 } else {
354 info->imrb_value &= ~mask;
355 write_reg16(info, CHB + IMR, info->imrb_value);
356 }
357}
358
359#define port_irq_disable(info, mask) \
360 { info->pim_value |= (mask); write_reg(info, PIM, info->pim_value); }
361
362#define port_irq_enable(info, mask) \
363 { info->pim_value &= ~(mask); write_reg(info, PIM, info->pim_value); }
364
365static void rx_start(MGSLPC_INFO *info);
366static void rx_stop(MGSLPC_INFO *info);
367
eeb46134 368static void tx_start(MGSLPC_INFO *info, struct tty_struct *tty);
1da177e4
LT		 369static void tx_stop(MGSLPC_INFO *info);
370static void tx_set_idle(MGSLPC_INFO *info);
371
372static void get_signals(MGSLPC_INFO *info);
373static void set_signals(MGSLPC_INFO *info);
374
375static void reset_device(MGSLPC_INFO *info);
376
377static void hdlc_mode(MGSLPC_INFO *info);
378static void async_mode(MGSLPC_INFO *info);
379
380static void tx_timeout(unsigned long context);
381
eeb46134 382static int carrier_raised(struct tty_port *port);
fcc8ac18 383static void dtr_rts(struct tty_port *port, int onoff);
1da177e4 384
af69c7f9 385#if SYNCLINK_GENERIC_HDLC
1da177e4
LT		 386#define dev_to_port(D) (dev_to_hdlc(D)->priv)
387static void hdlcdev_tx_done(MGSLPC_INFO *info);
388static void hdlcdev_rx(MGSLPC_INFO *info, char *buf, int size);
389static int hdlcdev_init(MGSLPC_INFO *info);
390static void hdlcdev_exit(MGSLPC_INFO *info);
391#endif
392
393static void trace_block(MGSLPC_INFO *info,const char* data, int count, int xmit);
394
0fab6de0
JP		 395static bool register_test(MGSLPC_INFO *info);
396static bool irq_test(MGSLPC_INFO *info);
1da177e4
LT		 397static int adapter_test(MGSLPC_INFO *info);
398
399static int claim_resources(MGSLPC_INFO *info);
400static void release_resources(MGSLPC_INFO *info);
401static void mgslpc_add_device(MGSLPC_INFO *info);
402static void mgslpc_remove_device(MGSLPC_INFO *info);
403
eeb46134 404static bool rx_get_frame(MGSLPC_INFO *info, struct tty_struct *tty);
1da177e4
LT		 405static void rx_reset_buffers(MGSLPC_INFO *info);
406static int rx_alloc_buffers(MGSLPC_INFO *info);
407static void rx_free_buffers(MGSLPC_INFO *info);
408
7d12e780 409static irqreturn_t mgslpc_isr(int irq, void *dev_id);
1da177e4
LT		 410
411/*
412 * Bottom half interrupt handlers
413 */
c4028958 414static void bh_handler(struct work_struct *work);
eeb46134 415static void bh_transmit(MGSLPC_INFO *info, struct tty_struct *tty);
1da177e4
LT		 416static void bh_status(MGSLPC_INFO *info);
417
418/*
419 * ioctl handlers
420 */
421static int tiocmget(struct tty_struct *tty, struct file *file);
422static int tiocmset(struct tty_struct *tty, struct file *file,
423 unsigned int set, unsigned int clear);
424static int get_stats(MGSLPC_INFO *info, struct mgsl_icount __user *user_icount);
425static int get_params(MGSLPC_INFO *info, MGSL_PARAMS __user *user_params);
eeb46134 426static int set_params(MGSLPC_INFO *info, MGSL_PARAMS __user *new_params, struct tty_struct *tty);
1da177e4
LT		 427static int get_txidle(MGSLPC_INFO *info, int __user *idle_mode);
428static int set_txidle(MGSLPC_INFO *info, int idle_mode);
eeb46134 429static int set_txenable(MGSLPC_INFO *info, int enable, struct tty_struct *tty);
1da177e4
LT		 430static int tx_abort(MGSLPC_INFO *info);
431static int set_rxenable(MGSLPC_INFO *info, int enable);
432static int wait_events(MGSLPC_INFO *info, int __user *mask);
433
434static MGSLPC_INFO *mgslpc_device_list = NULL;
435static int mgslpc_device_count = 0;
436
437/*
438 * Set this param to non-zero to load eax with the
439 * .text section address and breakpoint on module load.
440 * This is useful for use with gdb and add-symbol-file command.
441 */
442static int break_on_load=0;
443
444/*
445 * Driver major number, defaults to zero to get auto
446 * assigned major number. May be forced as module parameter.
447 */
448static int ttymajor=0;
449
450static int debug_level = 0;
451static int maxframe[MAX_DEVICE_COUNT] = {0,};
1da177e4
LT		 452
453module_param(break_on_load, bool, 0);
454module_param(ttymajor, int, 0);
455module_param(debug_level, int, 0);
456module_param_array(maxframe, int, NULL, 0);
1da177e4
LT		 457
458MODULE_LICENSE("GPL");
459
460static char *driver_name = "SyncLink PC Card driver";
a7482a2e 461static char *driver_version = "$Revision: 4.34 $";
1da177e4
LT		 462
463static struct tty_driver *serial_driver;
464
465/* number of characters left in xmit buffer before we ask for more */
466#define WAKEUP_CHARS 256
467
eeb46134 468static void mgslpc_change_params(MGSLPC_INFO *info, struct tty_struct *tty);
1da177e4
LT		 469static void mgslpc_wait_until_sent(struct tty_struct *tty, int timeout);
470
471/* PCMCIA prototypes */
472
15b99ac1 473static int mgslpc_config(struct pcmcia_device *link);
1da177e4 474static void mgslpc_release(u_long arg);
cc3b4866 475static void mgslpc_detach(struct pcmcia_device *p_dev);
1da177e4 476
1da177e4
LT		 477/*
478 * 1st function defined in .text section. Calling this function in
479 * init_module() followed by a breakpoint allows a remote debugger
480 * (gdb) to get the .text address for the add-symbol-file command.
481 * This allows remote debugging of dynamically loadable modules.
482 */
483static void* mgslpc_get_text_ptr(void)
484{
485 return mgslpc_get_text_ptr;
486}
487
488/**
489 * line discipline callback wrappers
490 *
491 * The wrappers maintain line discipline references
492 * while calling into the line discipline.
493 *
1da177e4
LT		 494 * ldisc_receive_buf - pass receive data to line discipline
495 */
496
1da177e4
LT		 497static void ldisc_receive_buf(struct tty_struct *tty,
498 const __u8 *data, char *flags, int count)
499{
500 struct tty_ldisc *ld;
501 if (!tty)
502 return;
503 ld = tty_ldisc_ref(tty);
504 if (ld) {
a352def2
AC		 505 if (ld->ops->receive_buf)
506 ld->ops->receive_buf(tty, data, flags, count);
1da177e4
LT		 507 tty_ldisc_deref(ld);
508 }
509}
510
eeb46134
AC		 511static const struct tty_port_operations mgslpc_port_ops = {
512 .carrier_raised = carrier_raised,
fcc8ac18 513 .dtr_rts = dtr_rts
eeb46134
AC		 514};
515
15b99ac1 516static int mgslpc_probe(struct pcmcia_device *link)
1da177e4
LT		 517{
518 MGSLPC_INFO *info;
15b99ac1 519 int ret;
fd238232 520
1da177e4
LT		 521 if (debug_level >= DEBUG_LEVEL_INFO)
522 printk("mgslpc_attach\n");
fd238232 523
dd00cc48 524 info = kzalloc(sizeof(MGSLPC_INFO), GFP_KERNEL);
1da177e4
LT		 525 if (!info) {
526 printk("Error can't allocate device instance data\n");
f8cfa618 527 return -ENOMEM;
1da177e4
LT		 528 }
529
1da177e4 530 info->magic = MGSLPC_MAGIC;
eeb46134
AC		 531 tty_port_init(&info->port);
532 info->port.ops = &mgslpc_port_ops;
c4028958 533 INIT_WORK(&info->task, bh_handler);
1da177e4 534 info->max_frame_size = 4096;
eeb46134
AC		 535 info->port.close_delay = 5*HZ/10;
536 info->port.closing_wait = 30*HZ;
1da177e4
LT		 537 init_waitqueue_head(&info->status_event_wait_q);
538 init_waitqueue_head(&info->event_wait_q);
539 spin_lock_init(&info->lock);
540 spin_lock_init(&info->netlock);
541 memcpy(&info->params,&default_params,sizeof(MGSL_PARAMS));
d12341f9 542 info->idle_mode = HDLC_TXIDLE_FLAGS;
1da177e4
LT		 543 info->imra_value = 0xffff;
544 info->imrb_value = 0xffff;
545 info->pim_value = 0xff;
546
fba395ee 547 info->p_dev = link;
1da177e4 548 link->priv = info;
fd238232 549
fba395ee 550 /* Initialize the struct pcmcia_device structure */
1da177e4 551
15b99ac1
DB		 552 ret = mgslpc_config(link);
553 if (ret)
554 return ret;
1da177e4
LT		 555
556 mgslpc_add_device(info);
557
f8cfa618 558 return 0;
1da177e4
LT		 559}
560
561/* Card has been inserted.
562 */
563
00990e7c 564static int mgslpc_ioprobe(struct pcmcia_device *p_dev, void *priv_data)
aaa8cfda 565{
90abdc3b 566 return pcmcia_request_io(p_dev);
aaa8cfda
DB		 567}
568
15b99ac1 569static int mgslpc_config(struct pcmcia_device *link)
1da177e4 570{
1da177e4 571 MGSLPC_INFO *info = link->priv;
cbf624f0 572 int ret;
d12341f9 573
1da177e4
LT		 574 if (debug_level >= DEBUG_LEVEL_INFO)
575 printk("mgslpc_config(0x%p)\n", link);
576
00990e7c
DB		 577 link->config_flags |= CONF_ENABLE_IRQ | CONF_AUTO_SET_IO;
578
cbf624f0
DB		 579 ret = pcmcia_loop_config(link, mgslpc_ioprobe, NULL);
580 if (ret != 0)
581 goto failed;
1da177e4 582
7feabb64
DB		 583 link->config_index = 8;
584 link->config_regs = PRESENT_OPTION;
d12341f9 585
eb14120f 586 ret = pcmcia_request_irq(link, mgslpc_isr);
cbf624f0
DB		 587 if (ret)
588 goto failed;
1ac71e5a 589 ret = pcmcia_enable_device(link);
cbf624f0
DB		 590 if (ret)
591 goto failed;
1da177e4 592
9a017a91 593 info->io_base = link->resource[0]->start;
eb14120f 594 info->irq_level = link->irq;
15b99ac1 595 return 0;
1da177e4 596
cbf624f0 597failed:
1da177e4 598 mgslpc_release((u_long)link);
15b99ac1 599 return -ENODEV;
1da177e4
LT		 600}
601
602/* Card has been removed.
603 * Unregister device and release PCMCIA configuration.
604 * If device is open, postpone until it is closed.
605 */
606static void mgslpc_release(u_long arg)
607{
e2d40963 608 struct pcmcia_device *link = (struct pcmcia_device *)arg;
1da177e4 609
e2d40963
DB		 610 if (debug_level >= DEBUG_LEVEL_INFO)
611 printk("mgslpc_release(0x%p)\n", link);
1da177e4 612
e2d40963 613 pcmcia_disable_device(link);
1da177e4
LT		 614}
615
fba395ee 616static void mgslpc_detach(struct pcmcia_device *link)
1da177e4 617{
e2d40963
DB		 618 if (debug_level >= DEBUG_LEVEL_INFO)
619 printk("mgslpc_detach(0x%p)\n", link);
cc3b4866 620
e2d40963
DB		 621 ((MGSLPC_INFO *)link->priv)->stop = 1;
622 mgslpc_release((u_long)link);
1da177e4 623
e2d40963 624 mgslpc_remove_device((MGSLPC_INFO *)link->priv);
1da177e4
LT		 625}
626
fba395ee 627static int mgslpc_suspend(struct pcmcia_device *link)
98e4c28b 628{
98e4c28b
DB		 629 MGSLPC_INFO *info = link->priv;
630
98e4c28b 631 info->stop = 1;
98e4c28b
DB		 632
633 return 0;
634}
635
fba395ee 636static int mgslpc_resume(struct pcmcia_device *link)
98e4c28b 637{
98e4c28b
DB		 638 MGSLPC_INFO *info = link->priv;
639
98e4c28b
DB		 640 info->stop = 0;
641
642 return 0;
643}
644
645
0fab6de0 646static inline bool mgslpc_paranoia_check(MGSLPC_INFO *info,
1da177e4
LT		 647 char *name, const char *routine)
648{
649#ifdef MGSLPC_PARANOIA_CHECK
650 static const char *badmagic =
651 "Warning: bad magic number for mgsl struct (%s) in %s\n";
652 static const char *badinfo =
653 "Warning: null mgslpc_info for (%s) in %s\n";
654
655 if (!info) {
656 printk(badinfo, name, routine);
0fab6de0 657 return true;
1da177e4
LT		 658 }
659 if (info->magic != MGSLPC_MAGIC) {
660 printk(badmagic, name, routine);
0fab6de0 661 return true;
1da177e4
LT		 662 }
663#else
664 if (!info)
0fab6de0 665 return true;
1da177e4 666#endif
0fab6de0 667 return false;
1da177e4
LT		 668}
669
670
671#define CMD_RXFIFO BIT7 // release current rx FIFO
672#define CMD_RXRESET BIT6 // receiver reset
673#define CMD_RXFIFO_READ BIT5
674#define CMD_START_TIMER BIT4
675#define CMD_TXFIFO BIT3 // release current tx FIFO
676#define CMD_TXEOM BIT1 // transmit end message
677#define CMD_TXRESET BIT0 // transmit reset
678
0fab6de0 679static bool wait_command_complete(MGSLPC_INFO *info, unsigned char channel)
1da177e4
LT		 680{
681 int i = 0;
d12341f9 682 /* wait for command completion */
1da177e4
LT		 683 while (read_reg(info, (unsigned char)(channel+STAR)) & BIT2) {
684 udelay(1);
685 if (i++ == 1000)
0fab6de0 686 return false;
1da177e4 687 }
0fab6de0 688 return true;
1da177e4
LT		 689}
690
d12341f9 691static void issue_command(MGSLPC_INFO *info, unsigned char channel, unsigned char cmd)
1da177e4
LT		 692{
693 wait_command_complete(info, channel);
694 write_reg(info, (unsigned char) (channel + CMDR), cmd);
695}
696
697static void tx_pause(struct tty_struct *tty)
698{
699 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
700 unsigned long flags;
d12341f9 701
1da177e4
LT		 702 if (mgslpc_paranoia_check(info, tty->name, "tx_pause"))
703 return;
704 if (debug_level >= DEBUG_LEVEL_INFO)
d12341f9
JG		 705 printk("tx_pause(%s)\n",info->device_name);
706
1da177e4
LT		 707 spin_lock_irqsave(&info->lock,flags);
708 if (info->tx_enabled)
709 tx_stop(info);
710 spin_unlock_irqrestore(&info->lock,flags);
711}
712
713static void tx_release(struct tty_struct *tty)
714{
715 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
716 unsigned long flags;
d12341f9 717
1da177e4
LT		 718 if (mgslpc_paranoia_check(info, tty->name, "tx_release"))
719 return;
720 if (debug_level >= DEBUG_LEVEL_INFO)
d12341f9
JG		 721 printk("tx_release(%s)\n",info->device_name);
722
1da177e4
LT		 723 spin_lock_irqsave(&info->lock,flags);
724 if (!info->tx_enabled)
eeb46134 725 tx_start(info, tty);
1da177e4
LT		 726 spin_unlock_irqrestore(&info->lock,flags);
727}
728
729/* Return next bottom half action to perform.
730 * or 0 if nothing to do.
731 */
732static int bh_action(MGSLPC_INFO *info)
733{
734 unsigned long flags;
735 int rc = 0;
d12341f9 736
1da177e4
LT		 737 spin_lock_irqsave(&info->lock,flags);
738
739 if (info->pending_bh & BH_RECEIVE) {
740 info->pending_bh &= ~BH_RECEIVE;
741 rc = BH_RECEIVE;
742 } else if (info->pending_bh & BH_TRANSMIT) {
743 info->pending_bh &= ~BH_TRANSMIT;
744 rc = BH_TRANSMIT;
745 } else if (info->pending_bh & BH_STATUS) {
746 info->pending_bh &= ~BH_STATUS;
747 rc = BH_STATUS;
748 }
749
750 if (!rc) {
751 /* Mark BH routine as complete */
0fab6de0
JP		 752 info->bh_running = false;
753 info->bh_requested = false;
1da177e4 754 }
d12341f9 755
1da177e4 756 spin_unlock_irqrestore(&info->lock,flags);
d12341f9 757
1da177e4
LT		 758 return rc;
759}
760
c4028958 761static void bh_handler(struct work_struct *work)
1da177e4 762{
c4028958 763 MGSLPC_INFO *info = container_of(work, MGSLPC_INFO, task);
eeb46134 764 struct tty_struct *tty;
1da177e4
LT		 765 int action;
766
767 if (!info)
768 return;
d12341f9 769
1da177e4
LT		 770 if (debug_level >= DEBUG_LEVEL_BH)
771 printk( "%s(%d):bh_handler(%s) entry\n",
772 __FILE__,__LINE__,info->device_name);
d12341f9 773
0fab6de0 774 info->bh_running = true;
eeb46134 775 tty = tty_port_tty_get(&info->port);
1da177e4
LT		 776
777 while((action = bh_action(info)) != 0) {
d12341f9 778
1da177e4
LT		 779 /* Process work item */
780 if ( debug_level >= DEBUG_LEVEL_BH )
781 printk( "%s(%d):bh_handler() work item action=%d\n",
782 __FILE__,__LINE__,action);
783
784 switch (action) {
d12341f9 785
1da177e4 786 case BH_RECEIVE:
eeb46134 787 while(rx_get_frame(info, tty));
1da177e4
LT		 788 break;
789 case BH_TRANSMIT:
eeb46134 790 bh_transmit(info, tty);
1da177e4
LT		 791 break;
792 case BH_STATUS:
793 bh_status(info);
794 break;
795 default:
796 /* unknown work item ID */
797 printk("Unknown work item ID=%08X!\n", action);
798 break;
799 }
800 }
801
eeb46134 802 tty_kref_put(tty);
1da177e4
LT		 803 if (debug_level >= DEBUG_LEVEL_BH)
804 printk( "%s(%d):bh_handler(%s) exit\n",
805 __FILE__,__LINE__,info->device_name);
806}
807
eeb46134 808static void bh_transmit(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4 809{
1da177e4
LT		 810 if (debug_level >= DEBUG_LEVEL_BH)
811 printk("bh_transmit() entry on %s\n", info->device_name);
812
b963a844 813 if (tty)
1da177e4 814 tty_wakeup(tty);
1da177e4
LT		 815}
816
cdaad343 817static void bh_status(MGSLPC_INFO *info)
1da177e4
LT		 818{
819 info->ri_chkcount = 0;
820 info->dsr_chkcount = 0;
821 info->dcd_chkcount = 0;
822 info->cts_chkcount = 0;
823}
824
d12341f9 825/* eom: non-zero = end of frame */
1da177e4
LT		 826static void rx_ready_hdlc(MGSLPC_INFO *info, int eom)
827{
828 unsigned char data[2];
829 unsigned char fifo_count, read_count, i;
830 RXBUF *buf = (RXBUF*)(info->rx_buf + (info->rx_put * info->rx_buf_size));
831
832 if (debug_level >= DEBUG_LEVEL_ISR)
833 printk("%s(%d):rx_ready_hdlc(eom=%d)\n",__FILE__,__LINE__,eom);
d12341f9 834
1da177e4
LT		 835 if (!info->rx_enabled)
836 return;
837
838 if (info->rx_frame_count >= info->rx_buf_count) {
839 /* no more free buffers */
840 issue_command(info, CHA, CMD_RXRESET);
841 info->pending_bh |= BH_RECEIVE;
0fab6de0 842 info->rx_overflow = true;
1da177e4
LT		 843 info->icount.buf_overrun++;
844 return;
845 }
846
847 if (eom) {
d12341f9 848 /* end of frame, get FIFO count from RBCL register */
1da177e4
LT		 849 if (!(fifo_count = (unsigned char)(read_reg(info, CHA+RBCL) & 0x1f)))
850 fifo_count = 32;
851 } else
852 fifo_count = 32;
d12341f9 853
1da177e4
LT		 854 do {
855 if (fifo_count == 1) {
856 read_count = 1;
857 data[0] = read_reg(info, CHA + RXFIFO);
858 } else {
859 read_count = 2;
860 *((unsigned short *) data) = read_reg16(info, CHA + RXFIFO);
861 }
862 fifo_count -= read_count;
863 if (!fifo_count && eom)
864 buf->status = data[--read_count];
865
866 for (i = 0; i < read_count; i++) {
867 if (buf->count >= info->max_frame_size) {
868 /* frame too large, reset receiver and reset current buffer */
869 issue_command(info, CHA, CMD_RXRESET);
870 buf->count = 0;
871 return;
872 }
873 *(buf->data + buf->count) = data[i];
874 buf->count++;
875 }
876 } while (fifo_count);
877
878 if (eom) {
879 info->pending_bh |= BH_RECEIVE;
880 info->rx_frame_count++;
881 info->rx_put++;
882 if (info->rx_put >= info->rx_buf_count)
883 info->rx_put = 0;
884 }
885 issue_command(info, CHA, CMD_RXFIFO);
886}
887
eeb46134 888static void rx_ready_async(MGSLPC_INFO *info, int tcd, struct tty_struct *tty)
1da177e4 889{
33f0f88f 890 unsigned char data, status, flag;
1da177e4 891 int fifo_count;
33f0f88f 892 int work = 0;
1da177e4
LT		 893 struct mgsl_icount *icount = &info->icount;
894
895 if (tcd) {
d12341f9 896 /* early termination, get FIFO count from RBCL register */
1da177e4
LT		 897 fifo_count = (unsigned char)(read_reg(info, CHA+RBCL) & 0x1f);
898
899 /* Zero fifo count could mean 0 or 32 bytes available.
900 * If BIT5 of STAR is set then at least 1 byte is available.
901 */
902 if (!fifo_count && (read_reg(info,CHA+STAR) & BIT5))
903 fifo_count = 32;
904 } else
905 fifo_count = 32;
33f0f88f
AC		 906
907 tty_buffer_request_room(tty, fifo_count);
d12341f9 908 /* Flush received async data to receive data buffer. */
1da177e4
LT		 909 while (fifo_count) {
910 data = read_reg(info, CHA + RXFIFO);
911 status = read_reg(info, CHA + RXFIFO);
912 fifo_count -= 2;
913
1da177e4 914 icount->rx++;
33f0f88f 915 flag = TTY_NORMAL;
1da177e4
LT		 916
917 // if no frameing/crc error then save data
918 // BIT7:parity error
919 // BIT6:framing error
920
921 if (status & (BIT7 + BIT6)) {
d12341f9 922 if (status & BIT7)
1da177e4
LT		 923 icount->parity++;
924 else
925 icount->frame++;
926
927 /* discard char if tty control flags say so */
928 if (status & info->ignore_status_mask)
929 continue;
d12341f9 930
1da177e4
LT		 931 status &= info->read_status_mask;
932
933 if (status & BIT7)
33f0f88f 934 flag = TTY_PARITY;
1da177e4 935 else if (status & BIT6)
33f0f88f 936 flag = TTY_FRAME;
1da177e4 937 }
33f0f88f 938 work += tty_insert_flip_char(tty, data, flag);
1da177e4
LT		 939 }
940 issue_command(info, CHA, CMD_RXFIFO);
941
942 if (debug_level >= DEBUG_LEVEL_ISR) {
33f0f88f
AC		 943 printk("%s(%d):rx_ready_async",
944 __FILE__,__LINE__);
1da177e4
LT		 945 printk("%s(%d):rx=%d brk=%d parity=%d frame=%d overrun=%d\n",
946 __FILE__,__LINE__,icount->rx,icount->brk,
947 icount->parity,icount->frame,icount->overrun);
948 }
d12341f9 949
33f0f88f 950 if (work)
1da177e4
LT		 951 tty_flip_buffer_push(tty);
952}
953
954
eeb46134 955static void tx_done(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4
LT		 956{
957 if (!info->tx_active)
958 return;
d12341f9 959
0fab6de0
JP		 960 info->tx_active = false;
961 info->tx_aborting = false;
1da177e4
LT		 962
963 if (info->params.mode == MGSL_MODE_ASYNC)
964 return;
965
966 info->tx_count = info->tx_put = info->tx_get = 0;
d12341f9
JG		 967 del_timer(&info->tx_timer);
968
1da177e4
LT		 969 if (info->drop_rts_on_tx_done) {
970 get_signals(info);
971 if (info->serial_signals & SerialSignal_RTS) {
972 info->serial_signals &= ~SerialSignal_RTS;
973 set_signals(info);
974 }
0fab6de0 975 info->drop_rts_on_tx_done = false;
1da177e4
LT		 976 }
977
af69c7f9 978#if SYNCLINK_GENERIC_HDLC
1da177e4
LT		 979 if (info->netcount)
980 hdlcdev_tx_done(info);
d12341f9 981 else
1da177e4
LT		 982#endif
983 {
eeb46134 984 if (tty->stopped || tty->hw_stopped) {
1da177e4
LT		 985 tx_stop(info);
986 return;
987 }
988 info->pending_bh |= BH_TRANSMIT;
989 }
990}
991
eeb46134 992static void tx_ready(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4
LT		 993{
994 unsigned char fifo_count = 32;
995 int c;
996
997 if (debug_level >= DEBUG_LEVEL_ISR)
998 printk("%s(%d):tx_ready(%s)\n", __FILE__,__LINE__,info->device_name);
999
1000 if (info->params.mode == MGSL_MODE_HDLC) {
1001 if (!info->tx_active)
1002 return;
1003 } else {
eeb46134 1004 if (tty->stopped || tty->hw_stopped) {
1da177e4
LT		 1005 tx_stop(info);
1006 return;
1007 }
1008 if (!info->tx_count)
0fab6de0 1009 info->tx_active = false;
1da177e4
LT		 1010 }
1011
1012 if (!info->tx_count)
1013 return;
1014
1015 while (info->tx_count && fifo_count) {
1016 c = min(2, min_t(int, fifo_count, min(info->tx_count, TXBUFSIZE - info->tx_get)));
d12341f9 1017
1da177e4
LT		 1018 if (c == 1) {
1019 write_reg(info, CHA + TXFIFO, *(info->tx_buf + info->tx_get));
1020 } else {
1021 write_reg16(info, CHA + TXFIFO,
1022 *((unsigned short*)(info->tx_buf + info->tx_get)));
1023 }
1024 info->tx_count -= c;
1025 info->tx_get = (info->tx_get + c) & (TXBUFSIZE - 1);
1026 fifo_count -= c;
1027 }
1028
1029 if (info->params.mode == MGSL_MODE_ASYNC) {
1030 if (info->tx_count < WAKEUP_CHARS)
1031 info->pending_bh |= BH_TRANSMIT;
1032 issue_command(info, CHA, CMD_TXFIFO);
1033 } else {
1034 if (info->tx_count)
1035 issue_command(info, CHA, CMD_TXFIFO);
1036 else
1037 issue_command(info, CHA, CMD_TXFIFO + CMD_TXEOM);
1038 }
1039}
1040
eeb46134 1041static void cts_change(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4
LT		 1042{
1043 get_signals(info);
1044 if ((info->cts_chkcount)++ >= IO_PIN_SHUTDOWN_LIMIT)
1045 irq_disable(info, CHB, IRQ_CTS);
1046 info->icount.cts++;
1047 if (info->serial_signals & SerialSignal_CTS)
1048 info->input_signal_events.cts_up++;
1049 else
1050 info->input_signal_events.cts_down++;
1051 wake_up_interruptible(&info->status_event_wait_q);
1052 wake_up_interruptible(&info->event_wait_q);
1053
eeb46134
AC		 1054 if (info->port.flags & ASYNC_CTS_FLOW) {
1055 if (tty->hw_stopped) {
1da177e4
LT		 1056 if (info->serial_signals & SerialSignal_CTS) {
1057 if (debug_level >= DEBUG_LEVEL_ISR)
1058 printk("CTS tx start...");
eeb46134
AC		 1059 if (tty)
1060 tty->hw_stopped = 0;
1061 tx_start(info, tty);
1da177e4
LT		 1062 info->pending_bh |= BH_TRANSMIT;
1063 return;
1064 }
1065 } else {
1066 if (!(info->serial_signals & SerialSignal_CTS)) {
1067 if (debug_level >= DEBUG_LEVEL_ISR)
1068 printk("CTS tx stop...");
eeb46134
AC		 1069 if (tty)
1070 tty->hw_stopped = 1;
1da177e4
LT		 1071 tx_stop(info);
1072 }
1073 }
1074 }
1075 info->pending_bh |= BH_STATUS;
1076}
1077
eeb46134 1078static void dcd_change(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4
LT		 1079{
1080 get_signals(info);
1081 if ((info->dcd_chkcount)++ >= IO_PIN_SHUTDOWN_LIMIT)
1082 irq_disable(info, CHB, IRQ_DCD);
1083 info->icount.dcd++;
1084 if (info->serial_signals & SerialSignal_DCD) {
1085 info->input_signal_events.dcd_up++;
1086 }
1087 else
1088 info->input_signal_events.dcd_down++;
af69c7f9 1089#if SYNCLINK_GENERIC_HDLC
fbeff3c1
KH		 1090 if (info->netcount) {
1091 if (info->serial_signals & SerialSignal_DCD)
1092 netif_carrier_on(info->netdev);
1093 else
1094 netif_carrier_off(info->netdev);
1095 }
1da177e4
LT		 1096#endif
1097 wake_up_interruptible(&info->status_event_wait_q);
1098 wake_up_interruptible(&info->event_wait_q);
1099
eeb46134 1100 if (info->port.flags & ASYNC_CHECK_CD) {
1da177e4
LT		 1101 if (debug_level >= DEBUG_LEVEL_ISR)
1102 printk("%s CD now %s...", info->device_name,
1103 (info->serial_signals & SerialSignal_DCD) ? "on" : "off");
1104 if (info->serial_signals & SerialSignal_DCD)
eeb46134 1105 wake_up_interruptible(&info->port.open_wait);
1da177e4
LT		 1106 else {
1107 if (debug_level >= DEBUG_LEVEL_ISR)
1108 printk("doing serial hangup...");
eeb46134
AC		 1109 if (tty)
1110 tty_hangup(tty);
1da177e4
LT		 1111 }
1112 }
1113 info->pending_bh |= BH_STATUS;
1114}
1115
1116static void dsr_change(MGSLPC_INFO *info)
1117{
1118 get_signals(info);
1119 if ((info->dsr_chkcount)++ >= IO_PIN_SHUTDOWN_LIMIT)
1120 port_irq_disable(info, PVR_DSR);
1121 info->icount.dsr++;
1122 if (info->serial_signals & SerialSignal_DSR)
1123 info->input_signal_events.dsr_up++;
1124 else
1125 info->input_signal_events.dsr_down++;
1126 wake_up_interruptible(&info->status_event_wait_q);
1127 wake_up_interruptible(&info->event_wait_q);
1128 info->pending_bh |= BH_STATUS;
1129}
1130
1131static void ri_change(MGSLPC_INFO *info)
1132{
1133 get_signals(info);
1134 if ((info->ri_chkcount)++ >= IO_PIN_SHUTDOWN_LIMIT)
1135 port_irq_disable(info, PVR_RI);
1136 info->icount.rng++;
1137 if (info->serial_signals & SerialSignal_RI)
1138 info->input_signal_events.ri_up++;
1139 else
1140 info->input_signal_events.ri_down++;
1141 wake_up_interruptible(&info->status_event_wait_q);
1142 wake_up_interruptible(&info->event_wait_q);
1143 info->pending_bh |= BH_STATUS;
1144}
1145
1146/* Interrupt service routine entry point.
d12341f9 1147 *
1da177e4 1148 * Arguments:
d12341f9 1149 *
1da177e4
LT		 1150 * irq interrupt number that caused interrupt
1151 * dev_id device ID supplied during interrupt registration
1da177e4 1152 */
a6f97b29 1153static irqreturn_t mgslpc_isr(int dummy, void *dev_id)
1da177e4 1154{
a6f97b29 1155 MGSLPC_INFO *info = dev_id;
eeb46134 1156 struct tty_struct *tty;
1da177e4
LT		 1157 unsigned short isr;
1158 unsigned char gis, pis;
1159 int count=0;
1160
d12341f9 1161 if (debug_level >= DEBUG_LEVEL_ISR)
a6f97b29 1162 printk("mgslpc_isr(%d) entry.\n", info->irq_level);
d12341f9 1163
e2d40963 1164 if (!(info->p_dev->_locked))
1da177e4
LT		 1165 return IRQ_HANDLED;
1166
eeb46134
AC		 1167 tty = tty_port_tty_get(&info->port);
1168
1da177e4
LT		 1169 spin_lock(&info->lock);
1170
1171 while ((gis = read_reg(info, CHA + GIS))) {
d12341f9 1172 if (debug_level >= DEBUG_LEVEL_ISR)
1da177e4
LT		 1173 printk("mgslpc_isr %s gis=%04X\n", info->device_name,gis);
1174
1175 if ((gis & 0x70) || count > 1000) {
1176 printk("synclink_cs:hardware failed or ejected\n");
1177 break;
1178 }
1179 count++;
1180
1181 if (gis & (BIT1 + BIT0)) {
1182 isr = read_reg16(info, CHB + ISR);
1183 if (isr & IRQ_DCD)
eeb46134 1184 dcd_change(info, tty);
1da177e4 1185 if (isr & IRQ_CTS)
eeb46134 1186 cts_change(info, tty);
1da177e4
LT		 1187 }
1188 if (gis & (BIT3 + BIT2))
1189 {
1190 isr = read_reg16(info, CHA + ISR);
1191 if (isr & IRQ_TIMER) {
0fab6de0 1192 info->irq_occurred = true;
1da177e4
LT		 1193 irq_disable(info, CHA, IRQ_TIMER);
1194 }
1195
d12341f9 1196 /* receive IRQs */
1da177e4
LT		 1197 if (isr & IRQ_EXITHUNT) {
1198 info->icount.exithunt++;
1199 wake_up_interruptible(&info->event_wait_q);
1200 }
1201 if (isr & IRQ_BREAK_ON) {
1202 info->icount.brk++;
eeb46134
AC		 1203 if (info->port.flags & ASYNC_SAK)
1204 do_SAK(tty);
1da177e4
LT		 1205 }
1206 if (isr & IRQ_RXTIME) {
1207 issue_command(info, CHA, CMD_RXFIFO_READ);
1208 }
1209 if (isr & (IRQ_RXEOM + IRQ_RXFIFO)) {
1210 if (info->params.mode == MGSL_MODE_HDLC)
d12341f9 1211 rx_ready_hdlc(info, isr & IRQ_RXEOM);
1da177e4 1212 else
eeb46134 1213 rx_ready_async(info, isr & IRQ_RXEOM, tty);
1da177e4
LT		 1214 }
1215
d12341f9 1216 /* transmit IRQs */
1da177e4
LT		 1217 if (isr & IRQ_UNDERRUN) {
1218 if (info->tx_aborting)
1219 info->icount.txabort++;
1220 else
1221 info->icount.txunder++;
eeb46134 1222 tx_done(info, tty);
1da177e4
LT		 1223 }
1224 else if (isr & IRQ_ALLSENT) {
1225 info->icount.txok++;
eeb46134 1226 tx_done(info, tty);
1da177e4
LT		 1227 }
1228 else if (isr & IRQ_TXFIFO)
eeb46134 1229 tx_ready(info, tty);
1da177e4
LT		 1230 }
1231 if (gis & BIT7) {
1232 pis = read_reg(info, CHA + PIS);
1233 if (pis & BIT1)
1234 dsr_change(info);
1235 if (pis & BIT2)
1236 ri_change(info);
1237 }
1238 }
d12341f9
JG		 1239
1240 /* Request bottom half processing if there's something
1da177e4
LT		 1241 * for it to do and the bh is not already running
1242 */
1243
1244 if (info->pending_bh && !info->bh_running && !info->bh_requested) {
d12341f9 1245 if ( debug_level >= DEBUG_LEVEL_ISR )
1da177e4
LT		 1246 printk("%s(%d):%s queueing bh task.\n",
1247 __FILE__,__LINE__,info->device_name);
1248 schedule_work(&info->task);
0fab6de0 1249 info->bh_requested = true;
1da177e4
LT		 1250 }
1251
1252 spin_unlock(&info->lock);
eeb46134 1253 tty_kref_put(tty);
d12341f9
JG		 1254
1255 if (debug_level >= DEBUG_LEVEL_ISR)
1da177e4 1256 printk("%s(%d):mgslpc_isr(%d)exit.\n",
a6f97b29 1257 __FILE__, __LINE__, info->irq_level);
1da177e4
LT		 1258
1259 return IRQ_HANDLED;
1260}
1261
1262/* Initialize and start device.
1263 */
eeb46134 1264static int startup(MGSLPC_INFO * info, struct tty_struct *tty)
1da177e4
LT		 1265{
1266 int retval = 0;
d12341f9 1267
1da177e4
LT		 1268 if (debug_level >= DEBUG_LEVEL_INFO)
1269 printk("%s(%d):startup(%s)\n",__FILE__,__LINE__,info->device_name);
d12341f9 1270
eeb46134 1271 if (info->port.flags & ASYNC_INITIALIZED)
1da177e4 1272 return 0;
d12341f9 1273
1da177e4
LT		 1274 if (!info->tx_buf) {
1275 /* allocate a page of memory for a transmit buffer */
1276 info->tx_buf = (unsigned char *)get_zeroed_page(GFP_KERNEL);
1277 if (!info->tx_buf) {
1278 printk(KERN_ERR"%s(%d):%s can't allocate transmit buffer\n",
1279 __FILE__,__LINE__,info->device_name);
1280 return -ENOMEM;
1281 }
1282 }
1283
1284 info->pending_bh = 0;
d12341f9 1285
a7482a2e
PF		 1286 memset(&info->icount, 0, sizeof(info->icount));
1287
40565f19 1288 setup_timer(&info->tx_timer, tx_timeout, (unsigned long)info);
1da177e4
LT		 1289
1290 /* Allocate and claim adapter resources */
1291 retval = claim_resources(info);
d12341f9 1292
1da177e4
LT		 1293 /* perform existance check and diagnostics */
1294 if ( !retval )
1295 retval = adapter_test(info);
d12341f9 1296
1da177e4 1297 if ( retval ) {
eeb46134
AC		 1298 if (capable(CAP_SYS_ADMIN) && tty)
1299 set_bit(TTY_IO_ERROR, &tty->flags);
1da177e4
LT		 1300 release_resources(info);
1301 return retval;
1302 }
1303
1304 /* program hardware for current parameters */
eeb46134 1305 mgslpc_change_params(info, tty);
d12341f9 1306
eeb46134
AC		 1307 if (tty)
1308 clear_bit(TTY_IO_ERROR, &tty->flags);
1da177e4 1309
eeb46134 1310 info->port.flags |= ASYNC_INITIALIZED;
d12341f9 1311
1da177e4
LT		 1312 return 0;
1313}
1314
1315/* Called by mgslpc_close() and mgslpc_hangup() to shutdown hardware
1316 */
eeb46134 1317static void shutdown(MGSLPC_INFO * info, struct tty_struct *tty)
1da177e4
LT		 1318{
1319 unsigned long flags;
d12341f9 1320
eeb46134 1321 if (!(info->port.flags & ASYNC_INITIALIZED))
1da177e4
LT		 1322 return;
1323
1324 if (debug_level >= DEBUG_LEVEL_INFO)
1325 printk("%s(%d):mgslpc_shutdown(%s)\n",
1326 __FILE__,__LINE__, info->device_name );
1327
1328 /* clear status wait queue because status changes */
1329 /* can't happen after shutting down the hardware */
1330 wake_up_interruptible(&info->status_event_wait_q);
1331 wake_up_interruptible(&info->event_wait_q);
1332
40565f19 1333 del_timer_sync(&info->tx_timer);
1da177e4
LT		 1334
1335 if (info->tx_buf) {
1336 free_page((unsigned long) info->tx_buf);
1337 info->tx_buf = NULL;
1338 }
1339
1340 spin_lock_irqsave(&info->lock,flags);
1341
1342 rx_stop(info);
1343 tx_stop(info);
1344
1345 /* TODO:disable interrupts instead of reset to preserve signal states */
1346 reset_device(info);
d12341f9 1347
eeb46134 1348 if (!tty || tty->termios->c_cflag & HUPCL) {
1da177e4
LT		 1349 info->serial_signals &= ~(SerialSignal_DTR + SerialSignal_RTS);
1350 set_signals(info);
1351 }
d12341f9 1352
1da177e4
LT		 1353 spin_unlock_irqrestore(&info->lock,flags);
1354
d12341f9
JG		 1355 release_resources(info);
1356
eeb46134
AC		 1357 if (tty)
1358 set_bit(TTY_IO_ERROR, &tty->flags);
1da177e4 1359
eeb46134 1360 info->port.flags &= ~ASYNC_INITIALIZED;
1da177e4
LT		 1361}
1362
eeb46134 1363static void mgslpc_program_hw(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4
LT		 1364{
1365 unsigned long flags;
1366
1367 spin_lock_irqsave(&info->lock,flags);
d12341f9 1368
1da177e4
LT		 1369 rx_stop(info);
1370 tx_stop(info);
1371 info->tx_count = info->tx_put = info->tx_get = 0;
d12341f9 1372
1da177e4
LT		 1373 if (info->params.mode == MGSL_MODE_HDLC || info->netcount)
1374 hdlc_mode(info);
1375 else
1376 async_mode(info);
d12341f9 1377
1da177e4 1378 set_signals(info);
d12341f9 1379
1da177e4
LT		 1380 info->dcd_chkcount = 0;
1381 info->cts_chkcount = 0;
1382 info->ri_chkcount = 0;
1383 info->dsr_chkcount = 0;
1384
1385 irq_enable(info, CHB, IRQ_DCD | IRQ_CTS);
1386 port_irq_enable(info, (unsigned char) PVR_DSR | PVR_RI);
1387 get_signals(info);
d12341f9 1388
eeb46134 1389 if (info->netcount || (tty && (tty->termios->c_cflag & CREAD)))
1da177e4 1390 rx_start(info);
d12341f9 1391
1da177e4
LT		 1392 spin_unlock_irqrestore(&info->lock,flags);
1393}
1394
1395/* Reconfigure adapter based on new parameters
1396 */
eeb46134 1397static void mgslpc_change_params(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4
LT		 1398{
1399 unsigned cflag;
1400 int bits_per_char;
1401
eeb46134 1402 if (!tty || !tty->termios)
1da177e4 1403 return;
d12341f9 1404
1da177e4
LT		 1405 if (debug_level >= DEBUG_LEVEL_INFO)
1406 printk("%s(%d):mgslpc_change_params(%s)\n",
1407 __FILE__,__LINE__, info->device_name );
d12341f9 1408
eeb46134 1409 cflag = tty->termios->c_cflag;
1da177e4
LT		 1410
1411 /* if B0 rate (hangup) specified then negate DTR and RTS */
1412 /* otherwise assert DTR and RTS */
1413 if (cflag & CBAUD)
1414 info->serial_signals |= SerialSignal_RTS + SerialSignal_DTR;
1415 else
1416 info->serial_signals &= ~(SerialSignal_RTS + SerialSignal_DTR);
d12341f9 1417
1da177e4 1418 /* byte size and parity */
d12341f9 1419
1da177e4
LT		 1420 switch (cflag & CSIZE) {
1421 case CS5: info->params.data_bits = 5; break;
1422 case CS6: info->params.data_bits = 6; break;
1423 case CS7: info->params.data_bits = 7; break;
1424 case CS8: info->params.data_bits = 8; break;
1425 default: info->params.data_bits = 7; break;
1426 }
d12341f9 1427
1da177e4
LT		 1428 if (cflag & CSTOPB)
1429 info->params.stop_bits = 2;
1430 else
1431 info->params.stop_bits = 1;
1432
1433 info->params.parity = ASYNC_PARITY_NONE;
1434 if (cflag & PARENB) {
1435 if (cflag & PARODD)
1436 info->params.parity = ASYNC_PARITY_ODD;
1437 else
1438 info->params.parity = ASYNC_PARITY_EVEN;
1439#ifdef CMSPAR
1440 if (cflag & CMSPAR)
1441 info->params.parity = ASYNC_PARITY_SPACE;
1442#endif
1443 }
1444
1445 /* calculate number of jiffies to transmit a full
1446 * FIFO (32 bytes) at specified data rate
1447 */
d12341f9 1448 bits_per_char = info->params.data_bits +
1da177e4
LT		 1449 info->params.stop_bits + 1;
1450
1451 /* if port data rate is set to 460800 or less then
1452 * allow tty settings to override, otherwise keep the
1453 * current data rate.
1454 */
1455 if (info->params.data_rate <= 460800) {
eeb46134 1456 info->params.data_rate = tty_get_baud_rate(tty);
1da177e4 1457 }
d12341f9 1458
1da177e4 1459 if ( info->params.data_rate ) {
d12341f9 1460 info->timeout = (32*HZ*bits_per_char) /
1da177e4
LT		 1461 info->params.data_rate;
1462 }
1463 info->timeout += HZ/50; /* Add .02 seconds of slop */
1464
1465 if (cflag & CRTSCTS)
eeb46134 1466 info->port.flags |= ASYNC_CTS_FLOW;
1da177e4 1467 else
eeb46134 1468 info->port.flags &= ~ASYNC_CTS_FLOW;
d12341f9 1469
1da177e4 1470 if (cflag & CLOCAL)
eeb46134 1471 info->port.flags &= ~ASYNC_CHECK_CD;
1da177e4 1472 else
eeb46134 1473 info->port.flags |= ASYNC_CHECK_CD;
1da177e4
LT		 1474
1475 /* process tty input control flags */
d12341f9 1476
1da177e4 1477 info->read_status_mask = 0;
eeb46134 1478 if (I_INPCK(tty))
1da177e4 1479 info->read_status_mask |= BIT7 | BIT6;
eeb46134 1480 if (I_IGNPAR(tty))
1da177e4
LT		 1481 info->ignore_status_mask |= BIT7 | BIT6;
1482
eeb46134 1483 mgslpc_program_hw(info, tty);
1da177e4
LT		 1484}
1485
1486/* Add a character to the transmit buffer
1487 */
d7e752e2 1488static int mgslpc_put_char(struct tty_struct *tty, unsigned char ch)
1da177e4
LT		 1489{
1490 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1491 unsigned long flags;
1492
1493 if (debug_level >= DEBUG_LEVEL_INFO) {
1494 printk( "%s(%d):mgslpc_put_char(%d) on %s\n",
1495 __FILE__,__LINE__,ch,info->device_name);
1496 }
1497
1498 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_put_char"))
d7e752e2 1499 return 0;
1da177e4 1500
326f28e9 1501 if (!info->tx_buf)
d7e752e2 1502 return 0;
1da177e4
LT		 1503
1504 spin_lock_irqsave(&info->lock,flags);
d12341f9 1505
1da177e4
LT		 1506 if (info->params.mode == MGSL_MODE_ASYNC || !info->tx_active) {
1507 if (info->tx_count < TXBUFSIZE - 1) {
1508 info->tx_buf[info->tx_put++] = ch;
1509 info->tx_put &= TXBUFSIZE-1;
1510 info->tx_count++;
1511 }
1512 }
d12341f9 1513
1da177e4 1514 spin_unlock_irqrestore(&info->lock,flags);
d7e752e2 1515 return 1;
1da177e4
LT		 1516}
1517
1518/* Enable transmitter so remaining characters in the
1519 * transmit buffer are sent.
1520 */
1521static void mgslpc_flush_chars(struct tty_struct *tty)
1522{
1523 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1524 unsigned long flags;
d12341f9 1525
1da177e4
LT		 1526 if (debug_level >= DEBUG_LEVEL_INFO)
1527 printk( "%s(%d):mgslpc_flush_chars() entry on %s tx_count=%d\n",
1528 __FILE__,__LINE__,info->device_name,info->tx_count);
d12341f9 1529
1da177e4
LT		 1530 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_flush_chars"))
1531 return;
1532
1533 if (info->tx_count <= 0 || tty->stopped ||
1534 tty->hw_stopped || !info->tx_buf)
1535 return;
1536
1537 if (debug_level >= DEBUG_LEVEL_INFO)
1538 printk( "%s(%d):mgslpc_flush_chars() entry on %s starting transmitter\n",
1539 __FILE__,__LINE__,info->device_name);
1540
1541 spin_lock_irqsave(&info->lock,flags);
1542 if (!info->tx_active)
eeb46134 1543 tx_start(info, tty);
1da177e4
LT		 1544 spin_unlock_irqrestore(&info->lock,flags);
1545}
1546
1547/* Send a block of data
d12341f9 1548 *
1da177e4 1549 * Arguments:
d12341f9 1550 *
1da177e4
LT		 1551 * tty pointer to tty information structure
1552 * buf pointer to buffer containing send data
1553 * count size of send data in bytes
d12341f9 1554 *
1da177e4
LT		 1555 * Returns: number of characters written
1556 */
1557static int mgslpc_write(struct tty_struct * tty,
1558 const unsigned char *buf, int count)
1559{
1560 int c, ret = 0;
1561 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1562 unsigned long flags;
d12341f9 1563
1da177e4
LT		 1564 if (debug_level >= DEBUG_LEVEL_INFO)
1565 printk( "%s(%d):mgslpc_write(%s) count=%d\n",
1566 __FILE__,__LINE__,info->device_name,count);
d12341f9 1567
1da177e4 1568 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_write") ||
326f28e9 1569 !info->tx_buf)
1da177e4
LT		 1570 goto cleanup;
1571
1572 if (info->params.mode == MGSL_MODE_HDLC) {
1573 if (count > TXBUFSIZE) {
1574 ret = -EIO;
1575 goto cleanup;
1576 }
1577 if (info->tx_active)
1578 goto cleanup;
1579 else if (info->tx_count)
1580 goto start;
1581 }
1582
1583 for (;;) {
1584 c = min(count,
1585 min(TXBUFSIZE - info->tx_count - 1,
1586 TXBUFSIZE - info->tx_put));
1587 if (c <= 0)
1588 break;
d12341f9 1589
1da177e4
LT		 1590 memcpy(info->tx_buf + info->tx_put, buf, c);
1591
1592 spin_lock_irqsave(&info->lock,flags);
1593 info->tx_put = (info->tx_put + c) & (TXBUFSIZE-1);
1594 info->tx_count += c;
1595 spin_unlock_irqrestore(&info->lock,flags);
1596
1597 buf += c;
1598 count -= c;
1599 ret += c;
1600 }
1601start:
1602 if (info->tx_count && !tty->stopped && !tty->hw_stopped) {
1603 spin_lock_irqsave(&info->lock,flags);
1604 if (!info->tx_active)
eeb46134 1605 tx_start(info, tty);
1da177e4
LT		 1606 spin_unlock_irqrestore(&info->lock,flags);
1607 }
d12341f9 1608cleanup:
1da177e4
LT		 1609 if (debug_level >= DEBUG_LEVEL_INFO)
1610 printk( "%s(%d):mgslpc_write(%s) returning=%d\n",
1611 __FILE__,__LINE__,info->device_name,ret);
1612 return ret;
1613}
1614
1615/* Return the count of free bytes in transmit buffer
1616 */
1617static int mgslpc_write_room(struct tty_struct *tty)
1618{
1619 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1620 int ret;
d12341f9 1621
1da177e4
LT		 1622 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_write_room"))
1623 return 0;
1624
1625 if (info->params.mode == MGSL_MODE_HDLC) {
1626 /* HDLC (frame oriented) mode */
1627 if (info->tx_active)
1628 return 0;
1629 else
1630 return HDLC_MAX_FRAME_SIZE;
1631 } else {
1632 ret = TXBUFSIZE - info->tx_count - 1;
1633 if (ret < 0)
1634 ret = 0;
1635 }
d12341f9 1636
1da177e4
LT		 1637 if (debug_level >= DEBUG_LEVEL_INFO)
1638 printk("%s(%d):mgslpc_write_room(%s)=%d\n",
1639 __FILE__,__LINE__, info->device_name, ret);
1640 return ret;
1641}
1642
1643/* Return the count of bytes in transmit buffer
1644 */
1645static int mgslpc_chars_in_buffer(struct tty_struct *tty)
1646{
1647 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1648 int rc;
d12341f9 1649
1da177e4
LT		 1650 if (debug_level >= DEBUG_LEVEL_INFO)
1651 printk("%s(%d):mgslpc_chars_in_buffer(%s)\n",
1652 __FILE__,__LINE__, info->device_name );
d12341f9 1653
1da177e4
LT		 1654 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_chars_in_buffer"))
1655 return 0;
d12341f9 1656
1da177e4
LT		 1657 if (info->params.mode == MGSL_MODE_HDLC)
1658 rc = info->tx_active ? info->max_frame_size : 0;
1659 else
1660 rc = info->tx_count;
1661
1662 if (debug_level >= DEBUG_LEVEL_INFO)
1663 printk("%s(%d):mgslpc_chars_in_buffer(%s)=%d\n",
1664 __FILE__,__LINE__, info->device_name, rc);
d12341f9 1665
1da177e4
LT		 1666 return rc;
1667}
1668
1669/* Discard all data in the send buffer
1670 */
1671static void mgslpc_flush_buffer(struct tty_struct *tty)
1672{
1673 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1674 unsigned long flags;
d12341f9 1675
1da177e4
LT		 1676 if (debug_level >= DEBUG_LEVEL_INFO)
1677 printk("%s(%d):mgslpc_flush_buffer(%s) entry\n",
1678 __FILE__,__LINE__, info->device_name );
d12341f9 1679
1da177e4
LT		 1680 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_flush_buffer"))
1681 return;
d12341f9
JG		 1682
1683 spin_lock_irqsave(&info->lock,flags);
1da177e4 1684 info->tx_count = info->tx_put = info->tx_get = 0;
d12341f9 1685 del_timer(&info->tx_timer);
1da177e4
LT		 1686 spin_unlock_irqrestore(&info->lock,flags);
1687
1688 wake_up_interruptible(&tty->write_wait);
1689 tty_wakeup(tty);
1690}
1691
1692/* Send a high-priority XON/XOFF character
1693 */
1694static void mgslpc_send_xchar(struct tty_struct *tty, char ch)
1695{
1696 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1697 unsigned long flags;
1698
1699 if (debug_level >= DEBUG_LEVEL_INFO)
1700 printk("%s(%d):mgslpc_send_xchar(%s,%d)\n",
1701 __FILE__,__LINE__, info->device_name, ch );
d12341f9 1702
1da177e4
LT		 1703 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_send_xchar"))
1704 return;
1705
1706 info->x_char = ch;
1707 if (ch) {
1708 spin_lock_irqsave(&info->lock,flags);
1709 if (!info->tx_enabled)
eeb46134 1710 tx_start(info, tty);
1da177e4
LT		 1711 spin_unlock_irqrestore(&info->lock,flags);
1712 }
1713}
1714
1715/* Signal remote device to throttle send data (our receive data)
1716 */
1717static void mgslpc_throttle(struct tty_struct * tty)
1718{
1719 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1720 unsigned long flags;
d12341f9 1721
1da177e4
LT		 1722 if (debug_level >= DEBUG_LEVEL_INFO)
1723 printk("%s(%d):mgslpc_throttle(%s) entry\n",
1724 __FILE__,__LINE__, info->device_name );
1725
1726 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_throttle"))
1727 return;
d12341f9 1728
1da177e4
LT		 1729 if (I_IXOFF(tty))
1730 mgslpc_send_xchar(tty, STOP_CHAR(tty));
d12341f9 1731
1da177e4
LT		 1732 if (tty->termios->c_cflag & CRTSCTS) {
1733 spin_lock_irqsave(&info->lock,flags);
1734 info->serial_signals &= ~SerialSignal_RTS;
1735 set_signals(info);
1736 spin_unlock_irqrestore(&info->lock,flags);
1737 }
1738}
1739
1740/* Signal remote device to stop throttling send data (our receive data)
1741 */
1742static void mgslpc_unthrottle(struct tty_struct * tty)
1743{
1744 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
1745 unsigned long flags;
d12341f9 1746
1da177e4
LT		 1747 if (debug_level >= DEBUG_LEVEL_INFO)
1748 printk("%s(%d):mgslpc_unthrottle(%s) entry\n",
1749 __FILE__,__LINE__, info->device_name );
1750
1751 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_unthrottle"))
1752 return;
d12341f9 1753
1da177e4
LT		 1754 if (I_IXOFF(tty)) {
1755 if (info->x_char)
1756 info->x_char = 0;
1757 else
1758 mgslpc_send_xchar(tty, START_CHAR(tty));
1759 }
d12341f9 1760
1da177e4
LT		 1761 if (tty->termios->c_cflag & CRTSCTS) {
1762 spin_lock_irqsave(&info->lock,flags);
1763 info->serial_signals |= SerialSignal_RTS;
1764 set_signals(info);
1765 spin_unlock_irqrestore(&info->lock,flags);
1766 }
1767}
1768
1769/* get the current serial statistics
1770 */
1771static int get_stats(MGSLPC_INFO * info, struct mgsl_icount __user *user_icount)
1772{
1773 int err;
1774 if (debug_level >= DEBUG_LEVEL_INFO)
1775 printk("get_params(%s)\n", info->device_name);
a7482a2e
PF		 1776 if (!user_icount) {
1777 memset(&info->icount, 0, sizeof(info->icount));
1778 } else {
1779 COPY_TO_USER(err, user_icount, &info->icount, sizeof(struct mgsl_icount));
1780 if (err)
1781 return -EFAULT;
1782 }
1da177e4
LT		 1783 return 0;
1784}
1785
1786/* get the current serial parameters
1787 */
1788static int get_params(MGSLPC_INFO * info, MGSL_PARAMS __user *user_params)
1789{
1790 int err;
1791 if (debug_level >= DEBUG_LEVEL_INFO)
1792 printk("get_params(%s)\n", info->device_name);
1793 COPY_TO_USER(err,user_params, &info->params, sizeof(MGSL_PARAMS));
1794 if (err)
1795 return -EFAULT;
1796 return 0;
1797}
1798
1799/* set the serial parameters
d12341f9 1800 *
1da177e4 1801 * Arguments:
d12341f9 1802 *
1da177e4
LT		 1803 * info pointer to device instance data
1804 * new_params user buffer containing new serial params
1805 *
1806 * Returns: 0 if success, otherwise error code
1807 */
eeb46134 1808static int set_params(MGSLPC_INFO * info, MGSL_PARAMS __user *new_params, struct tty_struct *tty)
1da177e4
LT		 1809{
1810 unsigned long flags;
1811 MGSL_PARAMS tmp_params;
1812 int err;
d12341f9 1813
1da177e4
LT		 1814 if (debug_level >= DEBUG_LEVEL_INFO)
1815 printk("%s(%d):set_params %s\n", __FILE__,__LINE__,
1816 info->device_name );
1817 COPY_FROM_USER(err,&tmp_params, new_params, sizeof(MGSL_PARAMS));
1818 if (err) {
1819 if ( debug_level >= DEBUG_LEVEL_INFO )
1820 printk( "%s(%d):set_params(%s) user buffer copy failed\n",
1821 __FILE__,__LINE__,info->device_name);
1822 return -EFAULT;
1823 }
d12341f9 1824
1da177e4
LT		 1825 spin_lock_irqsave(&info->lock,flags);
1826 memcpy(&info->params,&tmp_params,sizeof(MGSL_PARAMS));
1827 spin_unlock_irqrestore(&info->lock,flags);
d12341f9 1828
eeb46134 1829 mgslpc_change_params(info, tty);
d12341f9 1830
1da177e4
LT		 1831 return 0;
1832}
1833
1834static int get_txidle(MGSLPC_INFO * info, int __user *idle_mode)
1835{
1836 int err;
1837 if (debug_level >= DEBUG_LEVEL_INFO)
1838 printk("get_txidle(%s)=%d\n", info->device_name, info->idle_mode);
1839 COPY_TO_USER(err,idle_mode, &info->idle_mode, sizeof(int));
1840 if (err)
1841 return -EFAULT;
1842 return 0;
1843}
1844
1845static int set_txidle(MGSLPC_INFO * info, int idle_mode)
1846{
1847 unsigned long flags;
1848 if (debug_level >= DEBUG_LEVEL_INFO)
1849 printk("set_txidle(%s,%d)\n", info->device_name, idle_mode);
1850 spin_lock_irqsave(&info->lock,flags);
1851 info->idle_mode = idle_mode;
1852 tx_set_idle(info);
1853 spin_unlock_irqrestore(&info->lock,flags);
1854 return 0;
1855}
1856
1857static int get_interface(MGSLPC_INFO * info, int __user *if_mode)
1858{
1859 int err;
1860 if (debug_level >= DEBUG_LEVEL_INFO)
1861 printk("get_interface(%s)=%d\n", info->device_name, info->if_mode);
1862 COPY_TO_USER(err,if_mode, &info->if_mode, sizeof(int));
1863 if (err)
1864 return -EFAULT;
1865 return 0;
1866}
1867
1868static int set_interface(MGSLPC_INFO * info, int if_mode)
1869{
1870 unsigned long flags;
1871 unsigned char val;
1872 if (debug_level >= DEBUG_LEVEL_INFO)
1873 printk("set_interface(%s,%d)\n", info->device_name, if_mode);
1874 spin_lock_irqsave(&info->lock,flags);
1875 info->if_mode = if_mode;
1876
1877 val = read_reg(info, PVR) & 0x0f;
1878 switch (info->if_mode)
1879 {
1880 case MGSL_INTERFACE_RS232: val |= PVR_RS232; break;
1881 case MGSL_INTERFACE_V35: val |= PVR_V35; break;
1882 case MGSL_INTERFACE_RS422: val |= PVR_RS422; break;
1883 }
1884 write_reg(info, PVR, val);
1885
1886 spin_unlock_irqrestore(&info->lock,flags);
1887 return 0;
1888}
1889
eeb46134 1890static int set_txenable(MGSLPC_INFO * info, int enable, struct tty_struct *tty)
1da177e4
LT		 1891{
1892 unsigned long flags;
d12341f9 1893
1da177e4
LT		 1894 if (debug_level >= DEBUG_LEVEL_INFO)
1895 printk("set_txenable(%s,%d)\n", info->device_name, enable);
d12341f9 1896
1da177e4
LT		 1897 spin_lock_irqsave(&info->lock,flags);
1898 if (enable) {
1899 if (!info->tx_enabled)
eeb46134 1900 tx_start(info, tty);
1da177e4
LT		 1901 } else {
1902 if (info->tx_enabled)
1903 tx_stop(info);
1904 }
1905 spin_unlock_irqrestore(&info->lock,flags);
1906 return 0;
1907}
1908
1909static int tx_abort(MGSLPC_INFO * info)
1910{
1911 unsigned long flags;
d12341f9 1912
1da177e4
LT		 1913 if (debug_level >= DEBUG_LEVEL_INFO)
1914 printk("tx_abort(%s)\n", info->device_name);
d12341f9 1915
1da177e4
LT		 1916 spin_lock_irqsave(&info->lock,flags);
1917 if (info->tx_active && info->tx_count &&
1918 info->params.mode == MGSL_MODE_HDLC) {
1919 /* clear data count so FIFO is not filled on next IRQ.
1920 * This results in underrun and abort transmission.
1921 */
1922 info->tx_count = info->tx_put = info->tx_get = 0;
0fab6de0 1923 info->tx_aborting = true;
1da177e4
LT		 1924 }
1925 spin_unlock_irqrestore(&info->lock,flags);
1926 return 0;
1927}
1928
1929static int set_rxenable(MGSLPC_INFO * info, int enable)
1930{
1931 unsigned long flags;
d12341f9 1932
1da177e4
LT		 1933 if (debug_level >= DEBUG_LEVEL_INFO)
1934 printk("set_rxenable(%s,%d)\n", info->device_name, enable);
d12341f9 1935
1da177e4
LT		 1936 spin_lock_irqsave(&info->lock,flags);
1937 if (enable) {
1938 if (!info->rx_enabled)
1939 rx_start(info);
1940 } else {
1941 if (info->rx_enabled)
1942 rx_stop(info);
1943 }
1944 spin_unlock_irqrestore(&info->lock,flags);
1945 return 0;
1946}
1947
1948/* wait for specified event to occur
d12341f9 1949 *
1da177e4
LT		 1950 * Arguments: info pointer to device instance data
1951 * mask pointer to bitmask of events to wait for
1952 * Return Value: 0 if successful and bit mask updated with
1953 * of events triggerred,
1954 * otherwise error code
1955 */
1956static int wait_events(MGSLPC_INFO * info, int __user *mask_ptr)
1957{
1958 unsigned long flags;
1959 int s;
1960 int rc=0;
1961 struct mgsl_icount cprev, cnow;
1962 int events;
1963 int mask;
1964 struct _input_signal_events oldsigs, newsigs;
1965 DECLARE_WAITQUEUE(wait, current);
1966
1967 COPY_FROM_USER(rc,&mask, mask_ptr, sizeof(int));
1968 if (rc)
1969 return -EFAULT;
d12341f9 1970
1da177e4
LT		 1971 if (debug_level >= DEBUG_LEVEL_INFO)
1972 printk("wait_events(%s,%d)\n", info->device_name, mask);
1973
1974 spin_lock_irqsave(&info->lock,flags);
1975
1976 /* return immediately if state matches requested events */
1977 get_signals(info);
1978 s = info->serial_signals;
1979 events = mask &
1980 ( ((s & SerialSignal_DSR) ? MgslEvent_DsrActive:MgslEvent_DsrInactive) +
1981 ((s & SerialSignal_DCD) ? MgslEvent_DcdActive:MgslEvent_DcdInactive) +
1982 ((s & SerialSignal_CTS) ? MgslEvent_CtsActive:MgslEvent_CtsInactive) +
1983 ((s & SerialSignal_RI) ? MgslEvent_RiActive :MgslEvent_RiInactive) );
1984 if (events) {
1985 spin_unlock_irqrestore(&info->lock,flags);
1986 goto exit;
1987 }
1988
1989 /* save current irq counts */
1990 cprev = info->icount;
1991 oldsigs = info->input_signal_events;
d12341f9 1992
1da177e4
LT		 1993 if ((info->params.mode == MGSL_MODE_HDLC) &&
1994 (mask & MgslEvent_ExitHuntMode))
1995 irq_enable(info, CHA, IRQ_EXITHUNT);
d12341f9 1996
1da177e4
LT		 1997 set_current_state(TASK_INTERRUPTIBLE);
1998 add_wait_queue(&info->event_wait_q, &wait);
d12341f9 1999
1da177e4 2000 spin_unlock_irqrestore(&info->lock,flags);
d12341f9
JG		 2001
2002
1da177e4
LT		 2003 for(;;) {
2004 schedule();
2005 if (signal_pending(current)) {
2006 rc = -ERESTARTSYS;
2007 break;
2008 }
d12341f9 2009
1da177e4
LT		 2010 /* get current irq counts */
2011 spin_lock_irqsave(&info->lock,flags);
2012 cnow = info->icount;
2013 newsigs = info->input_signal_events;
2014 set_current_state(TASK_INTERRUPTIBLE);
2015 spin_unlock_irqrestore(&info->lock,flags);
2016
2017 /* if no change, wait aborted for some reason */
2018 if (newsigs.dsr_up == oldsigs.dsr_up &&
2019 newsigs.dsr_down == oldsigs.dsr_down &&
2020 newsigs.dcd_up == oldsigs.dcd_up &&
2021 newsigs.dcd_down == oldsigs.dcd_down &&
2022 newsigs.cts_up == oldsigs.cts_up &&
2023 newsigs.cts_down == oldsigs.cts_down &&
2024 newsigs.ri_up == oldsigs.ri_up &&
2025 newsigs.ri_down == oldsigs.ri_down &&
2026 cnow.exithunt == cprev.exithunt &&
2027 cnow.rxidle == cprev.rxidle) {
2028 rc = -EIO;
2029 break;
2030 }
2031
2032 events = mask &
2033 ( (newsigs.dsr_up != oldsigs.dsr_up ? MgslEvent_DsrActive:0) +
2034 (newsigs.dsr_down != oldsigs.dsr_down ? MgslEvent_DsrInactive:0) +
2035 (newsigs.dcd_up != oldsigs.dcd_up ? MgslEvent_DcdActive:0) +
2036 (newsigs.dcd_down != oldsigs.dcd_down ? MgslEvent_DcdInactive:0) +
2037 (newsigs.cts_up != oldsigs.cts_up ? MgslEvent_CtsActive:0) +
2038 (newsigs.cts_down != oldsigs.cts_down ? MgslEvent_CtsInactive:0) +
2039 (newsigs.ri_up != oldsigs.ri_up ? MgslEvent_RiActive:0) +
2040 (newsigs.ri_down != oldsigs.ri_down ? MgslEvent_RiInactive:0) +
2041 (cnow.exithunt != cprev.exithunt ? MgslEvent_ExitHuntMode:0) +
2042 (cnow.rxidle != cprev.rxidle ? MgslEvent_IdleReceived:0) );
2043 if (events)
2044 break;
d12341f9 2045
1da177e4
LT		 2046 cprev = cnow;
2047 oldsigs = newsigs;
2048 }
d12341f9 2049
1da177e4
LT		 2050 remove_wait_queue(&info->event_wait_q, &wait);
2051 set_current_state(TASK_RUNNING);
2052
2053 if (mask & MgslEvent_ExitHuntMode) {
2054 spin_lock_irqsave(&info->lock,flags);
2055 if (!waitqueue_active(&info->event_wait_q))
2056 irq_disable(info, CHA, IRQ_EXITHUNT);
2057 spin_unlock_irqrestore(&info->lock,flags);
2058 }
2059exit:
2060 if (rc == 0)
2061 PUT_USER(rc, events, mask_ptr);
2062 return rc;
2063}
2064
2065static int modem_input_wait(MGSLPC_INFO *info,int arg)
2066{
2067 unsigned long flags;
2068 int rc;
2069 struct mgsl_icount cprev, cnow;
2070 DECLARE_WAITQUEUE(wait, current);
2071
2072 /* save current irq counts */
2073 spin_lock_irqsave(&info->lock,flags);
2074 cprev = info->icount;
2075 add_wait_queue(&info->status_event_wait_q, &wait);
2076 set_current_state(TASK_INTERRUPTIBLE);
2077 spin_unlock_irqrestore(&info->lock,flags);
2078
2079 for(;;) {
2080 schedule();
2081 if (signal_pending(current)) {
2082 rc = -ERESTARTSYS;
2083 break;
2084 }
2085
2086 /* get new irq counts */
2087 spin_lock_irqsave(&info->lock,flags);
2088 cnow = info->icount;
2089 set_current_state(TASK_INTERRUPTIBLE);
2090 spin_unlock_irqrestore(&info->lock,flags);
2091
2092 /* if no change, wait aborted for some reason */
2093 if (cnow.rng == cprev.rng && cnow.dsr == cprev.dsr &&
2094 cnow.dcd == cprev.dcd && cnow.cts == cprev.cts) {
2095 rc = -EIO;
2096 break;
2097 }
2098
2099 /* check for change in caller specified modem input */
2100 if ((arg & TIOCM_RNG && cnow.rng != cprev.rng) ||
2101 (arg & TIOCM_DSR && cnow.dsr != cprev.dsr) ||
2102 (arg & TIOCM_CD && cnow.dcd != cprev.dcd) ||
2103 (arg & TIOCM_CTS && cnow.cts != cprev.cts)) {
2104 rc = 0;
2105 break;
2106 }
2107
2108 cprev = cnow;
2109 }
2110 remove_wait_queue(&info->status_event_wait_q, &wait);
2111 set_current_state(TASK_RUNNING);
2112 return rc;
2113}
2114
2115/* return the state of the serial control and status signals
2116 */
2117static int tiocmget(struct tty_struct *tty, struct file *file)
2118{
2119 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
2120 unsigned int result;
2121 unsigned long flags;
2122
2123 spin_lock_irqsave(&info->lock,flags);
2124 get_signals(info);
2125 spin_unlock_irqrestore(&info->lock,flags);
2126
2127 result = ((info->serial_signals & SerialSignal_RTS) ? TIOCM_RTS:0) +
2128 ((info->serial_signals & SerialSignal_DTR) ? TIOCM_DTR:0) +
2129 ((info->serial_signals & SerialSignal_DCD) ? TIOCM_CAR:0) +
2130 ((info->serial_signals & SerialSignal_RI) ? TIOCM_RNG:0) +
2131 ((info->serial_signals & SerialSignal_DSR) ? TIOCM_DSR:0) +
2132 ((info->serial_signals & SerialSignal_CTS) ? TIOCM_CTS:0);
2133
2134 if (debug_level >= DEBUG_LEVEL_INFO)
2135 printk("%s(%d):%s tiocmget() value=%08X\n",
2136 __FILE__,__LINE__, info->device_name, result );
2137 return result;
2138}
2139
2140/* set modem control signals (DTR/RTS)
2141 */
2142static int tiocmset(struct tty_struct *tty, struct file *file,
2143 unsigned int set, unsigned int clear)
2144{
2145 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
2146 unsigned long flags;
2147
2148 if (debug_level >= DEBUG_LEVEL_INFO)
2149 printk("%s(%d):%s tiocmset(%x,%x)\n",
2150 __FILE__,__LINE__,info->device_name, set, clear);
2151
2152 if (set & TIOCM_RTS)
2153 info->serial_signals |= SerialSignal_RTS;
2154 if (set & TIOCM_DTR)
2155 info->serial_signals |= SerialSignal_DTR;
2156 if (clear & TIOCM_RTS)
2157 info->serial_signals &= ~SerialSignal_RTS;
2158 if (clear & TIOCM_DTR)
2159 info->serial_signals &= ~SerialSignal_DTR;
2160
2161 spin_lock_irqsave(&info->lock,flags);
2162 set_signals(info);
2163 spin_unlock_irqrestore(&info->lock,flags);
2164
2165 return 0;
2166}
2167
2168/* Set or clear transmit break condition
2169 *
2170 * Arguments: tty pointer to tty instance data
2171 * break_state -1=set break condition, 0=clear
2172 */
9e98966c 2173static int mgslpc_break(struct tty_struct *tty, int break_state)
1da177e4
LT		 2174{
2175 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
2176 unsigned long flags;
d12341f9 2177
1da177e4
LT		 2178 if (debug_level >= DEBUG_LEVEL_INFO)
2179 printk("%s(%d):mgslpc_break(%s,%d)\n",
2180 __FILE__,__LINE__, info->device_name, break_state);
d12341f9 2181
1da177e4 2182 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_break"))
9e98966c 2183 return -EINVAL;
1da177e4
LT		 2184
2185 spin_lock_irqsave(&info->lock,flags);
2186 if (break_state == -1)
2187 set_reg_bits(info, CHA+DAFO, BIT6);
d12341f9 2188 else
1da177e4
LT		 2189 clear_reg_bits(info, CHA+DAFO, BIT6);
2190 spin_unlock_irqrestore(&info->lock,flags);
9e98966c 2191 return 0;
1da177e4
LT		 2192}
2193
2194/* Service an IOCTL request
d12341f9 2195 *
1da177e4 2196 * Arguments:
d12341f9 2197 *
1da177e4
LT		 2198 * tty pointer to tty instance data
2199 * file pointer to associated file object for device
2200 * cmd IOCTL command code
2201 * arg command argument/context
d12341f9 2202 *
1da177e4
LT		 2203 * Return Value: 0 if success, otherwise error code
2204 */
2205static int mgslpc_ioctl(struct tty_struct *tty, struct file * file,
2206 unsigned int cmd, unsigned long arg)
2207{
2208 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
eeb46134
AC		 2209 int error;
2210 struct mgsl_icount cnow; /* kernel counter temps */
2211 struct serial_icounter_struct __user *p_cuser; /* user space */
2212 void __user *argp = (void __user *)arg;
2213 unsigned long flags;
d12341f9 2214
1da177e4
LT		 2215 if (debug_level >= DEBUG_LEVEL_INFO)
2216 printk("%s(%d):mgslpc_ioctl %s cmd=%08X\n", __FILE__,__LINE__,
2217 info->device_name, cmd );
d12341f9 2218
1da177e4
LT		 2219 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_ioctl"))
2220 return -ENODEV;
2221
2222 if ((cmd != TIOCGSERIAL) && (cmd != TIOCSSERIAL) &&
2223 (cmd != TIOCMIWAIT) && (cmd != TIOCGICOUNT)) {
2224 if (tty->flags & (1 << TTY_IO_ERROR))
2225 return -EIO;
2226 }
2227
1da177e4
LT		 2228 switch (cmd) {
2229 case MGSL_IOCGPARAMS:
2230 return get_params(info, argp);
2231 case MGSL_IOCSPARAMS:
eeb46134 2232 return set_params(info, argp, tty);
1da177e4
LT		 2233 case MGSL_IOCGTXIDLE:
2234 return get_txidle(info, argp);
2235 case MGSL_IOCSTXIDLE:
2236 return set_txidle(info, (int)arg);
2237 case MGSL_IOCGIF:
2238 return get_interface(info, argp);
2239 case MGSL_IOCSIF:
2240 return set_interface(info,(int)arg);
2241 case MGSL_IOCTXENABLE:
eeb46134 2242 return set_txenable(info,(int)arg, tty);
1da177e4
LT		 2243 case MGSL_IOCRXENABLE:
2244 return set_rxenable(info,(int)arg);
2245 case MGSL_IOCTXABORT:
2246 return tx_abort(info);
2247 case MGSL_IOCGSTATS:
2248 return get_stats(info, argp);
2249 case MGSL_IOCWAITEVENT:
2250 return wait_events(info, argp);
2251 case TIOCMIWAIT:
2252 return modem_input_wait(info,(int)arg);
2253 case TIOCGICOUNT:
2254 spin_lock_irqsave(&info->lock,flags);
2255 cnow = info->icount;
2256 spin_unlock_irqrestore(&info->lock,flags);
2257 p_cuser = argp;
2258 PUT_USER(error,cnow.cts, &p_cuser->cts);
2259 if (error) return error;
2260 PUT_USER(error,cnow.dsr, &p_cuser->dsr);
2261 if (error) return error;
2262 PUT_USER(error,cnow.rng, &p_cuser->rng);
2263 if (error) return error;
2264 PUT_USER(error,cnow.dcd, &p_cuser->dcd);
2265 if (error) return error;
2266 PUT_USER(error,cnow.rx, &p_cuser->rx);
2267 if (error) return error;
2268 PUT_USER(error,cnow.tx, &p_cuser->tx);
2269 if (error) return error;
2270 PUT_USER(error,cnow.frame, &p_cuser->frame);
2271 if (error) return error;
2272 PUT_USER(error,cnow.overrun, &p_cuser->overrun);
2273 if (error) return error;
2274 PUT_USER(error,cnow.parity, &p_cuser->parity);
2275 if (error) return error;
2276 PUT_USER(error,cnow.brk, &p_cuser->brk);
2277 if (error) return error;
2278 PUT_USER(error,cnow.buf_overrun, &p_cuser->buf_overrun);
2279 if (error) return error;
2280 return 0;
2281 default:
2282 return -ENOIOCTLCMD;
2283 }
2284 return 0;
2285}
2286
2287/* Set new termios settings
d12341f9 2288 *
1da177e4 2289 * Arguments:
d12341f9 2290 *
1da177e4
LT		 2291 * tty pointer to tty structure
2292 * termios pointer to buffer to hold returned old termios
2293 */
606d099c 2294static void mgslpc_set_termios(struct tty_struct *tty, struct ktermios *old_termios)
1da177e4
LT		 2295{
2296 MGSLPC_INFO *info = (MGSLPC_INFO *)tty->driver_data;
2297 unsigned long flags;
d12341f9 2298
1da177e4
LT		 2299 if (debug_level >= DEBUG_LEVEL_INFO)
2300 printk("%s(%d):mgslpc_set_termios %s\n", __FILE__,__LINE__,
2301 tty->driver->name );
d12341f9 2302
1da177e4
LT		 2303 /* just return if nothing has changed */
2304 if ((tty->termios->c_cflag == old_termios->c_cflag)
d12341f9 2305 && (RELEVANT_IFLAG(tty->termios->c_iflag)
1da177e4
LT		 2306 == RELEVANT_IFLAG(old_termios->c_iflag)))
2307 return;
2308
eeb46134 2309 mgslpc_change_params(info, tty);
1da177e4
LT		 2310
2311 /* Handle transition to B0 status */
2312 if (old_termios->c_cflag & CBAUD &&
2313 !(tty->termios->c_cflag & CBAUD)) {
2314 info->serial_signals &= ~(SerialSignal_RTS + SerialSignal_DTR);
2315 spin_lock_irqsave(&info->lock,flags);
2316 set_signals(info);
2317 spin_unlock_irqrestore(&info->lock,flags);
2318 }
d12341f9 2319
1da177e4
LT		 2320 /* Handle transition away from B0 status */
2321 if (!(old_termios->c_cflag & CBAUD) &&
2322 tty->termios->c_cflag & CBAUD) {
2323 info->serial_signals |= SerialSignal_DTR;
d12341f9 2324 if (!(tty->termios->c_cflag & CRTSCTS) ||
1da177e4
LT		 2325 !test_bit(TTY_THROTTLED, &tty->flags)) {
2326 info->serial_signals |= SerialSignal_RTS;
2327 }
2328 spin_lock_irqsave(&info->lock,flags);
2329 set_signals(info);
2330 spin_unlock_irqrestore(&info->lock,flags);
2331 }
d12341f9 2332
1da177e4
LT		 2333 /* Handle turning off CRTSCTS */
2334 if (old_termios->c_cflag & CRTSCTS &&
2335 !(tty->termios->c_cflag & CRTSCTS)) {
2336 tty->hw_stopped = 0;
2337 tx_release(tty);
2338 }
2339}
2340
2341static void mgslpc_close(struct tty_struct *tty, struct file * filp)
2342{
2343 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
eeb46134 2344 struct tty_port *port = &info->port;
1da177e4
LT		 2345
2346 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_close"))
2347 return;
d12341f9 2348
1da177e4
LT		 2349 if (debug_level >= DEBUG_LEVEL_INFO)
2350 printk("%s(%d):mgslpc_close(%s) entry, count=%d\n",
eeb46134 2351 __FILE__,__LINE__, info->device_name, port->count);
1da177e4 2352
eeb46134 2353 WARN_ON(!port->count);
d12341f9 2354
eeb46134 2355 if (tty_port_close_start(port, tty, filp) == 0)
1da177e4 2356 goto cleanup;
d12341f9 2357
eeb46134 2358 if (port->flags & ASYNC_INITIALIZED)
1da177e4
LT		 2359 mgslpc_wait_until_sent(tty, info->timeout);
2360
978e595f 2361 mgslpc_flush_buffer(tty);
1da177e4 2362
978e595f 2363 tty_ldisc_flush(tty);
eeb46134
AC		 2364 shutdown(info, tty);
2365
2366 tty_port_close_end(port, tty);
2367 tty_port_tty_set(port, NULL);
d12341f9 2368cleanup:
1da177e4
LT		 2369 if (debug_level >= DEBUG_LEVEL_INFO)
2370 printk("%s(%d):mgslpc_close(%s) exit, count=%d\n", __FILE__,__LINE__,
eeb46134 2371 tty->driver->name, port->count);
1da177e4
LT		 2372}
2373
2374/* Wait until the transmitter is empty.
2375 */
2376static void mgslpc_wait_until_sent(struct tty_struct *tty, int timeout)
2377{
2378 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
2379 unsigned long orig_jiffies, char_time;
2380
2381 if (!info )
2382 return;
2383
2384 if (debug_level >= DEBUG_LEVEL_INFO)
2385 printk("%s(%d):mgslpc_wait_until_sent(%s) entry\n",
2386 __FILE__,__LINE__, info->device_name );
d12341f9 2387
1da177e4
LT		 2388 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_wait_until_sent"))
2389 return;
2390
eeb46134 2391 if (!(info->port.flags & ASYNC_INITIALIZED))
1da177e4 2392 goto exit;
d12341f9 2393
1da177e4 2394 orig_jiffies = jiffies;
d12341f9 2395
1da177e4
LT		 2396 /* Set check interval to 1/5 of estimated time to
2397 * send a character, and make it at least 1. The check
2398 * interval should also be less than the timeout.
2399 * Note: use tight timings here to satisfy the NIST-PCTS.
d12341f9
JG		 2400 */
2401
1da177e4
LT		 2402 if ( info->params.data_rate ) {
2403 char_time = info->timeout/(32 * 5);
2404 if (!char_time)
2405 char_time++;
2406 } else
2407 char_time = 1;
d12341f9 2408
1da177e4
LT		 2409 if (timeout)
2410 char_time = min_t(unsigned long, char_time, timeout);
d12341f9 2411
1da177e4
LT		 2412 if (info->params.mode == MGSL_MODE_HDLC) {
2413 while (info->tx_active) {
2414 msleep_interruptible(jiffies_to_msecs(char_time));
2415 if (signal_pending(current))
2416 break;
2417 if (timeout && time_after(jiffies, orig_jiffies + timeout))
2418 break;
2419 }
2420 } else {
2421 while ((info->tx_count || info->tx_active) &&
2422 info->tx_enabled) {
2423 msleep_interruptible(jiffies_to_msecs(char_time));
2424 if (signal_pending(current))
2425 break;
2426 if (timeout && time_after(jiffies, orig_jiffies + timeout))
2427 break;
2428 }
2429 }
d12341f9 2430
1da177e4
LT		 2431exit:
2432 if (debug_level >= DEBUG_LEVEL_INFO)
2433 printk("%s(%d):mgslpc_wait_until_sent(%s) exit\n",
2434 __FILE__,__LINE__, info->device_name );
2435}
2436
2437/* Called by tty_hangup() when a hangup is signaled.
2438 * This is the same as closing all open files for the port.
2439 */
2440static void mgslpc_hangup(struct tty_struct *tty)
2441{
2442 MGSLPC_INFO * info = (MGSLPC_INFO *)tty->driver_data;
d12341f9 2443
1da177e4
LT		 2444 if (debug_level >= DEBUG_LEVEL_INFO)
2445 printk("%s(%d):mgslpc_hangup(%s)\n",
2446 __FILE__,__LINE__, info->device_name );
d12341f9 2447
1da177e4
LT		 2448 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_hangup"))
2449 return;
2450
2451 mgslpc_flush_buffer(tty);
eeb46134
AC		 2452 shutdown(info, tty);
2453 tty_port_hangup(&info->port);
1da177e4
LT		 2454}
2455
eeb46134 2456static int carrier_raised(struct tty_port *port)
1da177e4 2457{
eeb46134
AC		 2458 MGSLPC_INFO *info = container_of(port, MGSLPC_INFO, port);
2459 unsigned long flags;
d12341f9 2460
eeb46134
AC		 2461 spin_lock_irqsave(&info->lock,flags);
2462 get_signals(info);
2463 spin_unlock_irqrestore(&info->lock,flags);
d12341f9 2464
eeb46134
AC		 2465 if (info->serial_signals & SerialSignal_DCD)
2466 return 1;
2467 return 0;
2468}
d12341f9 2469
fcc8ac18 2470static void dtr_rts(struct tty_port *port, int onoff)
eeb46134
AC		 2471{
2472 MGSLPC_INFO *info = container_of(port, MGSLPC_INFO, port);
2473 unsigned long flags;
d12341f9 2474
eeb46134 2475 spin_lock_irqsave(&info->lock,flags);
fcc8ac18
AC		 2476 if (onoff)
2477 info->serial_signals |= SerialSignal_RTS + SerialSignal_DTR;
2478 else
2479 info->serial_signals &= ~SerialSignal_RTS + SerialSignal_DTR;
eeb46134
AC		 2480 set_signals(info);
2481 spin_unlock_irqrestore(&info->lock,flags);
1da177e4
LT		 2482}
2483
eeb46134 2484
1da177e4
LT		 2485static int mgslpc_open(struct tty_struct *tty, struct file * filp)
2486{
2487 MGSLPC_INFO *info;
eeb46134 2488 struct tty_port *port;
1da177e4
LT		 2489 int retval, line;
2490 unsigned long flags;
2491
d12341f9 2492 /* verify range of specified line number */
1da177e4
LT		 2493 line = tty->index;
2494 if ((line < 0) || (line >= mgslpc_device_count)) {
2495 printk("%s(%d):mgslpc_open with invalid line #%d.\n",
2496 __FILE__,__LINE__,line);
2497 return -ENODEV;
2498 }
2499
2500 /* find the info structure for the specified line */
2501 info = mgslpc_device_list;
2502 while(info && info->line != line)
2503 info = info->next_device;
2504 if (mgslpc_paranoia_check(info, tty->name, "mgslpc_open"))
2505 return -ENODEV;
d12341f9 2506
eeb46134 2507 port = &info->port;
1da177e4 2508 tty->driver_data = info;
eeb46134 2509 tty_port_tty_set(port, tty);
d12341f9 2510
1da177e4
LT		 2511 if (debug_level >= DEBUG_LEVEL_INFO)
2512 printk("%s(%d):mgslpc_open(%s), old ref count = %d\n",
eeb46134 2513 __FILE__,__LINE__,tty->driver->name, port->count);
1da177e4
LT		 2514
2515 /* If port is closing, signal caller to try again */
eeb46134
AC		 2516 if (tty_hung_up_p(filp) || port->flags & ASYNC_CLOSING){
2517 if (port->flags & ASYNC_CLOSING)
2518 interruptible_sleep_on(&port->close_wait);
2519 retval = ((port->flags & ASYNC_HUP_NOTIFY) ?
1da177e4
LT		 2520 -EAGAIN : -ERESTARTSYS);
2521 goto cleanup;
2522 }
d12341f9 2523
eeb46134 2524 tty->low_latency = (port->flags & ASYNC_LOW_LATENCY) ? 1 : 0;
1da177e4
LT		 2525
2526 spin_lock_irqsave(&info->netlock, flags);
2527 if (info->netcount) {
2528 retval = -EBUSY;
2529 spin_unlock_irqrestore(&info->netlock, flags);
2530 goto cleanup;
2531 }
eeb46134
AC		 2532 spin_lock(&port->lock);
2533 port->count++;
2534 spin_unlock(&port->lock);
1da177e4
LT		 2535 spin_unlock_irqrestore(&info->netlock, flags);
2536
eeb46134 2537 if (port->count == 1) {
1da177e4 2538 /* 1st open on this device, init hardware */
eeb46134 2539 retval = startup(info, tty);
1da177e4
LT		 2540 if (retval < 0)
2541 goto cleanup;
2542 }
2543
eeb46134 2544 retval = tty_port_block_til_ready(&info->port, tty, filp);
1da177e4
LT		 2545 if (retval) {
2546 if (debug_level >= DEBUG_LEVEL_INFO)
2547 printk("%s(%d):block_til_ready(%s) returned %d\n",
2548 __FILE__,__LINE__, info->device_name, retval);
2549 goto cleanup;
2550 }
2551
2552 if (debug_level >= DEBUG_LEVEL_INFO)
2553 printk("%s(%d):mgslpc_open(%s) success\n",
2554 __FILE__,__LINE__, info->device_name);
2555 retval = 0;
d12341f9
JG		 2556
2557cleanup:
1da177e4
LT		 2558 return retval;
2559}
2560
2561/*
2562 * /proc fs routines....
2563 */
2564
87687144 2565static inline void line_info(struct seq_file *m, MGSLPC_INFO *info)
1da177e4
LT		 2566{
2567 char stat_buf[30];
1da177e4
LT		 2568 unsigned long flags;
2569
87687144 2570 seq_printf(m, "%s:io:%04X irq:%d",
1da177e4
LT		 2571 info->device_name, info->io_base, info->irq_level);
2572
2573 /* output current serial signal states */
2574 spin_lock_irqsave(&info->lock,flags);
2575 get_signals(info);
2576 spin_unlock_irqrestore(&info->lock,flags);
d12341f9 2577
1da177e4
LT		 2578 stat_buf[0] = 0;
2579 stat_buf[1] = 0;
2580 if (info->serial_signals & SerialSignal_RTS)
2581 strcat(stat_buf, "|RTS");
2582 if (info->serial_signals & SerialSignal_CTS)
2583 strcat(stat_buf, "|CTS");
2584 if (info->serial_signals & SerialSignal_DTR)
2585 strcat(stat_buf, "|DTR");
2586 if (info->serial_signals & SerialSignal_DSR)
2587 strcat(stat_buf, "|DSR");
2588 if (info->serial_signals & SerialSignal_DCD)
2589 strcat(stat_buf, "|CD");
2590 if (info->serial_signals & SerialSignal_RI)
2591 strcat(stat_buf, "|RI");
2592
2593 if (info->params.mode == MGSL_MODE_HDLC) {
87687144 2594 seq_printf(m, " HDLC txok:%d rxok:%d",
1da177e4
LT		 2595 info->icount.txok, info->icount.rxok);
2596 if (info->icount.txunder)
87687144 2597 seq_printf(m, " txunder:%d", info->icount.txunder);
1da177e4 2598 if (info->icount.txabort)
87687144 2599 seq_printf(m, " txabort:%d", info->icount.txabort);
1da177e4 2600 if (info->icount.rxshort)
87687144 2601 seq_printf(m, " rxshort:%d", info->icount.rxshort);
1da177e4 2602 if (info->icount.rxlong)
87687144 2603 seq_printf(m, " rxlong:%d", info->icount.rxlong);
1da177e4 2604 if (info->icount.rxover)
87687144 2605 seq_printf(m, " rxover:%d", info->icount.rxover);
1da177e4 2606 if (info->icount.rxcrc)
87687144 2607 seq_printf(m, " rxcrc:%d", info->icount.rxcrc);
1da177e4 2608 } else {
87687144 2609 seq_printf(m, " ASYNC tx:%d rx:%d",
1da177e4
LT		 2610 info->icount.tx, info->icount.rx);
2611 if (info->icount.frame)
87687144 2612 seq_printf(m, " fe:%d", info->icount.frame);
1da177e4 2613 if (info->icount.parity)
87687144 2614 seq_printf(m, " pe:%d", info->icount.parity);
1da177e4 2615 if (info->icount.brk)
87687144 2616 seq_printf(m, " brk:%d", info->icount.brk);
1da177e4 2617 if (info->icount.overrun)
87687144 2618 seq_printf(m, " oe:%d", info->icount.overrun);
1da177e4 2619 }
d12341f9 2620
1da177e4 2621 /* Append serial signal status to end */
87687144 2622 seq_printf(m, " %s\n", stat_buf+1);
d12341f9 2623
87687144 2624 seq_printf(m, "txactive=%d bh_req=%d bh_run=%d pending_bh=%x\n",
1da177e4
LT		 2625 info->tx_active,info->bh_requested,info->bh_running,
2626 info->pending_bh);
1da177e4
LT		 2627}
2628
2629/* Called to print information about devices
2630 */
87687144 2631static int mgslpc_proc_show(struct seq_file *m, void *v)
1da177e4 2632{
1da177e4 2633 MGSLPC_INFO *info;
d12341f9 2634
87687144 2635 seq_printf(m, "synclink driver:%s\n", driver_version);
d12341f9 2636
1da177e4
LT		 2637 info = mgslpc_device_list;
2638 while( info ) {
87687144 2639 line_info(m, info);
1da177e4
LT		 2640 info = info->next_device;
2641 }
87687144
AD		 2642 return 0;
2643}
1da177e4 2644
87687144
AD		 2645static int mgslpc_proc_open(struct inode *inode, struct file *file)
2646{
2647 return single_open(file, mgslpc_proc_show, NULL);
1da177e4
LT		 2648}
2649
87687144
AD		 2650static const struct file_operations mgslpc_proc_fops = {
2651 .owner = THIS_MODULE,
2652 .open = mgslpc_proc_open,
2653 .read = seq_read,
2654 .llseek = seq_lseek,
2655 .release = single_release,
2656};
2657
cdaad343 2658static int rx_alloc_buffers(MGSLPC_INFO *info)
1da177e4
LT		 2659{
2660 /* each buffer has header and data */
2661 info->rx_buf_size = sizeof(RXBUF) + info->max_frame_size;
2662
2663 /* calculate total allocation size for 8 buffers */
2664 info->rx_buf_total_size = info->rx_buf_size * 8;
2665
2666 /* limit total allocated memory */
2667 if (info->rx_buf_total_size > 0x10000)
2668 info->rx_buf_total_size = 0x10000;
2669
2670 /* calculate number of buffers */
2671 info->rx_buf_count = info->rx_buf_total_size / info->rx_buf_size;
2672
2673 info->rx_buf = kmalloc(info->rx_buf_total_size, GFP_KERNEL);
2674 if (info->rx_buf == NULL)
2675 return -ENOMEM;
2676
2677 rx_reset_buffers(info);
2678 return 0;
2679}
2680
cdaad343 2681static void rx_free_buffers(MGSLPC_INFO *info)
1da177e4 2682{
735d5661 2683 kfree(info->rx_buf);
1da177e4
LT		 2684 info->rx_buf = NULL;
2685}
2686
cdaad343 2687static int claim_resources(MGSLPC_INFO *info)
1da177e4
LT		 2688{
2689 if (rx_alloc_buffers(info) < 0 ) {
2690 printk( "Cant allocate rx buffer %s\n", info->device_name);
2691 release_resources(info);
2692 return -ENODEV;
d12341f9 2693 }
1da177e4
LT		 2694 return 0;
2695}
2696
cdaad343 2697static void release_resources(MGSLPC_INFO *info)
1da177e4
LT		 2698{
2699 if (debug_level >= DEBUG_LEVEL_INFO)
2700 printk("release_resources(%s)\n", info->device_name);
2701 rx_free_buffers(info);
2702}
2703
2704/* Add the specified device instance data structure to the
2705 * global linked list of devices and increment the device count.
d12341f9 2706 *
1da177e4
LT		 2707 * Arguments: info pointer to device instance data
2708 */
cdaad343 2709static void mgslpc_add_device(MGSLPC_INFO *info)
1da177e4
LT		 2710{
2711 info->next_device = NULL;
2712 info->line = mgslpc_device_count;
2713 sprintf(info->device_name,"ttySLP%d",info->line);
d12341f9 2714
1da177e4
LT		 2715 if (info->line < MAX_DEVICE_COUNT) {
2716 if (maxframe[info->line])
2717 info->max_frame_size = maxframe[info->line];
1da177e4
LT		 2718 }
2719
2720 mgslpc_device_count++;
d12341f9 2721
1da177e4
LT		 2722 if (!mgslpc_device_list)
2723 mgslpc_device_list = info;
d12341f9 2724 else {
1da177e4
LT		 2725 MGSLPC_INFO *current_dev = mgslpc_device_list;
2726 while( current_dev->next_device )
2727 current_dev = current_dev->next_device;
2728 current_dev->next_device = info;
2729 }
d12341f9 2730
1da177e4
LT		 2731 if (info->max_frame_size < 4096)
2732 info->max_frame_size = 4096;
2733 else if (info->max_frame_size > 65535)
2734 info->max_frame_size = 65535;
d12341f9 2735
1da177e4
LT		 2736 printk( "SyncLink PC Card %s:IO=%04X IRQ=%d\n",
2737 info->device_name, info->io_base, info->irq_level);
2738
af69c7f9 2739#if SYNCLINK_GENERIC_HDLC
1da177e4
LT		 2740 hdlcdev_init(info);
2741#endif
2742}
2743
cdaad343 2744static void mgslpc_remove_device(MGSLPC_INFO *remove_info)
1da177e4
LT		 2745{
2746 MGSLPC_INFO *info = mgslpc_device_list;
2747 MGSLPC_INFO *last = NULL;
2748
2749 while(info) {
2750 if (info == remove_info) {
2751 if (last)
2752 last->next_device = info->next_device;
2753 else
2754 mgslpc_device_list = info->next_device;
af69c7f9 2755#if SYNCLINK_GENERIC_HDLC
1da177e4
LT		 2756 hdlcdev_exit(info);
2757#endif
2758 release_resources(info);
2759 kfree(info);
2760 mgslpc_device_count--;
2761 return;
2762 }
2763 last = info;
2764 info = info->next_device;
2765 }
2766}
2767
4af48c8c
DB		 2768static struct pcmcia_device_id mgslpc_ids[] = {
2769 PCMCIA_DEVICE_MANF_CARD(0x02c5, 0x0050),
2770 PCMCIA_DEVICE_NULL
2771};
2772MODULE_DEVICE_TABLE(pcmcia, mgslpc_ids);
2773
1da177e4
LT		 2774static struct pcmcia_driver mgslpc_driver = {
2775 .owner = THIS_MODULE,
2e9b981a 2776 .name = "synclink_cs",
15b99ac1 2777 .probe = mgslpc_probe,
cc3b4866 2778 .remove = mgslpc_detach,
4af48c8c 2779 .id_table = mgslpc_ids,
98e4c28b
DB		 2780 .suspend = mgslpc_suspend,
2781 .resume = mgslpc_resume,
1da177e4
LT		 2782};
2783
b68e31d0 2784static const struct tty_operations mgslpc_ops = {
1da177e4
LT		 2785 .open = mgslpc_open,
2786 .close = mgslpc_close,
2787 .write = mgslpc_write,
2788 .put_char = mgslpc_put_char,
2789 .flush_chars = mgslpc_flush_chars,
2790 .write_room = mgslpc_write_room,
2791 .chars_in_buffer = mgslpc_chars_in_buffer,
2792 .flush_buffer = mgslpc_flush_buffer,
2793 .ioctl = mgslpc_ioctl,
2794 .throttle = mgslpc_throttle,
2795 .unthrottle = mgslpc_unthrottle,
2796 .send_xchar = mgslpc_send_xchar,
2797 .break_ctl = mgslpc_break,
2798 .wait_until_sent = mgslpc_wait_until_sent,
1da177e4
LT		 2799 .set_termios = mgslpc_set_termios,
2800 .stop = tx_pause,
2801 .start = tx_release,
2802 .hangup = mgslpc_hangup,
2803 .tiocmget = tiocmget,
2804 .tiocmset = tiocmset,
87687144 2805 .proc_fops = &mgslpc_proc_fops,
1da177e4
LT		 2806};
2807
2808static void synclink_cs_cleanup(void)
2809{
2810 int rc;
2811
2812 printk("Unloading %s: version %s\n", driver_name, driver_version);
2813
2814 while(mgslpc_device_list)
2815 mgslpc_remove_device(mgslpc_device_list);
2816
2817 if (serial_driver) {
2818 if ((rc = tty_unregister_driver(serial_driver)))
2819 printk("%s(%d) failed to unregister tty driver err=%d\n",
2820 __FILE__,__LINE__,rc);
2821 put_tty_driver(serial_driver);
2822 }
2823
2824 pcmcia_unregister_driver(&mgslpc_driver);
1da177e4
LT		 2825}
2826
2827static int __init synclink_cs_init(void)
2828{
2829 int rc;
2830
2831 if (break_on_load) {
2832 mgslpc_get_text_ptr();
2833 BREAKPOINT();
2834 }
2835
2836 printk("%s %s\n", driver_name, driver_version);
2837
2838 if ((rc = pcmcia_register_driver(&mgslpc_driver)) < 0)
2839 return rc;
2840
2841 serial_driver = alloc_tty_driver(MAX_DEVICE_COUNT);
2842 if (!serial_driver) {
2843 rc = -ENOMEM;
2844 goto error;
2845 }
2846
2847 /* Initialize the tty_driver structure */
d12341f9 2848
1da177e4
LT		 2849 serial_driver->owner = THIS_MODULE;
2850 serial_driver->driver_name = "synclink_cs";
2851 serial_driver->name = "ttySLP";
2852 serial_driver->major = ttymajor;
2853 serial_driver->minor_start = 64;
2854 serial_driver->type = TTY_DRIVER_TYPE_SERIAL;
2855 serial_driver->subtype = SERIAL_TYPE_NORMAL;
2856 serial_driver->init_termios = tty_std_termios;
2857 serial_driver->init_termios.c_cflag =
2858 B9600 | CS8 | CREAD | HUPCL | CLOCAL;
2859 serial_driver->flags = TTY_DRIVER_REAL_RAW;
2860 tty_set_operations(serial_driver, &mgslpc_ops);
2861
2862 if ((rc = tty_register_driver(serial_driver)) < 0) {
2863 printk("%s(%d):Couldn't register serial driver\n",
2864 __FILE__,__LINE__);
2865 put_tty_driver(serial_driver);
2866 serial_driver = NULL;
2867 goto error;
2868 }
d12341f9 2869
1da177e4
LT		 2870 printk("%s %s, tty major#%d\n",
2871 driver_name, driver_version,
2872 serial_driver->major);
d12341f9 2873
1da177e4
LT		 2874 return 0;
2875
2876error:
2877 synclink_cs_cleanup();
2878 return rc;
2879}
2880
d12341f9 2881static void __exit synclink_cs_exit(void)
1da177e4
LT		 2882{
2883 synclink_cs_cleanup();
2884}
2885
2886module_init(synclink_cs_init);
2887module_exit(synclink_cs_exit);
2888
2889static void mgslpc_set_rate(MGSLPC_INFO *info, unsigned char channel, unsigned int rate)
2890{
2891 unsigned int M, N;
2892 unsigned char val;
2893
d12341f9
JG		 2894 /* note:standard BRG mode is broken in V3.2 chip
2895 * so enhanced mode is always used
1da177e4
LT		 2896 */
2897
2898 if (rate) {
2899 N = 3686400 / rate;
2900 if (!N)
2901 N = 1;
2902 N >>= 1;
2903 for (M = 1; N > 64 && M < 16; M++)
2904 N >>= 1;
2905 N--;
2906
2907 /* BGR[5..0] = N
2908 * BGR[9..6] = M
2909 * BGR[7..0] contained in BGR register
2910 * BGR[9..8] contained in CCR2[7..6]
2911 * divisor = (N+1)*2^M
2912 *
2913 * Note: M *must* not be zero (causes asymetric duty cycle)
d12341f9 2914 */
1da177e4
LT		 2915 write_reg(info, (unsigned char) (channel + BGR),
2916 (unsigned char) ((M << 6) + N));
2917 val = read_reg(info, (unsigned char) (channel + CCR2)) & 0x3f;
2918 val |= ((M << 4) & 0xc0);
2919 write_reg(info, (unsigned char) (channel + CCR2), val);
2920 }
2921}
2922
2923/* Enabled the AUX clock output at the specified frequency.
2924 */
2925static void enable_auxclk(MGSLPC_INFO *info)
2926{
2927 unsigned char val;
d12341f9 2928
1da177e4
LT		 2929 /* MODE
2930 *
2931 * 07..06 MDS[1..0] 10 = transparent HDLC mode
2932 * 05 ADM Address Mode, 0 = no addr recognition
2933 * 04 TMD Timer Mode, 0 = external
2934 * 03 RAC Receiver Active, 0 = inactive
2935 * 02 RTS 0=RTS active during xmit, 1=RTS always active
2936 * 01 TRS Timer Resolution, 1=512
2937 * 00 TLP Test Loop, 0 = no loop
2938 *
2939 * 1000 0010
d12341f9 2940 */
1da177e4 2941 val = 0x82;
d12341f9
JG		 2942
2943 /* channel B RTS is used to enable AUXCLK driver on SP505 */
1da177e4
LT		 2944 if (info->params.mode == MGSL_MODE_HDLC && info->params.clock_speed)
2945 val |= BIT2;
2946 write_reg(info, CHB + MODE, val);
d12341f9 2947
1da177e4
LT		 2948 /* CCR0
2949 *
2950 * 07 PU Power Up, 1=active, 0=power down
2951 * 06 MCE Master Clock Enable, 1=enabled
2952 * 05 Reserved, 0
2953 * 04..02 SC[2..0] Encoding
2954 * 01..00 SM[1..0] Serial Mode, 00=HDLC
2955 *
2956 * 11000000
d12341f9 2957 */
1da177e4 2958 write_reg(info, CHB + CCR0, 0xc0);
d12341f9 2959
1da177e4
LT		 2960 /* CCR1
2961 *
2962 * 07 SFLG Shared Flag, 0 = disable shared flags
2963 * 06 GALP Go Active On Loop, 0 = not used
2964 * 05 GLP Go On Loop, 0 = not used
2965 * 04 ODS Output Driver Select, 1=TxD is push-pull output
2966 * 03 ITF Interframe Time Fill, 0=mark, 1=flag
2967 * 02..00 CM[2..0] Clock Mode
2968 *
2969 * 0001 0111
d12341f9 2970 */
1da177e4 2971 write_reg(info, CHB + CCR1, 0x17);
d12341f9 2972
1da177e4
LT		 2973 /* CCR2 (Channel B)
2974 *
2975 * 07..06 BGR[9..8] Baud rate bits 9..8
2976 * 05 BDF Baud rate divisor factor, 0=1, 1=BGR value
2977 * 04 SSEL Clock source select, 1=submode b
2978 * 03 TOE 0=TxCLK is input, 1=TxCLK is output
2979 * 02 RWX Read/Write Exchange 0=disabled
2980 * 01 C32, CRC select, 0=CRC-16, 1=CRC-32
2981 * 00 DIV, data inversion 0=disabled, 1=enabled
2982 *
2983 * 0011 1000
d12341f9 2984 */
1da177e4
LT		 2985 if (info->params.mode == MGSL_MODE_HDLC && info->params.clock_speed)
2986 write_reg(info, CHB + CCR2, 0x38);
2987 else
2988 write_reg(info, CHB + CCR2, 0x30);
d12341f9 2989
1da177e4
LT		 2990 /* CCR4
2991 *
2992 * 07 MCK4 Master Clock Divide by 4, 1=enabled
2993 * 06 EBRG Enhanced Baud Rate Generator Mode, 1=enabled
2994 * 05 TST1 Test Pin, 0=normal operation
2995 * 04 ICD Ivert Carrier Detect, 1=enabled (active low)
2996 * 03..02 Reserved, must be 0
2997 * 01..00 RFT[1..0] RxFIFO Threshold 00=32 bytes
2998 *
2999 * 0101 0000
d12341f9 3000 */
1da177e4 3001 write_reg(info, CHB + CCR4, 0x50);
d12341f9 3002
1da177e4
LT		 3003 /* if auxclk not enabled, set internal BRG so
3004 * CTS transitions can be detected (requires TxC)
d12341f9 3005 */
1da177e4
LT		 3006 if (info->params.mode == MGSL_MODE_HDLC && info->params.clock_speed)
3007 mgslpc_set_rate(info, CHB, info->params.clock_speed);
3008 else
3009 mgslpc_set_rate(info, CHB, 921600);
3010}
3011
d12341f9 3012static void loopback_enable(MGSLPC_INFO *info)
1da177e4
LT		 3013{
3014 unsigned char val;
d12341f9
JG		 3015
3016 /* CCR1:02..00 CM[2..0] Clock Mode = 111 (clock mode 7) */
1da177e4
LT		 3017 val = read_reg(info, CHA + CCR1) | (BIT2 + BIT1 + BIT0);
3018 write_reg(info, CHA + CCR1, val);
d12341f9
JG		 3019
3020 /* CCR2:04 SSEL Clock source select, 1=submode b */
1da177e4
LT		 3021 val = read_reg(info, CHA + CCR2) | (BIT4 + BIT5);
3022 write_reg(info, CHA + CCR2, val);
d12341f9
JG		 3023
3024 /* set LinkSpeed if available, otherwise default to 2Mbps */
1da177e4
LT		 3025 if (info->params.clock_speed)
3026 mgslpc_set_rate(info, CHA, info->params.clock_speed);
3027 else
3028 mgslpc_set_rate(info, CHA, 1843200);
d12341f9
JG		 3029
3030 /* MODE:00 TLP Test Loop, 1=loopback enabled */
1da177e4
LT		 3031 val = read_reg(info, CHA + MODE) | BIT0;
3032 write_reg(info, CHA + MODE, val);
3033}
3034
cdaad343 3035static void hdlc_mode(MGSLPC_INFO *info)
1da177e4
LT		 3036{
3037 unsigned char val;
3038 unsigned char clkmode, clksubmode;
3039
d12341f9 3040 /* disable all interrupts */
1da177e4
LT		 3041 irq_disable(info, CHA, 0xffff);
3042 irq_disable(info, CHB, 0xffff);
3043 port_irq_disable(info, 0xff);
d12341f9
JG		 3044
3045 /* assume clock mode 0a, rcv=RxC xmt=TxC */
1da177e4
LT		 3046 clkmode = clksubmode = 0;
3047 if (info->params.flags & HDLC_FLAG_RXC_DPLL
3048 && info->params.flags & HDLC_FLAG_TXC_DPLL) {
d12341f9 3049 /* clock mode 7a, rcv = DPLL, xmt = DPLL */
1da177e4
LT		 3050 clkmode = 7;
3051 } else if (info->params.flags & HDLC_FLAG_RXC_BRG
3052 && info->params.flags & HDLC_FLAG_TXC_BRG) {
d12341f9 3053 /* clock mode 7b, rcv = BRG, xmt = BRG */
1da177e4
LT		 3054 clkmode = 7;
3055 clksubmode = 1;
3056 } else if (info->params.flags & HDLC_FLAG_RXC_DPLL) {
3057 if (info->params.flags & HDLC_FLAG_TXC_BRG) {
d12341f9 3058 /* clock mode 6b, rcv = DPLL, xmt = BRG/16 */
1da177e4
LT		 3059 clkmode = 6;
3060 clksubmode = 1;
3061 } else {
d12341f9 3062 /* clock mode 6a, rcv = DPLL, xmt = TxC */
1da177e4
LT		 3063 clkmode = 6;
3064 }
3065 } else if (info->params.flags & HDLC_FLAG_TXC_BRG) {
d12341f9 3066 /* clock mode 0b, rcv = RxC, xmt = BRG */
1da177e4
LT		 3067 clksubmode = 1;
3068 }
d12341f9 3069
1da177e4
LT		 3070 /* MODE
3071 *
3072 * 07..06 MDS[1..0] 10 = transparent HDLC mode
3073 * 05 ADM Address Mode, 0 = no addr recognition
3074 * 04 TMD Timer Mode, 0 = external
3075 * 03 RAC Receiver Active, 0 = inactive
3076 * 02 RTS 0=RTS active during xmit, 1=RTS always active
3077 * 01 TRS Timer Resolution, 1=512
3078 * 00 TLP Test Loop, 0 = no loop
3079 *
3080 * 1000 0010
d12341f9 3081 */
1da177e4
LT		 3082 val = 0x82;
3083 if (info->params.loopback)
3084 val |= BIT0;
d12341f9
JG		 3085
3086 /* preserve RTS state */
1da177e4
LT		 3087 if (info->serial_signals & SerialSignal_RTS)
3088 val |= BIT2;
3089 write_reg(info, CHA + MODE, val);
d12341f9 3090
1da177e4
LT		 3091 /* CCR0
3092 *
3093 * 07 PU Power Up, 1=active, 0=power down
3094 * 06 MCE Master Clock Enable, 1=enabled
3095 * 05 Reserved, 0
3096 * 04..02 SC[2..0] Encoding
3097 * 01..00 SM[1..0] Serial Mode, 00=HDLC
3098 *
3099 * 11000000
d12341f9 3100 */
1da177e4
LT		 3101 val = 0xc0;
3102 switch (info->params.encoding)
3103 {
3104 case HDLC_ENCODING_NRZI:
3105 val |= BIT3;
3106 break;
3107 case HDLC_ENCODING_BIPHASE_SPACE:
3108 val |= BIT4;
3109 break; // FM0
3110 case HDLC_ENCODING_BIPHASE_MARK:
3111 val |= BIT4 + BIT2;
3112 break; // FM1
3113 case HDLC_ENCODING_BIPHASE_LEVEL:
3114 val |= BIT4 + BIT3;
3115 break; // Manchester
3116 }
3117 write_reg(info, CHA + CCR0, val);
d12341f9 3118
1da177e4
LT		 3119 /* CCR1
3120 *
3121 * 07 SFLG Shared Flag, 0 = disable shared flags
3122 * 06 GALP Go Active On Loop, 0 = not used
3123 * 05 GLP Go On Loop, 0 = not used
3124 * 04 ODS Output Driver Select, 1=TxD is push-pull output
3125 * 03 ITF Interframe Time Fill, 0=mark, 1=flag
3126 * 02..00 CM[2..0] Clock Mode
3127 *
3128 * 0001 0000
d12341f9 3129 */
1da177e4
LT		 3130 val = 0x10 + clkmode;
3131 write_reg(info, CHA + CCR1, val);
d12341f9 3132
1da177e4
LT		 3133 /* CCR2
3134 *
3135 * 07..06 BGR[9..8] Baud rate bits 9..8
3136 * 05 BDF Baud rate divisor factor, 0=1, 1=BGR value
3137 * 04 SSEL Clock source select, 1=submode b
3138 * 03 TOE 0=TxCLK is input, 0=TxCLK is input
3139 * 02 RWX Read/Write Exchange 0=disabled
3140 * 01 C32, CRC select, 0=CRC-16, 1=CRC-32
3141 * 00 DIV, data inversion 0=disabled, 1=enabled
3142 *
3143 * 0000 0000
d12341f9 3144 */
1da177e4
LT		 3145 val = 0x00;
3146 if (clkmode == 2 || clkmode == 3 || clkmode == 6
3147 || clkmode == 7 || (clkmode == 0 && clksubmode == 1))
3148 val |= BIT5;
3149 if (clksubmode)
3150 val |= BIT4;
3151 if (info->params.crc_type == HDLC_CRC_32_CCITT)
3152 val |= BIT1;
3153 if (info->params.encoding == HDLC_ENCODING_NRZB)
3154 val |= BIT0;
3155 write_reg(info, CHA + CCR2, val);
d12341f9 3156
1da177e4
LT		 3157 /* CCR3
3158 *
3159 * 07..06 PRE[1..0] Preamble count 00=1, 01=2, 10=4, 11=8
3160 * 05 EPT Enable preamble transmission, 1=enabled
3161 * 04 RADD Receive address pushed to FIFO, 0=disabled
3162 * 03 CRL CRC Reset Level, 0=FFFF
3163 * 02 RCRC Rx CRC 0=On 1=Off
3164 * 01 TCRC Tx CRC 0=On 1=Off
3165 * 00 PSD DPLL Phase Shift Disable
3166 *
3167 * 0000 0000
d12341f9 3168 */
1da177e4
LT		 3169 val = 0x00;
3170 if (info->params.crc_type == HDLC_CRC_NONE)
3171 val |= BIT2 + BIT1;
3172 if (info->params.preamble != HDLC_PREAMBLE_PATTERN_NONE)
3173 val |= BIT5;
3174 switch (info->params.preamble_length)
3175 {
3176 case HDLC_PREAMBLE_LENGTH_16BITS:
3177 val |= BIT6;
3178 break;
3179 case HDLC_PREAMBLE_LENGTH_32BITS:
3180 val |= BIT6;
3181 break;
3182 case HDLC_PREAMBLE_LENGTH_64BITS:
3183 val |= BIT7 + BIT6;
3184 break;
3185 }
3186 write_reg(info, CHA + CCR3, val);
d12341f9
JG		 3187
3188 /* PRE - Preamble pattern */
1da177e4
LT		 3189 val = 0;
3190 switch (info->params.preamble)
3191 {
3192 case HDLC_PREAMBLE_PATTERN_FLAGS: val = 0x7e; break;
3193 case HDLC_PREAMBLE_PATTERN_10: val = 0xaa; break;
3194 case HDLC_PREAMBLE_PATTERN_01: val = 0x55; break;
3195 case HDLC_PREAMBLE_PATTERN_ONES: val = 0xff; break;
3196 }
3197 write_reg(info, CHA + PRE, val);
d12341f9 3198
1da177e4
LT		 3199 /* CCR4
3200 *
3201 * 07 MCK4 Master Clock Divide by 4, 1=enabled
3202 * 06 EBRG Enhanced Baud Rate Generator Mode, 1=enabled
3203 * 05 TST1 Test Pin, 0=normal operation
3204 * 04 ICD Ivert Carrier Detect, 1=enabled (active low)
3205 * 03..02 Reserved, must be 0
3206 * 01..00 RFT[1..0] RxFIFO Threshold 00=32 bytes
3207 *
3208 * 0101 0000
d12341f9 3209 */
1da177e4
LT		 3210 val = 0x50;
3211 write_reg(info, CHA + CCR4, val);
3212 if (info->params.flags & HDLC_FLAG_RXC_DPLL)
3213 mgslpc_set_rate(info, CHA, info->params.clock_speed * 16);
3214 else
3215 mgslpc_set_rate(info, CHA, info->params.clock_speed);
d12341f9 3216
1da177e4
LT		 3217 /* RLCR Receive length check register
3218 *
3219 * 7 1=enable receive length check
3220 * 6..0 Max frame length = (RL + 1) * 32
d12341f9 3221 */
1da177e4 3222 write_reg(info, CHA + RLCR, 0);
d12341f9 3223
1da177e4
LT		 3224 /* XBCH Transmit Byte Count High
3225 *
3226 * 07 DMA mode, 0 = interrupt driven
3227 * 06 NRM, 0=ABM (ignored)
3228 * 05 CAS Carrier Auto Start
3229 * 04 XC Transmit Continuously (ignored)
3230 * 03..00 XBC[10..8] Transmit byte count bits 10..8
3231 *
3232 * 0000 0000
d12341f9 3233 */
1da177e4
LT		 3234 val = 0x00;
3235 if (info->params.flags & HDLC_FLAG_AUTO_DCD)
3236 val |= BIT5;
3237 write_reg(info, CHA + XBCH, val);
3238 enable_auxclk(info);
3239 if (info->params.loopback || info->testing_irq)
3240 loopback_enable(info);
3241 if (info->params.flags & HDLC_FLAG_AUTO_CTS)
3242 {
3243 irq_enable(info, CHB, IRQ_CTS);
d12341f9 3244 /* PVR[3] 1=AUTO CTS active */
1da177e4
LT		 3245 set_reg_bits(info, CHA + PVR, BIT3);
3246 } else
3247 clear_reg_bits(info, CHA + PVR, BIT3);
3248
3249 irq_enable(info, CHA,
3250 IRQ_RXEOM + IRQ_RXFIFO + IRQ_ALLSENT +
3251 IRQ_UNDERRUN + IRQ_TXFIFO);
3252 issue_command(info, CHA, CMD_TXRESET + CMD_RXRESET);
3253 wait_command_complete(info, CHA);
3254 read_reg16(info, CHA + ISR); /* clear pending IRQs */
d12341f9 3255
1da177e4
LT		 3256 /* Master clock mode enabled above to allow reset commands
3257 * to complete even if no data clocks are present.
3258 *
3259 * Disable master clock mode for normal communications because
3260 * V3.2 of the ESCC2 has a bug that prevents the transmit all sent
3261 * IRQ when in master clock mode.
3262 *
3263 * Leave master clock mode enabled for IRQ test because the
3264 * timer IRQ used by the test can only happen in master clock mode.
d12341f9 3265 */
1da177e4
LT		 3266 if (!info->testing_irq)
3267 clear_reg_bits(info, CHA + CCR0, BIT6);
3268
3269 tx_set_idle(info);
3270
3271 tx_stop(info);
3272 rx_stop(info);
3273}
3274
cdaad343 3275static void rx_stop(MGSLPC_INFO *info)
1da177e4
LT		 3276{
3277 if (debug_level >= DEBUG_LEVEL_ISR)
3278 printk("%s(%d):rx_stop(%s)\n",
3279 __FILE__,__LINE__, info->device_name );
d12341f9
JG		 3280
3281 /* MODE:03 RAC Receiver Active, 0=inactive */
1da177e4
LT		 3282 clear_reg_bits(info, CHA + MODE, BIT3);
3283
0fab6de0
JP		 3284 info->rx_enabled = false;
3285 info->rx_overflow = false;
1da177e4
LT		 3286}
3287
cdaad343 3288static void rx_start(MGSLPC_INFO *info)
1da177e4
LT		 3289{
3290 if (debug_level >= DEBUG_LEVEL_ISR)
3291 printk("%s(%d):rx_start(%s)\n",
3292 __FILE__,__LINE__, info->device_name );
3293
3294 rx_reset_buffers(info);
0fab6de0
JP		 3295 info->rx_enabled = false;
3296 info->rx_overflow = false;
1da177e4 3297
d12341f9 3298 /* MODE:03 RAC Receiver Active, 1=active */
1da177e4
LT		 3299 set_reg_bits(info, CHA + MODE, BIT3);
3300
0fab6de0 3301 info->rx_enabled = true;
1da177e4
LT		 3302}
3303
eeb46134 3304static void tx_start(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4
LT		 3305{
3306 if (debug_level >= DEBUG_LEVEL_ISR)
3307 printk("%s(%d):tx_start(%s)\n",
3308 __FILE__,__LINE__, info->device_name );
d12341f9 3309
1da177e4
LT		 3310 if (info->tx_count) {
3311 /* If auto RTS enabled and RTS is inactive, then assert */
3312 /* RTS and set a flag indicating that the driver should */
3313 /* negate RTS when the transmission completes. */
0fab6de0 3314 info->drop_rts_on_tx_done = false;
1da177e4
LT		 3315
3316 if (info->params.flags & HDLC_FLAG_AUTO_RTS) {
3317 get_signals(info);
3318 if (!(info->serial_signals & SerialSignal_RTS)) {
3319 info->serial_signals |= SerialSignal_RTS;
3320 set_signals(info);
0fab6de0 3321 info->drop_rts_on_tx_done = true;
1da177e4
LT		 3322 }
3323 }
3324
3325 if (info->params.mode == MGSL_MODE_ASYNC) {
3326 if (!info->tx_active) {
0fab6de0 3327 info->tx_active = true;
eeb46134 3328 tx_ready(info, tty);
1da177e4
LT		 3329 }
3330 } else {
0fab6de0 3331 info->tx_active = true;
eeb46134 3332 tx_ready(info, tty);
40565f19
JS		 3333 mod_timer(&info->tx_timer, jiffies +
3334 msecs_to_jiffies(5000));
1da177e4
LT		 3335 }
3336 }
3337
3338 if (!info->tx_enabled)
0fab6de0 3339 info->tx_enabled = true;
1da177e4
LT		 3340}
3341
cdaad343 3342static void tx_stop(MGSLPC_INFO *info)
1da177e4
LT		 3343{
3344 if (debug_level >= DEBUG_LEVEL_ISR)
3345 printk("%s(%d):tx_stop(%s)\n",
3346 __FILE__,__LINE__, info->device_name );
d12341f9
JG		 3347
3348 del_timer(&info->tx_timer);
1da177e4 3349
0fab6de0
JP		 3350 info->tx_enabled = false;
3351 info->tx_active = false;
1da177e4
LT		 3352}
3353
3354/* Reset the adapter to a known state and prepare it for further use.
3355 */
cdaad343 3356static void reset_device(MGSLPC_INFO *info)
1da177e4 3357{
d12341f9 3358 /* power up both channels (set BIT7) */
1da177e4
LT		 3359 write_reg(info, CHA + CCR0, 0x80);
3360 write_reg(info, CHB + CCR0, 0x80);
3361 write_reg(info, CHA + MODE, 0);
3362 write_reg(info, CHB + MODE, 0);
d12341f9
JG		 3363
3364 /* disable all interrupts */
1da177e4
LT		 3365 irq_disable(info, CHA, 0xffff);
3366 irq_disable(info, CHB, 0xffff);
3367 port_irq_disable(info, 0xff);
d12341f9 3368
1da177e4
LT		 3369 /* PCR Port Configuration Register
3370 *
3371 * 07..04 DEC[3..0] Serial I/F select outputs
3372 * 03 output, 1=AUTO CTS control enabled
3373 * 02 RI Ring Indicator input 0=active
3374 * 01 DSR input 0=active
3375 * 00 DTR output 0=active
3376 *
3377 * 0000 0110
d12341f9 3378 */
1da177e4 3379 write_reg(info, PCR, 0x06);
d12341f9 3380
1da177e4
LT		 3381 /* PVR Port Value Register
3382 *
3383 * 07..04 DEC[3..0] Serial I/F select (0000=disabled)
3384 * 03 AUTO CTS output 1=enabled
3385 * 02 RI Ring Indicator input
3386 * 01 DSR input
3387 * 00 DTR output (1=inactive)
3388 *
3389 * 0000 0001
3390 */
3391// write_reg(info, PVR, PVR_DTR);
d12341f9 3392
1da177e4
LT		 3393 /* IPC Interrupt Port Configuration
3394 *
3395 * 07 VIS 1=Masked interrupts visible
3396 * 06..05 Reserved, 0
3397 * 04..03 SLA Slave address, 00 ignored
3398 * 02 CASM Cascading Mode, 1=daisy chain
3399 * 01..00 IC[1..0] Interrupt Config, 01=push-pull output, active low
3400 *
3401 * 0000 0101
d12341f9 3402 */
1da177e4
LT		 3403 write_reg(info, IPC, 0x05);
3404}
3405
cdaad343 3406static void async_mode(MGSLPC_INFO *info)
1da177e4
LT		 3407{
3408 unsigned char val;
3409
d12341f9 3410 /* disable all interrupts */
1da177e4
LT		 3411 irq_disable(info, CHA, 0xffff);
3412 irq_disable(info, CHB, 0xffff);
3413 port_irq_disable(info, 0xff);
d12341f9 3414
1da177e4
LT		 3415 /* MODE
3416 *
3417 * 07 Reserved, 0
3418 * 06 FRTS RTS State, 0=active
3419 * 05 FCTS Flow Control on CTS
3420 * 04 FLON Flow Control Enable
3421 * 03 RAC Receiver Active, 0 = inactive
3422 * 02 RTS 0=Auto RTS, 1=manual RTS
3423 * 01 TRS Timer Resolution, 1=512
3424 * 00 TLP Test Loop, 0 = no loop
3425 *
3426 * 0000 0110
d12341f9 3427 */
1da177e4
LT		 3428 val = 0x06;
3429 if (info->params.loopback)
3430 val |= BIT0;
d12341f9
JG		 3431
3432 /* preserve RTS state */
1da177e4
LT		 3433 if (!(info->serial_signals & SerialSignal_RTS))
3434 val |= BIT6;
3435 write_reg(info, CHA + MODE, val);
d12341f9 3436
1da177e4
LT		 3437 /* CCR0
3438 *
3439 * 07 PU Power Up, 1=active, 0=power down
3440 * 06 MCE Master Clock Enable, 1=enabled
3441 * 05 Reserved, 0
3442 * 04..02 SC[2..0] Encoding, 000=NRZ
3443 * 01..00 SM[1..0] Serial Mode, 11=Async
3444 *
3445 * 1000 0011
d12341f9 3446 */
1da177e4 3447 write_reg(info, CHA + CCR0, 0x83);
d12341f9 3448
1da177e4
LT		 3449 /* CCR1
3450 *
3451 * 07..05 Reserved, 0
3452 * 04 ODS Output Driver Select, 1=TxD is push-pull output
3453 * 03 BCR Bit Clock Rate, 1=16x
3454 * 02..00 CM[2..0] Clock Mode, 111=BRG
3455 *
3456 * 0001 1111
d12341f9 3457 */
1da177e4 3458 write_reg(info, CHA + CCR1, 0x1f);
d12341f9 3459
1da177e4
LT		 3460 /* CCR2 (channel A)
3461 *
3462 * 07..06 BGR[9..8] Baud rate bits 9..8
3463 * 05 BDF Baud rate divisor factor, 0=1, 1=BGR value
3464 * 04 SSEL Clock source select, 1=submode b
3465 * 03 TOE 0=TxCLK is input, 0=TxCLK is input
3466 * 02 RWX Read/Write Exchange 0=disabled
3467 * 01 Reserved, 0
3468 * 00 DIV, data inversion 0=disabled, 1=enabled
3469 *
3470 * 0001 0000
d12341f9 3471 */
1da177e4 3472 write_reg(info, CHA + CCR2, 0x10);
d12341f9 3473
1da177e4
LT		 3474 /* CCR3
3475 *
3476 * 07..01 Reserved, 0
3477 * 00 PSD DPLL Phase Shift Disable
3478 *
3479 * 0000 0000
d12341f9 3480 */
1da177e4 3481 write_reg(info, CHA + CCR3, 0);
d12341f9 3482
1da177e4
LT		 3483 /* CCR4
3484 *
3485 * 07 MCK4 Master Clock Divide by 4, 1=enabled
3486 * 06 EBRG Enhanced Baud Rate Generator Mode, 1=enabled
3487 * 05 TST1 Test Pin, 0=normal operation
3488 * 04 ICD Ivert Carrier Detect, 1=enabled (active low)
3489 * 03..00 Reserved, must be 0
3490 *
3491 * 0101 0000
d12341f9 3492 */
1da177e4
LT		 3493 write_reg(info, CHA + CCR4, 0x50);
3494 mgslpc_set_rate(info, CHA, info->params.data_rate * 16);
d12341f9 3495
1da177e4
LT		 3496 /* DAFO Data Format
3497 *
3498 * 07 Reserved, 0
3499 * 06 XBRK transmit break, 0=normal operation
3500 * 05 Stop bits (0=1, 1=2)
3501 * 04..03 PAR[1..0] Parity (01=odd, 10=even)
3502 * 02 PAREN Parity Enable
3503 * 01..00 CHL[1..0] Character Length (00=8, 01=7)
3504 *
d12341f9 3505 */
1da177e4
LT		 3506 val = 0x00;
3507 if (info->params.data_bits != 8)
3508 val |= BIT0; /* 7 bits */
3509 if (info->params.stop_bits != 1)
3510 val |= BIT5;
3511 if (info->params.parity != ASYNC_PARITY_NONE)
3512 {
3513 val |= BIT2; /* Parity enable */
3514 if (info->params.parity == ASYNC_PARITY_ODD)
3515 val |= BIT3;
3516 else
3517 val |= BIT4;
3518 }
3519 write_reg(info, CHA + DAFO, val);
d12341f9 3520
1da177e4
LT		 3521 /* RFC Rx FIFO Control
3522 *
3523 * 07 Reserved, 0
3524 * 06 DPS, 1=parity bit not stored in data byte
3525 * 05 DXS, 0=all data stored in FIFO (including XON/XOFF)
3526 * 04 RFDF Rx FIFO Data Format, 1=status byte stored in FIFO
3527 * 03..02 RFTH[1..0], rx threshold, 11=16 status + 16 data byte
3528 * 01 Reserved, 0
3529 * 00 TCDE Terminate Char Detect Enable, 0=disabled
3530 *
3531 * 0101 1100
d12341f9 3532 */
1da177e4 3533 write_reg(info, CHA + RFC, 0x5c);
d12341f9 3534
1da177e4
LT		 3535 /* RLCR Receive length check register
3536 *
3537 * Max frame length = (RL + 1) * 32
d12341f9 3538 */
1da177e4 3539 write_reg(info, CHA + RLCR, 0);
d12341f9 3540
1da177e4
LT		 3541 /* XBCH Transmit Byte Count High
3542 *
3543 * 07 DMA mode, 0 = interrupt driven
3544 * 06 NRM, 0=ABM (ignored)
3545 * 05 CAS Carrier Auto Start
3546 * 04 XC Transmit Continuously (ignored)
3547 * 03..00 XBC[10..8] Transmit byte count bits 10..8
3548 *
3549 * 0000 0000
d12341f9 3550 */
1da177e4
LT		 3551 val = 0x00;
3552 if (info->params.flags & HDLC_FLAG_AUTO_DCD)
3553 val |= BIT5;
3554 write_reg(info, CHA + XBCH, val);
3555 if (info->params.flags & HDLC_FLAG_AUTO_CTS)
3556 irq_enable(info, CHA, IRQ_CTS);
d12341f9
JG		 3557
3558 /* MODE:03 RAC Receiver Active, 1=active */
1da177e4
LT		 3559 set_reg_bits(info, CHA + MODE, BIT3);
3560 enable_auxclk(info);
3561 if (info->params.flags & HDLC_FLAG_AUTO_CTS) {
3562 irq_enable(info, CHB, IRQ_CTS);
d12341f9 3563 /* PVR[3] 1=AUTO CTS active */
1da177e4
LT		 3564 set_reg_bits(info, CHA + PVR, BIT3);
3565 } else
3566 clear_reg_bits(info, CHA + PVR, BIT3);
3567 irq_enable(info, CHA,
3568 IRQ_RXEOM + IRQ_RXFIFO + IRQ_BREAK_ON + IRQ_RXTIME +
3569 IRQ_ALLSENT + IRQ_TXFIFO);
3570 issue_command(info, CHA, CMD_TXRESET + CMD_RXRESET);
3571 wait_command_complete(info, CHA);
3572 read_reg16(info, CHA + ISR); /* clear pending IRQs */
3573}
3574
3575/* Set the HDLC idle mode for the transmitter.
3576 */
cdaad343 3577static void tx_set_idle(MGSLPC_INFO *info)
1da177e4 3578{
d12341f9 3579 /* Note: ESCC2 only supports flags and one idle modes */
1da177e4
LT		 3580 if (info->idle_mode == HDLC_TXIDLE_FLAGS)
3581 set_reg_bits(info, CHA + CCR1, BIT3);
3582 else
3583 clear_reg_bits(info, CHA + CCR1, BIT3);
3584}
3585
3586/* get state of the V24 status (input) signals.
3587 */
cdaad343 3588static void get_signals(MGSLPC_INFO *info)
1da177e4
LT		 3589{
3590 unsigned char status = 0;
d12341f9
JG		 3591
3592 /* preserve DTR and RTS */
1da177e4
LT		 3593 info->serial_signals &= SerialSignal_DTR + SerialSignal_RTS;
3594
3595 if (read_reg(info, CHB + VSTR) & BIT7)
3596 info->serial_signals |= SerialSignal_DCD;
3597 if (read_reg(info, CHB + STAR) & BIT1)
3598 info->serial_signals |= SerialSignal_CTS;
3599
3600 status = read_reg(info, CHA + PVR);
3601 if (!(status & PVR_RI))
3602 info->serial_signals |= SerialSignal_RI;
3603 if (!(status & PVR_DSR))
3604 info->serial_signals |= SerialSignal_DSR;
3605}
3606
3607/* Set the state of DTR and RTS based on contents of
3608 * serial_signals member of device extension.
3609 */
cdaad343 3610static void set_signals(MGSLPC_INFO *info)
1da177e4
LT		 3611{
3612 unsigned char val;
3613
3614 val = read_reg(info, CHA + MODE);
3615 if (info->params.mode == MGSL_MODE_ASYNC) {
3616 if (info->serial_signals & SerialSignal_RTS)
3617 val &= ~BIT6;
3618 else
3619 val |= BIT6;
3620 } else {
3621 if (info->serial_signals & SerialSignal_RTS)
3622 val |= BIT2;
3623 else
3624 val &= ~BIT2;
3625 }
3626 write_reg(info, CHA + MODE, val);
3627
3628 if (info->serial_signals & SerialSignal_DTR)
3629 clear_reg_bits(info, CHA + PVR, PVR_DTR);
3630 else
3631 set_reg_bits(info, CHA + PVR, PVR_DTR);
3632}
3633
cdaad343 3634static void rx_reset_buffers(MGSLPC_INFO *info)
1da177e4
LT		 3635{
3636 RXBUF *buf;
3637 int i;
3638
3639 info->rx_put = 0;
3640 info->rx_get = 0;
3641 info->rx_frame_count = 0;
3642 for (i=0 ; i < info->rx_buf_count ; i++) {
3643 buf = (RXBUF*)(info->rx_buf + (i * info->rx_buf_size));
3644 buf->status = buf->count = 0;
3645 }
3646}
3647
3648/* Attempt to return a received HDLC frame
3649 * Only frames received without errors are returned.
3650 *
0fab6de0 3651 * Returns true if frame returned, otherwise false
1da177e4 3652 */
eeb46134 3653static bool rx_get_frame(MGSLPC_INFO *info, struct tty_struct *tty)
1da177e4
LT		 3654{
3655 unsigned short status;
3656 RXBUF *buf;
3657 unsigned int framesize = 0;
3658 unsigned long flags;
0fab6de0 3659 bool return_frame = false;
d12341f9 3660
1da177e4 3661 if (info->rx_frame_count == 0)
0fab6de0 3662 return false;
1da177e4
LT		 3663
3664 buf = (RXBUF*)(info->rx_buf + (info->rx_get * info->rx_buf_size));
3665
3666 status = buf->status;
3667
3668 /* 07 VFR 1=valid frame
3669 * 06 RDO 1=data overrun
3670 * 05 CRC 1=OK, 0=error
3671 * 04 RAB 1=frame aborted
3672 */
3673 if ((status & 0xf0) != 0xA0) {
3674 if (!(status & BIT7) || (status & BIT4))
3675 info->icount.rxabort++;
3676 else if (status & BIT6)
3677 info->icount.rxover++;
3678 else if (!(status & BIT5)) {
3679 info->icount.rxcrc++;
3680 if (info->params.crc_type & HDLC_CRC_RETURN_EX)
0fab6de0 3681 return_frame = true;
1da177e4
LT		 3682 }
3683 framesize = 0;
af69c7f9 3684#if SYNCLINK_GENERIC_HDLC
1da177e4 3685 {
198191c4
KH		 3686 info->netdev->stats.rx_errors++;
3687 info->netdev->stats.rx_frame_errors++;
1da177e4
LT		 3688 }
3689#endif
3690 } else
0fab6de0 3691 return_frame = true;
1da177e4
LT		 3692
3693 if (return_frame)
3694 framesize = buf->count;
3695
3696 if (debug_level >= DEBUG_LEVEL_BH)
3697 printk("%s(%d):rx_get_frame(%s) status=%04X size=%d\n",
3698 __FILE__,__LINE__,info->device_name,status,framesize);
d12341f9 3699
1da177e4 3700 if (debug_level >= DEBUG_LEVEL_DATA)
d12341f9
JG		 3701 trace_block(info, buf->data, framesize, 0);
3702
1da177e4
LT		 3703 if (framesize) {
3704 if ((info->params.crc_type & HDLC_CRC_RETURN_EX &&
3705 framesize+1 > info->max_frame_size) ||
3706 framesize > info->max_frame_size)
3707 info->icount.rxlong++;
3708 else {
3709 if (status & BIT5)
3710 info->icount.rxok++;
3711
3712 if (info->params.crc_type & HDLC_CRC_RETURN_EX) {
3713 *(buf->data + framesize) = status & BIT5 ? RX_OK:RX_CRC_ERROR;
3714 ++framesize;
3715 }
3716
af69c7f9 3717#if SYNCLINK_GENERIC_HDLC
1da177e4
LT		 3718 if (info->netcount)
3719 hdlcdev_rx(info, buf->data, framesize);
3720 else
3721#endif
3722 ldisc_receive_buf(tty, buf->data, info->flag_buf, framesize);
3723 }
3724 }
3725
3726 spin_lock_irqsave(&info->lock,flags);
3727 buf->status = buf->count = 0;
3728 info->rx_frame_count--;
3729 info->rx_get++;
3730 if (info->rx_get >= info->rx_buf_count)
3731 info->rx_get = 0;
3732 spin_unlock_irqrestore(&info->lock,flags);
3733
0fab6de0 3734 return true;
1da177e4
LT		 3735}
3736
0fab6de0 3737static bool register_test(MGSLPC_INFO *info)
1da177e4 3738{
d12341f9 3739 static unsigned char patterns[] =
1da177e4 3740 { 0x00, 0xff, 0xaa, 0x55, 0x69, 0x96, 0x0f };
fe971071 3741 static unsigned int count = ARRAY_SIZE(patterns);
1da177e4 3742 unsigned int i;
0fab6de0 3743 bool rc = true;
1da177e4
LT		 3744 unsigned long flags;
3745
3746 spin_lock_irqsave(&info->lock,flags);
3747 reset_device(info);
3748
3749 for (i = 0; i < count; i++) {
3750 write_reg(info, XAD1, patterns[i]);
3751 write_reg(info, XAD2, patterns[(i + 1) % count]);
fe971071 3752 if ((read_reg(info, XAD1) != patterns[i]) ||
1da177e4 3753 (read_reg(info, XAD2) != patterns[(i + 1) % count])) {
0fab6de0 3754 rc = false;
1da177e4
LT		 3755 break;
3756 }
3757 }
3758
3759 spin_unlock_irqrestore(&info->lock,flags);
3760 return rc;
3761}
3762
0fab6de0 3763static bool irq_test(MGSLPC_INFO *info)
1da177e4
LT		 3764{
3765 unsigned long end_time;
3766 unsigned long flags;
3767
3768 spin_lock_irqsave(&info->lock,flags);
3769 reset_device(info);
3770
0fab6de0 3771 info->testing_irq = true;
1da177e4
LT		 3772 hdlc_mode(info);
3773
0fab6de0 3774 info->irq_occurred = false;
1da177e4
LT		 3775
3776 /* init hdlc mode */
3777
3778 irq_enable(info, CHA, IRQ_TIMER);
3779 write_reg(info, CHA + TIMR, 0); /* 512 cycles */
3780 issue_command(info, CHA, CMD_START_TIMER);
3781
3782 spin_unlock_irqrestore(&info->lock,flags);
3783
3784 end_time=100;
3785 while(end_time-- && !info->irq_occurred) {
3786 msleep_interruptible(10);
3787 }
d12341f9 3788
0fab6de0 3789 info->testing_irq = false;
1da177e4
LT		 3790
3791 spin_lock_irqsave(&info->lock,flags);
3792 reset_device(info);
3793 spin_unlock_irqrestore(&info->lock,flags);
d12341f9 3794
0fab6de0 3795 return info->irq_occurred;
1da177e4
LT		 3796}
3797
cdaad343 3798static int adapter_test(MGSLPC_INFO *info)
1da177e4
LT		 3799{
3800 if (!register_test(info)) {
3801 info->init_error = DiagStatus_AddressFailure;
3802 printk( "%s(%d):Register test failure for device %s Addr=%04X\n",
3803 __FILE__,__LINE__,info->device_name, (unsigned short)(info->io_base) );
3804 return -ENODEV;
3805 }
3806
3807 if (!irq_test(info)) {
3808 info->init_error = DiagStatus_IrqFailure;
3809 printk( "%s(%d):Interrupt test failure for device %s IRQ=%d\n",
3810 __FILE__,__LINE__,info->device_name, (unsigned short)(info->irq_level) );
3811 return -ENODEV;
3812 }
3813
3814 if (debug_level >= DEBUG_LEVEL_INFO)
3815 printk("%s(%d):device %s passed diagnostics\n",
3816 __FILE__,__LINE__,info->device_name);
3817 return 0;
3818}
3819
cdaad343 3820static void trace_block(MGSLPC_INFO *info,const char* data, int count, int xmit)
1da177e4
LT		 3821{
3822 int i;
3823 int linecount;
3824 if (xmit)
3825 printk("%s tx data:\n",info->device_name);
3826 else
3827 printk("%s rx data:\n",info->device_name);
d12341f9 3828
1da177e4
LT		 3829 while(count) {
3830 if (count > 16)
3831 linecount = 16;
3832 else
3833 linecount = count;
d12341f9 3834
1da177e4
LT		 3835 for(i=0;i<linecount;i++)
3836 printk("%02X ",(unsigned char)data[i]);
3837 for(;i<17;i++)
3838 printk(" ");
3839 for(i=0;i<linecount;i++) {
3840 if (data[i]>=040 && data[i]<=0176)
3841 printk("%c",data[i]);
3842 else
3843 printk(".");
3844 }
3845 printk("\n");
d12341f9 3846
1da177e4
LT		 3847 data += linecount;
3848 count -= linecount;
3849 }
3850}
3851
3852/* HDLC frame time out
3853 * update stats and do tx completion processing
3854 */
cdaad343 3855static void tx_timeout(unsigned long context)
1da177e4
LT		 3856{
3857 MGSLPC_INFO *info = (MGSLPC_INFO*)context;
3858 unsigned long flags;
d12341f9 3859
1da177e4
LT		 3860 if ( debug_level >= DEBUG_LEVEL_INFO )
3861 printk( "%s(%d):tx_timeout(%s)\n",
3862 __FILE__,__LINE__,info->device_name);
3863 if(info->tx_active &&
3864 info->params.mode == MGSL_MODE_HDLC) {
3865 info->icount.txtimeout++;
3866 }
3867 spin_lock_irqsave(&info->lock,flags);
0fab6de0 3868 info->tx_active = false;
1da177e4
LT		 3869 info->tx_count = info->tx_put = info->tx_get = 0;
3870
3871 spin_unlock_irqrestore(&info->lock,flags);
d12341f9 3872
af69c7f9 3873#if SYNCLINK_GENERIC_HDLC
1da177e4
LT		 3874 if (info->netcount)
3875 hdlcdev_tx_done(info);
3876 else
3877#endif
eeb46134
AC		 3878 {
3879 struct tty_struct *tty = tty_port_tty_get(&info->port);
3880 bh_transmit(info, tty);
3881 tty_kref_put(tty);
3882 }
1da177e4
LT		 3883}
3884
af69c7f9 3885#if SYNCLINK_GENERIC_HDLC
1da177e4
LT		 3886
3887/**
3888 * called by generic HDLC layer when protocol selected (PPP, frame relay, etc.)
3889 * set encoding and frame check sequence (FCS) options
3890 *
3891 * dev pointer to network device structure
3892 * encoding serial encoding setting
3893 * parity FCS setting
3894 *
3895 * returns 0 if success, otherwise error code
3896 */
3897static int hdlcdev_attach(struct net_device *dev, unsigned short encoding,
3898 unsigned short parity)
3899{
3900 MGSLPC_INFO *info = dev_to_port(dev);
eeb46134 3901 struct tty_struct *tty;
1da177e4
LT		 3902 unsigned char new_encoding;
3903 unsigned short new_crctype;
3904
3905 /* return error if TTY interface open */
eeb46134 3906 if (info->port.count)
1da177e4
LT		 3907 return -EBUSY;
3908
3909 switch (encoding)
3910 {
3911 case ENCODING_NRZ: new_encoding = HDLC_ENCODING_NRZ; break;
3912 case ENCODING_NRZI: new_encoding = HDLC_ENCODING_NRZI_SPACE; break;
3913 case ENCODING_FM_MARK: new_encoding = HDLC_ENCODING_BIPHASE_MARK; break;
3914 case ENCODING_FM_SPACE: new_encoding = HDLC_ENCODING_BIPHASE_SPACE; break;
3915 case ENCODING_MANCHESTER: new_encoding = HDLC_ENCODING_BIPHASE_LEVEL; break;
3916 default: return -EINVAL;
3917 }
3918
3919 switch (parity)
3920 {
3921 case PARITY_NONE: new_crctype = HDLC_CRC_NONE; break;
3922 case PARITY_CRC16_PR1_CCITT: new_crctype = HDLC_CRC_16_CCITT; break;
3923 case PARITY_CRC32_PR1_CCITT: new_crctype = HDLC_CRC_32_CCITT; break;
3924 default: return -EINVAL;
3925 }
3926
3927 info->params.encoding = new_encoding;
53b3531b 3928 info->params.crc_type = new_crctype;
1da177e4
LT		 3929
3930 /* if network interface up, reprogram hardware */
eeb46134
AC		 3931 if (info->netcount) {
3932 tty = tty_port_tty_get(&info->port);
3933 mgslpc_program_hw(info, tty);
3934 tty_kref_put(tty);
3935 }
1da177e4
LT		 3936
3937 return 0;
3938}
3939
3940/**
3941 * called by generic HDLC layer to send frame
3942 *
3943 * skb socket buffer containing HDLC frame
3944 * dev pointer to network device structure
1da177e4 3945 */
4c5d502d
SH		 3946static netdev_tx_t hdlcdev_xmit(struct sk_buff *skb,
3947 struct net_device *dev)
1da177e4
LT		 3948{
3949 MGSLPC_INFO *info = dev_to_port(dev);
1da177e4
LT		 3950 unsigned long flags;
3951
3952 if (debug_level >= DEBUG_LEVEL_INFO)
3953 printk(KERN_INFO "%s:hdlc_xmit(%s)\n",__FILE__,dev->name);
3954
3955 /* stop sending until this frame completes */
3956 netif_stop_queue(dev);
3957
3958 /* copy data to device buffers */
d626f62b 3959 skb_copy_from_linear_data(skb, info->tx_buf, skb->len);
1da177e4
LT		 3960 info->tx_get = 0;
3961 info->tx_put = info->tx_count = skb->len;
3962
3963 /* update network statistics */
198191c4
KH		 3964 dev->stats.tx_packets++;
3965 dev->stats.tx_bytes += skb->len;
1da177e4
LT		 3966
3967 /* done with socket buffer, so free it */
3968 dev_kfree_skb(skb);
3969
3970 /* save start time for transmit timeout detection */
3971 dev->trans_start = jiffies;
3972
3973 /* start hardware transmitter if necessary */
3974 spin_lock_irqsave(&info->lock,flags);
eeb46134
AC		 3975 if (!info->tx_active) {
3976 struct tty_struct *tty = tty_port_tty_get(&info->port);
3977 tx_start(info, tty);
3978 tty_kref_put(tty);
3979 }
1da177e4
LT		 3980 spin_unlock_irqrestore(&info->lock,flags);
3981
4c5d502d 3982 return NETDEV_TX_OK;
1da177e4
LT		 3983}
3984
3985/**
3986 * called by network layer when interface enabled
3987 * claim resources and initialize hardware
3988 *
3989 * dev pointer to network device structure
3990 *
3991 * returns 0 if success, otherwise error code
3992 */
3993static int hdlcdev_open(struct net_device *dev)
3994{
3995 MGSLPC_INFO *info = dev_to_port(dev);
eeb46134 3996 struct tty_struct *tty;
1da177e4
LT		 3997 int rc;
3998 unsigned long flags;
3999
4000 if (debug_level >= DEBUG_LEVEL_INFO)
4001 printk("%s:hdlcdev_open(%s)\n",__FILE__,dev->name);
4002
4003 /* generic HDLC layer open processing */
4004 if ((rc = hdlc_open(dev)))
4005 return rc;
4006
4007 /* arbitrate between network and tty opens */
4008 spin_lock_irqsave(&info->netlock, flags);
eeb46134 4009 if (info->port.count != 0 || info->netcount != 0) {
1da177e4
LT		 4010 printk(KERN_WARNING "%s: hdlc_open returning busy\n", dev->name);
4011 spin_unlock_irqrestore(&info->netlock, flags);
4012 return -EBUSY;
4013 }
4014 info->netcount=1;
4015 spin_unlock_irqrestore(&info->netlock, flags);
4016
eeb46134 4017 tty = tty_port_tty_get(&info->port);
1da177e4 4018 /* claim resources and init adapter */
eeb46134
AC		 4019 if ((rc = startup(info, tty)) != 0) {
4020 tty_kref_put(tty);
1da177e4
LT		 4021 spin_lock_irqsave(&info->netlock, flags);
4022 info->netcount=0;
4023 spin_unlock_irqrestore(&info->netlock, flags);
4024 return rc;
4025 }
1da177e4
LT		 4026 /* assert DTR and RTS, apply hardware settings */
4027 info->serial_signals |= SerialSignal_RTS + SerialSignal_DTR;
eeb46134
AC		 4028 mgslpc_program_hw(info, tty);
4029 tty_kref_put(tty);
1da177e4
LT		 4030
4031 /* enable network layer transmit */
4032 dev->trans_start = jiffies;
4033 netif_start_queue(dev);
4034
4035 /* inform generic HDLC layer of current DCD status */
4036 spin_lock_irqsave(&info->lock, flags);
4037 get_signals(info);
4038 spin_unlock_irqrestore(&info->lock, flags);
fbeff3c1
KH		 4039 if (info->serial_signals & SerialSignal_DCD)
4040 netif_carrier_on(dev);
4041 else
4042 netif_carrier_off(dev);
1da177e4
LT		 4043 return 0;
4044}
4045
4046/**
4047 * called by network layer when interface is disabled
4048 * shutdown hardware and release resources
4049 *
4050 * dev pointer to network device structure
4051 *
4052 * returns 0 if success, otherwise error code
4053 */
4054static int hdlcdev_close(struct net_device *dev)
4055{
4056 MGSLPC_INFO *info = dev_to_port(dev);
eeb46134 4057 struct tty_struct *tty = tty_port_tty_get(&info->port);
1da177e4
LT		 4058 unsigned long flags;
4059
4060 if (debug_level >= DEBUG_LEVEL_INFO)
4061 printk("%s:hdlcdev_close(%s)\n",__FILE__,dev->name);
4062
4063 netif_stop_queue(dev);
4064
4065 /* shutdown adapter and release resources */
eeb46134
AC		 4066 shutdown(info, tty);
4067 tty_kref_put(tty);
1da177e4
LT		 4068 hdlc_close(dev);
4069
4070 spin_lock_irqsave(&info->netlock, flags);
4071 info->netcount=0;
4072 spin_unlock_irqrestore(&info->netlock, flags);
4073
4074 return 0;
4075}
4076
4077/**
4078 * called by network layer to process IOCTL call to network device
4079 *
4080 * dev pointer to network device structure
4081 * ifr pointer to network interface request structure
4082 * cmd IOCTL command code
4083 *
4084 * returns 0 if success, otherwise error code
4085 */
4086static int hdlcdev_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
4087{
4088 const size_t size = sizeof(sync_serial_settings);
4089 sync_serial_settings new_line;
4090 sync_serial_settings __user *line = ifr->ifr_settings.ifs_ifsu.sync;
4091 MGSLPC_INFO *info = dev_to_port(dev);
4092 unsigned int flags;
4093
4094 if (debug_level >= DEBUG_LEVEL_INFO)
4095 printk("%s:hdlcdev_ioctl(%s)\n",__FILE__,dev->name);
4096
4097 /* return error if TTY interface open */
eeb46134 4098 if (info->port.count)
1da177e4
LT		 4099 return -EBUSY;
4100
4101 if (cmd != SIOCWANDEV)
4102 return hdlc_ioctl(dev, ifr, cmd);
4103
4104 switch(ifr->ifr_settings.type) {
4105 case IF_GET_IFACE: /* return current sync_serial_settings */
4106
4107 ifr->ifr_settings.type = IF_IFACE_SYNC_SERIAL;
4108 if (ifr->ifr_settings.size < size) {
4109 ifr->ifr_settings.size = size; /* data size wanted */
4110 return -ENOBUFS;
4111 }
4112
4113 flags = info->params.flags & (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
4114 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
4115 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
4116 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN);
4117
4118 switch (flags){
4119 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break;
4120 case (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_INT; break;
4121 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_TXINT; break;
4122 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN): new_line.clock_type = CLOCK_TXFROMRX; break;
4123 default: new_line.clock_type = CLOCK_DEFAULT;
4124 }
4125
4126 new_line.clock_rate = info->params.clock_speed;
4127 new_line.loopback = info->params.loopback ? 1:0;
4128
4129 if (copy_to_user(line, &new_line, size))
4130 return -EFAULT;
4131 return 0;
4132
4133 case IF_IFACE_SYNC_SERIAL: /* set sync_serial_settings */
4134
4135 if(!capable(CAP_NET_ADMIN))
4136 return -EPERM;
4137 if (copy_from_user(&new_line, line, size))
4138 return -EFAULT;
4139
4140 switch (new_line.clock_type)
4141 {
4142 case CLOCK_EXT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN; break;
4143 case CLOCK_TXFROMRX: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN; break;
4144 case CLOCK_INT: flags = HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG; break;
4145 case CLOCK_TXINT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG; break;
4146 case CLOCK_DEFAULT: flags = info->params.flags &
4147 (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
4148 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
4149 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
4150 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN); break;
4151 default: return -EINVAL;
4152 }
4153
4154 if (new_line.loopback != 0 && new_line.loopback != 1)
4155 return -EINVAL;
4156
4157 info->params.flags &= ~(HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL |
4158 HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN |
4159 HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL |
4160 HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN);
4161 info->params.flags |= flags;
4162
4163 info->params.loopback = new_line.loopback;
4164
4165 if (flags & (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG))
4166 info->params.clock_speed = new_line.clock_rate;
4167 else
4168 info->params.clock_speed = 0;
4169
4170 /* if network interface up, reprogram hardware */
eeb46134
AC		 4171 if (info->netcount) {
4172 struct tty_struct *tty = tty_port_tty_get(&info->port);
4173 mgslpc_program_hw(info, tty);
4174 tty_kref_put(tty);
4175 }
1da177e4
LT		 4176 return 0;
4177
4178 default:
4179 return hdlc_ioctl(dev, ifr, cmd);
4180 }
4181}
4182
4183/**
4184 * called by network layer when transmit timeout is detected
4185 *
4186 * dev pointer to network device structure
4187 */
4188static void hdlcdev_tx_timeout(struct net_device *dev)
4189{
4190 MGSLPC_INFO *info = dev_to_port(dev);
1da177e4
LT		 4191 unsigned long flags;
4192
4193 if (debug_level >= DEBUG_LEVEL_INFO)
4194 printk("hdlcdev_tx_timeout(%s)\n",dev->name);
4195
198191c4
KH		 4196 dev->stats.tx_errors++;
4197 dev->stats.tx_aborted_errors++;
1da177e4
LT		 4198
4199 spin_lock_irqsave(&info->lock,flags);
4200 tx_stop(info);
4201 spin_unlock_irqrestore(&info->lock,flags);
4202
4203 netif_wake_queue(dev);
4204}
4205
4206/**
4207 * called by device driver when transmit completes
4208 * reenable network layer transmit if stopped
4209 *
4210 * info pointer to device instance information
4211 */
4212static void hdlcdev_tx_done(MGSLPC_INFO *info)
4213{
4214 if (netif_queue_stopped(info->netdev))
4215 netif_wake_queue(info->netdev);
4216}
4217
4218/**
4219 * called by device driver when frame received
4220 * pass frame to network layer
4221 *
4222 * info pointer to device instance information
4223 * buf pointer to buffer contianing frame data
4224 * size count of data bytes in buf
4225 */
4226static void hdlcdev_rx(MGSLPC_INFO *info, char *buf, int size)
4227{
4228 struct sk_buff *skb = dev_alloc_skb(size);
4229 struct net_device *dev = info->netdev;
1da177e4
LT		 4230
4231 if (debug_level >= DEBUG_LEVEL_INFO)
4232 printk("hdlcdev_rx(%s)\n",dev->name);
4233
4234 if (skb == NULL) {
4235 printk(KERN_NOTICE "%s: can't alloc skb, dropping packet\n", dev->name);
198191c4 4236 dev->stats.rx_dropped++;
1da177e4
LT		 4237 return;
4238 }
4239
198191c4 4240 memcpy(skb_put(skb, size), buf, size);
1da177e4 4241
198191c4 4242 skb->protocol = hdlc_type_trans(skb, dev);
1da177e4 4243
198191c4
KH		 4244 dev->stats.rx_packets++;
4245 dev->stats.rx_bytes += size;
1da177e4
LT		 4246
4247 netif_rx(skb);
1da177e4
LT		 4248}
4249
991990a1
KH		 4250static const struct net_device_ops hdlcdev_ops = {
4251 .ndo_open = hdlcdev_open,
4252 .ndo_stop = hdlcdev_close,
4253 .ndo_change_mtu = hdlc_change_mtu,
4254 .ndo_start_xmit = hdlc_start_xmit,
4255 .ndo_do_ioctl = hdlcdev_ioctl,
4256 .ndo_tx_timeout = hdlcdev_tx_timeout,
4257};
4258
1da177e4
LT		 4259/**
4260 * called by device driver when adding device instance
4261 * do generic HDLC initialization
4262 *
4263 * info pointer to device instance information
4264 *
4265 * returns 0 if success, otherwise error code
4266 */
4267static int hdlcdev_init(MGSLPC_INFO *info)
4268{
4269 int rc;
4270 struct net_device *dev;
4271 hdlc_device *hdlc;
4272
4273 /* allocate and initialize network and HDLC layer objects */
4274
4275 if (!(dev = alloc_hdlcdev(info))) {
4276 printk(KERN_ERR "%s:hdlc device allocation failure\n",__FILE__);
4277 return -ENOMEM;
4278 }
4279
4280 /* for network layer reporting purposes only */
4281 dev->base_addr = info->io_base;
4282 dev->irq = info->irq_level;
4283
4284 /* network layer callbacks and settings */
991990a1
KH		 4285 dev->netdev_ops = &hdlcdev_ops;
4286 dev->watchdog_timeo = 10 * HZ;
1da177e4
LT		 4287 dev->tx_queue_len = 50;
4288
4289 /* generic HDLC layer callbacks and settings */
4290 hdlc = dev_to_hdlc(dev);
4291 hdlc->attach = hdlcdev_attach;
4292 hdlc->xmit = hdlcdev_xmit;
4293
4294 /* register objects with HDLC layer */
4295 if ((rc = register_hdlc_device(dev))) {
4296 printk(KERN_WARNING "%s:unable to register hdlc device\n",__FILE__);
4297 free_netdev(dev);
4298 return rc;
4299 }
4300
4301 info->netdev = dev;
4302 return 0;
4303}
4304
4305/**
4306 * called by device driver when removing device instance
4307 * do generic HDLC cleanup
4308 *
4309 * info pointer to device instance information
4310 */
4311static void hdlcdev_exit(MGSLPC_INFO *info)
4312{
4313 unregister_hdlc_device(info->netdev);
4314 free_netdev(info->netdev);
4315 info->netdev = NULL;
4316}
4317
4318#endif /* CONFIG_HDLC */
4319
Linux kernel - Deliverables
This page took 0.93056 seconds and 5 git commands to generate.