Commit | Line | Data |
---|---|---|
705b6c7b | 1 | /* |
705b6c7b PF |
2 | * Device driver for Microgate SyncLink GT serial adapters. |
3 | * | |
4 | * written by Paul Fulghum for Microgate Corporation | |
5 | * paulkf@microgate.com | |
6 | * | |
7 | * Microgate and SyncLink are trademarks of Microgate Corporation | |
8 | * | |
9 | * This code is released under the GNU General Public License (GPL) | |
10 | * | |
11 | * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED | |
12 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES | |
13 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE | |
14 | * DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, | |
15 | * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES | |
16 | * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR | |
17 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) | |
18 | * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, | |
19 | * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) | |
20 | * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED | |
21 | * OF THE POSSIBILITY OF SUCH DAMAGE. | |
22 | */ | |
23 | ||
24 | /* | |
25 | * DEBUG OUTPUT DEFINITIONS | |
26 | * | |
27 | * uncomment lines below to enable specific types of debug output | |
28 | * | |
29 | * DBGINFO information - most verbose output | |
30 | * DBGERR serious errors | |
31 | * DBGBH bottom half service routine debugging | |
32 | * DBGISR interrupt service routine debugging | |
33 | * DBGDATA output receive and transmit data | |
34 | * DBGTBUF output transmit DMA buffers and registers | |
35 | * DBGRBUF output receive DMA buffers and registers | |
36 | */ | |
37 | ||
38 | #define DBGINFO(fmt) if (debug_level >= DEBUG_LEVEL_INFO) printk fmt | |
39 | #define DBGERR(fmt) if (debug_level >= DEBUG_LEVEL_ERROR) printk fmt | |
40 | #define DBGBH(fmt) if (debug_level >= DEBUG_LEVEL_BH) printk fmt | |
41 | #define DBGISR(fmt) if (debug_level >= DEBUG_LEVEL_ISR) printk fmt | |
42 | #define DBGDATA(info, buf, size, label) if (debug_level >= DEBUG_LEVEL_DATA) trace_block((info), (buf), (size), (label)) | |
f602501d AC |
43 | /*#define DBGTBUF(info) dump_tbufs(info)*/ |
44 | /*#define DBGRBUF(info) dump_rbufs(info)*/ | |
705b6c7b PF |
45 | |
46 | ||
705b6c7b | 47 | #include <linux/module.h> |
705b6c7b PF |
48 | #include <linux/errno.h> |
49 | #include <linux/signal.h> | |
50 | #include <linux/sched.h> | |
51 | #include <linux/timer.h> | |
52 | #include <linux/interrupt.h> | |
53 | #include <linux/pci.h> | |
54 | #include <linux/tty.h> | |
55 | #include <linux/tty_flip.h> | |
56 | #include <linux/serial.h> | |
57 | #include <linux/major.h> | |
58 | #include <linux/string.h> | |
59 | #include <linux/fcntl.h> | |
60 | #include <linux/ptrace.h> | |
61 | #include <linux/ioport.h> | |
62 | #include <linux/mm.h> | |
a18c56e5 | 63 | #include <linux/seq_file.h> |
705b6c7b PF |
64 | #include <linux/slab.h> |
65 | #include <linux/netdevice.h> | |
66 | #include <linux/vmalloc.h> | |
67 | #include <linux/init.h> | |
68 | #include <linux/delay.h> | |
69 | #include <linux/ioctl.h> | |
70 | #include <linux/termios.h> | |
71 | #include <linux/bitops.h> | |
72 | #include <linux/workqueue.h> | |
73 | #include <linux/hdlc.h> | |
3dd1247f | 74 | #include <linux/synclink.h> |
705b6c7b | 75 | |
705b6c7b PF |
76 | #include <asm/system.h> |
77 | #include <asm/io.h> | |
78 | #include <asm/irq.h> | |
79 | #include <asm/dma.h> | |
80 | #include <asm/types.h> | |
81 | #include <asm/uaccess.h> | |
82 | ||
af69c7f9 PF |
83 | #if defined(CONFIG_HDLC) || (defined(CONFIG_HDLC_MODULE) && defined(CONFIG_SYNCLINK_GT_MODULE)) |
84 | #define SYNCLINK_GENERIC_HDLC 1 | |
85 | #else | |
86 | #define SYNCLINK_GENERIC_HDLC 0 | |
705b6c7b PF |
87 | #endif |
88 | ||
89 | /* | |
90 | * module identification | |
91 | */ | |
92 | static char *driver_name = "SyncLink GT"; | |
705b6c7b PF |
93 | static char *tty_driver_name = "synclink_gt"; |
94 | static char *tty_dev_prefix = "ttySLG"; | |
95 | MODULE_LICENSE("GPL"); | |
96 | #define MGSL_MAGIC 0x5401 | |
a077c1a0 | 97 | #define MAX_DEVICES 32 |
705b6c7b PF |
98 | |
99 | static struct pci_device_id pci_table[] = { | |
100 | {PCI_VENDOR_ID_MICROGATE, SYNCLINK_GT_DEVICE_ID, PCI_ANY_ID, PCI_ANY_ID,}, | |
6f84be84 | 101 | {PCI_VENDOR_ID_MICROGATE, SYNCLINK_GT2_DEVICE_ID, PCI_ANY_ID, PCI_ANY_ID,}, |
705b6c7b PF |
102 | {PCI_VENDOR_ID_MICROGATE, SYNCLINK_GT4_DEVICE_ID, PCI_ANY_ID, PCI_ANY_ID,}, |
103 | {PCI_VENDOR_ID_MICROGATE, SYNCLINK_AC_DEVICE_ID, PCI_ANY_ID, PCI_ANY_ID,}, | |
104 | {0,}, /* terminate list */ | |
105 | }; | |
106 | MODULE_DEVICE_TABLE(pci, pci_table); | |
107 | ||
108 | static int init_one(struct pci_dev *dev,const struct pci_device_id *ent); | |
109 | static void remove_one(struct pci_dev *dev); | |
110 | static struct pci_driver pci_driver = { | |
111 | .name = "synclink_gt", | |
112 | .id_table = pci_table, | |
113 | .probe = init_one, | |
114 | .remove = __devexit_p(remove_one), | |
115 | }; | |
116 | ||
0fab6de0 | 117 | static bool pci_registered; |
705b6c7b PF |
118 | |
119 | /* | |
120 | * module configuration and status | |
121 | */ | |
122 | static struct slgt_info *slgt_device_list; | |
123 | static int slgt_device_count; | |
124 | ||
125 | static int ttymajor; | |
126 | static int debug_level; | |
127 | static int maxframe[MAX_DEVICES]; | |
705b6c7b PF |
128 | |
129 | module_param(ttymajor, int, 0); | |
130 | module_param(debug_level, int, 0); | |
131 | module_param_array(maxframe, int, NULL, 0); | |
705b6c7b PF |
132 | |
133 | MODULE_PARM_DESC(ttymajor, "TTY major device number override: 0=auto assigned"); | |
134 | MODULE_PARM_DESC(debug_level, "Debug syslog output: 0=disabled, 1 to 5=increasing detail"); | |
135 | MODULE_PARM_DESC(maxframe, "Maximum frame size used by device (4096 to 65535)"); | |
705b6c7b PF |
136 | |
137 | /* | |
138 | * tty support and callbacks | |
139 | */ | |
705b6c7b PF |
140 | static struct tty_driver *serial_driver; |
141 | ||
142 | static int open(struct tty_struct *tty, struct file * filp); | |
143 | static void close(struct tty_struct *tty, struct file * filp); | |
144 | static void hangup(struct tty_struct *tty); | |
606d099c | 145 | static void set_termios(struct tty_struct *tty, struct ktermios *old_termios); |
705b6c7b PF |
146 | |
147 | static int write(struct tty_struct *tty, const unsigned char *buf, int count); | |
55da7789 | 148 | static int put_char(struct tty_struct *tty, unsigned char ch); |
705b6c7b PF |
149 | static void send_xchar(struct tty_struct *tty, char ch); |
150 | static void wait_until_sent(struct tty_struct *tty, int timeout); | |
151 | static int write_room(struct tty_struct *tty); | |
152 | static void flush_chars(struct tty_struct *tty); | |
153 | static void flush_buffer(struct tty_struct *tty); | |
154 | static void tx_hold(struct tty_struct *tty); | |
155 | static void tx_release(struct tty_struct *tty); | |
156 | ||
157 | static int ioctl(struct tty_struct *tty, struct file *file, unsigned int cmd, unsigned long arg); | |
705b6c7b PF |
158 | static int chars_in_buffer(struct tty_struct *tty); |
159 | static void throttle(struct tty_struct * tty); | |
160 | static void unthrottle(struct tty_struct * tty); | |
9e98966c | 161 | static int set_break(struct tty_struct *tty, int break_state); |
705b6c7b PF |
162 | |
163 | /* | |
164 | * generic HDLC support and callbacks | |
165 | */ | |
af69c7f9 | 166 | #if SYNCLINK_GENERIC_HDLC |
705b6c7b PF |
167 | #define dev_to_port(D) (dev_to_hdlc(D)->priv) |
168 | static void hdlcdev_tx_done(struct slgt_info *info); | |
169 | static void hdlcdev_rx(struct slgt_info *info, char *buf, int size); | |
170 | static int hdlcdev_init(struct slgt_info *info); | |
171 | static void hdlcdev_exit(struct slgt_info *info); | |
172 | #endif | |
173 | ||
174 | ||
175 | /* | |
176 | * device specific structures, macros and functions | |
177 | */ | |
178 | ||
179 | #define SLGT_MAX_PORTS 4 | |
180 | #define SLGT_REG_SIZE 256 | |
181 | ||
0080b7aa PF |
182 | /* |
183 | * conditional wait facility | |
184 | */ | |
185 | struct cond_wait { | |
186 | struct cond_wait *next; | |
187 | wait_queue_head_t q; | |
188 | wait_queue_t wait; | |
189 | unsigned int data; | |
190 | }; | |
191 | static void init_cond_wait(struct cond_wait *w, unsigned int data); | |
192 | static void add_cond_wait(struct cond_wait **head, struct cond_wait *w); | |
193 | static void remove_cond_wait(struct cond_wait **head, struct cond_wait *w); | |
194 | static void flush_cond_wait(struct cond_wait **head); | |
195 | ||
705b6c7b PF |
196 | /* |
197 | * DMA buffer descriptor and access macros | |
198 | */ | |
199 | struct slgt_desc | |
200 | { | |
51ef9c57 AV |
201 | __le16 count; |
202 | __le16 status; | |
203 | __le32 pbuf; /* physical address of data buffer */ | |
204 | __le32 next; /* physical address of next descriptor */ | |
705b6c7b PF |
205 | |
206 | /* driver book keeping */ | |
207 | char *buf; /* virtual address of data buffer */ | |
208 | unsigned int pdesc; /* physical address of this descriptor */ | |
209 | dma_addr_t buf_dma_addr; | |
403214d0 | 210 | unsigned short buf_count; |
705b6c7b PF |
211 | }; |
212 | ||
213 | #define set_desc_buffer(a,b) (a).pbuf = cpu_to_le32((unsigned int)(b)) | |
214 | #define set_desc_next(a,b) (a).next = cpu_to_le32((unsigned int)(b)) | |
215 | #define set_desc_count(a,b)(a).count = cpu_to_le16((unsigned short)(b)) | |
216 | #define set_desc_eof(a,b) (a).status = cpu_to_le16((b) ? (le16_to_cpu((a).status) | BIT0) : (le16_to_cpu((a).status) & ~BIT0)) | |
5ba5a5d2 | 217 | #define set_desc_status(a, b) (a).status = cpu_to_le16((unsigned short)(b)) |
705b6c7b PF |
218 | #define desc_count(a) (le16_to_cpu((a).count)) |
219 | #define desc_status(a) (le16_to_cpu((a).status)) | |
220 | #define desc_complete(a) (le16_to_cpu((a).status) & BIT15) | |
221 | #define desc_eof(a) (le16_to_cpu((a).status) & BIT2) | |
222 | #define desc_crc_error(a) (le16_to_cpu((a).status) & BIT1) | |
223 | #define desc_abort(a) (le16_to_cpu((a).status) & BIT0) | |
224 | #define desc_residue(a) ((le16_to_cpu((a).status) & 0x38) >> 3) | |
225 | ||
226 | struct _input_signal_events { | |
227 | int ri_up; | |
228 | int ri_down; | |
229 | int dsr_up; | |
230 | int dsr_down; | |
231 | int dcd_up; | |
232 | int dcd_down; | |
233 | int cts_up; | |
234 | int cts_down; | |
235 | }; | |
236 | ||
237 | /* | |
238 | * device instance data structure | |
239 | */ | |
240 | struct slgt_info { | |
241 | void *if_ptr; /* General purpose pointer (used by SPPP) */ | |
8fb06c77 | 242 | struct tty_port port; |
705b6c7b PF |
243 | |
244 | struct slgt_info *next_device; /* device list link */ | |
245 | ||
246 | int magic; | |
705b6c7b PF |
247 | |
248 | char device_name[25]; | |
249 | struct pci_dev *pdev; | |
250 | ||
251 | int port_count; /* count of ports on adapter */ | |
252 | int adapter_num; /* adapter instance number */ | |
253 | int port_num; /* port instance number */ | |
254 | ||
255 | /* array of pointers to port contexts on this adapter */ | |
256 | struct slgt_info *port_array[SLGT_MAX_PORTS]; | |
257 | ||
705b6c7b | 258 | int line; /* tty line instance number */ |
705b6c7b PF |
259 | |
260 | struct mgsl_icount icount; | |
261 | ||
705b6c7b PF |
262 | int timeout; |
263 | int x_char; /* xon/xoff character */ | |
705b6c7b PF |
264 | unsigned int read_status_mask; |
265 | unsigned int ignore_status_mask; | |
266 | ||
705b6c7b PF |
267 | wait_queue_head_t status_event_wait_q; |
268 | wait_queue_head_t event_wait_q; | |
269 | struct timer_list tx_timer; | |
270 | struct timer_list rx_timer; | |
271 | ||
0080b7aa PF |
272 | unsigned int gpio_present; |
273 | struct cond_wait *gpio_wait_q; | |
274 | ||
705b6c7b PF |
275 | spinlock_t lock; /* spinlock for synchronizing with ISR */ |
276 | ||
277 | struct work_struct task; | |
278 | u32 pending_bh; | |
0fab6de0 JP |
279 | bool bh_requested; |
280 | bool bh_running; | |
705b6c7b PF |
281 | |
282 | int isr_overflow; | |
0fab6de0 JP |
283 | bool irq_requested; /* true if IRQ requested */ |
284 | bool irq_occurred; /* for diagnostics use */ | |
705b6c7b PF |
285 | |
286 | /* device configuration */ | |
287 | ||
288 | unsigned int bus_type; | |
289 | unsigned int irq_level; | |
290 | unsigned long irq_flags; | |
291 | ||
292 | unsigned char __iomem * reg_addr; /* memory mapped registers address */ | |
293 | u32 phys_reg_addr; | |
0fab6de0 | 294 | bool reg_addr_requested; |
705b6c7b PF |
295 | |
296 | MGSL_PARAMS params; /* communications parameters */ | |
297 | u32 idle_mode; | |
298 | u32 max_frame_size; /* as set by device config */ | |
299 | ||
814dae03 | 300 | unsigned int rbuf_fill_level; |
5ba5a5d2 | 301 | unsigned int rx_pio; |
705b6c7b | 302 | unsigned int if_mode; |
1f80769f | 303 | unsigned int base_clock; |
705b6c7b PF |
304 | |
305 | /* device status */ | |
306 | ||
0fab6de0 JP |
307 | bool rx_enabled; |
308 | bool rx_restart; | |
705b6c7b | 309 | |
0fab6de0 JP |
310 | bool tx_enabled; |
311 | bool tx_active; | |
705b6c7b PF |
312 | |
313 | unsigned char signals; /* serial signal states */ | |
2641dfd9 | 314 | int init_error; /* initialization error */ |
705b6c7b PF |
315 | |
316 | unsigned char *tx_buf; | |
317 | int tx_count; | |
318 | ||
319 | char flag_buf[MAX_ASYNC_BUFFER_SIZE]; | |
320 | char char_buf[MAX_ASYNC_BUFFER_SIZE]; | |
0fab6de0 | 321 | bool drop_rts_on_tx_done; |
705b6c7b PF |
322 | struct _input_signal_events input_signal_events; |
323 | ||
324 | int dcd_chkcount; /* check counts to prevent */ | |
325 | int cts_chkcount; /* too many IRQs if a signal */ | |
326 | int dsr_chkcount; /* is floating */ | |
327 | int ri_chkcount; | |
328 | ||
329 | char *bufs; /* virtual address of DMA buffer lists */ | |
330 | dma_addr_t bufs_dma_addr; /* physical address of buffer descriptors */ | |
331 | ||
332 | unsigned int rbuf_count; | |
333 | struct slgt_desc *rbufs; | |
334 | unsigned int rbuf_current; | |
335 | unsigned int rbuf_index; | |
5ba5a5d2 PF |
336 | unsigned int rbuf_fill_index; |
337 | unsigned short rbuf_fill_count; | |
705b6c7b PF |
338 | |
339 | unsigned int tbuf_count; | |
340 | struct slgt_desc *tbufs; | |
341 | unsigned int tbuf_current; | |
342 | unsigned int tbuf_start; | |
343 | ||
344 | unsigned char *tmp_rbuf; | |
345 | unsigned int tmp_rbuf_count; | |
346 | ||
347 | /* SPPP/Cisco HDLC device parts */ | |
348 | ||
349 | int netcount; | |
705b6c7b | 350 | spinlock_t netlock; |
af69c7f9 | 351 | #if SYNCLINK_GENERIC_HDLC |
705b6c7b PF |
352 | struct net_device *netdev; |
353 | #endif | |
354 | ||
355 | }; | |
356 | ||
357 | static MGSL_PARAMS default_params = { | |
358 | .mode = MGSL_MODE_HDLC, | |
359 | .loopback = 0, | |
360 | .flags = HDLC_FLAG_UNDERRUN_ABORT15, | |
361 | .encoding = HDLC_ENCODING_NRZI_SPACE, | |
362 | .clock_speed = 0, | |
363 | .addr_filter = 0xff, | |
364 | .crc_type = HDLC_CRC_16_CCITT, | |
365 | .preamble_length = HDLC_PREAMBLE_LENGTH_8BITS, | |
366 | .preamble = HDLC_PREAMBLE_PATTERN_NONE, | |
367 | .data_rate = 9600, | |
368 | .data_bits = 8, | |
369 | .stop_bits = 1, | |
370 | .parity = ASYNC_PARITY_NONE | |
371 | }; | |
372 | ||
373 | ||
374 | #define BH_RECEIVE 1 | |
375 | #define BH_TRANSMIT 2 | |
376 | #define BH_STATUS 4 | |
377 | #define IO_PIN_SHUTDOWN_LIMIT 100 | |
378 | ||
379 | #define DMABUFSIZE 256 | |
380 | #define DESC_LIST_SIZE 4096 | |
381 | ||
382 | #define MASK_PARITY BIT1 | |
202af6d5 PF |
383 | #define MASK_FRAMING BIT0 |
384 | #define MASK_BREAK BIT14 | |
705b6c7b PF |
385 | #define MASK_OVERRUN BIT4 |
386 | ||
387 | #define GSR 0x00 /* global status */ | |
0080b7aa PF |
388 | #define JCR 0x04 /* JTAG control */ |
389 | #define IODR 0x08 /* GPIO direction */ | |
390 | #define IOER 0x0c /* GPIO interrupt enable */ | |
391 | #define IOVR 0x10 /* GPIO value */ | |
392 | #define IOSR 0x14 /* GPIO interrupt status */ | |
705b6c7b PF |
393 | #define TDR 0x80 /* tx data */ |
394 | #define RDR 0x80 /* rx data */ | |
395 | #define TCR 0x82 /* tx control */ | |
396 | #define TIR 0x84 /* tx idle */ | |
397 | #define TPR 0x85 /* tx preamble */ | |
398 | #define RCR 0x86 /* rx control */ | |
399 | #define VCR 0x88 /* V.24 control */ | |
400 | #define CCR 0x89 /* clock control */ | |
401 | #define BDR 0x8a /* baud divisor */ | |
402 | #define SCR 0x8c /* serial control */ | |
403 | #define SSR 0x8e /* serial status */ | |
404 | #define RDCSR 0x90 /* rx DMA control/status */ | |
405 | #define TDCSR 0x94 /* tx DMA control/status */ | |
406 | #define RDDAR 0x98 /* rx DMA descriptor address */ | |
407 | #define TDDAR 0x9c /* tx DMA descriptor address */ | |
408 | ||
409 | #define RXIDLE BIT14 | |
410 | #define RXBREAK BIT14 | |
411 | #define IRQ_TXDATA BIT13 | |
412 | #define IRQ_TXIDLE BIT12 | |
413 | #define IRQ_TXUNDER BIT11 /* HDLC */ | |
414 | #define IRQ_RXDATA BIT10 | |
415 | #define IRQ_RXIDLE BIT9 /* HDLC */ | |
416 | #define IRQ_RXBREAK BIT9 /* async */ | |
417 | #define IRQ_RXOVER BIT8 | |
418 | #define IRQ_DSR BIT7 | |
419 | #define IRQ_CTS BIT6 | |
420 | #define IRQ_DCD BIT5 | |
421 | #define IRQ_RI BIT4 | |
422 | #define IRQ_ALL 0x3ff0 | |
423 | #define IRQ_MASTER BIT0 | |
424 | ||
425 | #define slgt_irq_on(info, mask) \ | |
426 | wr_reg16((info), SCR, (unsigned short)(rd_reg16((info), SCR) | (mask))) | |
427 | #define slgt_irq_off(info, mask) \ | |
428 | wr_reg16((info), SCR, (unsigned short)(rd_reg16((info), SCR) & ~(mask))) | |
429 | ||
430 | static __u8 rd_reg8(struct slgt_info *info, unsigned int addr); | |
431 | static void wr_reg8(struct slgt_info *info, unsigned int addr, __u8 value); | |
432 | static __u16 rd_reg16(struct slgt_info *info, unsigned int addr); | |
433 | static void wr_reg16(struct slgt_info *info, unsigned int addr, __u16 value); | |
434 | static __u32 rd_reg32(struct slgt_info *info, unsigned int addr); | |
435 | static void wr_reg32(struct slgt_info *info, unsigned int addr, __u32 value); | |
436 | ||
437 | static void msc_set_vcr(struct slgt_info *info); | |
438 | ||
439 | static int startup(struct slgt_info *info); | |
440 | static int block_til_ready(struct tty_struct *tty, struct file * filp,struct slgt_info *info); | |
441 | static void shutdown(struct slgt_info *info); | |
442 | static void program_hw(struct slgt_info *info); | |
443 | static void change_params(struct slgt_info *info); | |
444 | ||
445 | static int register_test(struct slgt_info *info); | |
446 | static int irq_test(struct slgt_info *info); | |
447 | static int loopback_test(struct slgt_info *info); | |
448 | static int adapter_test(struct slgt_info *info); | |
449 | ||
450 | static void reset_adapter(struct slgt_info *info); | |
451 | static void reset_port(struct slgt_info *info); | |
452 | static void async_mode(struct slgt_info *info); | |
cb10dc9a | 453 | static void sync_mode(struct slgt_info *info); |
705b6c7b PF |
454 | |
455 | static void rx_stop(struct slgt_info *info); | |
456 | static void rx_start(struct slgt_info *info); | |
457 | static void reset_rbufs(struct slgt_info *info); | |
458 | static void free_rbufs(struct slgt_info *info, unsigned int first, unsigned int last); | |
459 | static void rdma_reset(struct slgt_info *info); | |
0fab6de0 JP |
460 | static bool rx_get_frame(struct slgt_info *info); |
461 | static bool rx_get_buf(struct slgt_info *info); | |
705b6c7b PF |
462 | |
463 | static void tx_start(struct slgt_info *info); | |
464 | static void tx_stop(struct slgt_info *info); | |
465 | static void tx_set_idle(struct slgt_info *info); | |
466 | static unsigned int free_tbuf_count(struct slgt_info *info); | |
403214d0 | 467 | static unsigned int tbuf_bytes(struct slgt_info *info); |
705b6c7b PF |
468 | static void reset_tbufs(struct slgt_info *info); |
469 | static void tdma_reset(struct slgt_info *info); | |
de538eb3 | 470 | static bool tx_load(struct slgt_info *info, const char *buf, unsigned int count); |
705b6c7b PF |
471 | |
472 | static void get_signals(struct slgt_info *info); | |
473 | static void set_signals(struct slgt_info *info); | |
474 | static void enable_loopback(struct slgt_info *info); | |
475 | static void set_rate(struct slgt_info *info, u32 data_rate); | |
476 | ||
477 | static int bh_action(struct slgt_info *info); | |
c4028958 | 478 | static void bh_handler(struct work_struct *work); |
705b6c7b PF |
479 | static void bh_transmit(struct slgt_info *info); |
480 | static void isr_serial(struct slgt_info *info); | |
481 | static void isr_rdma(struct slgt_info *info); | |
482 | static void isr_txeom(struct slgt_info *info, unsigned short status); | |
483 | static void isr_tdma(struct slgt_info *info); | |
705b6c7b PF |
484 | |
485 | static int alloc_dma_bufs(struct slgt_info *info); | |
486 | static void free_dma_bufs(struct slgt_info *info); | |
487 | static int alloc_desc(struct slgt_info *info); | |
488 | static void free_desc(struct slgt_info *info); | |
489 | static int alloc_bufs(struct slgt_info *info, struct slgt_desc *bufs, int count); | |
490 | static void free_bufs(struct slgt_info *info, struct slgt_desc *bufs, int count); | |
491 | ||
492 | static int alloc_tmp_rbuf(struct slgt_info *info); | |
493 | static void free_tmp_rbuf(struct slgt_info *info); | |
494 | ||
495 | static void tx_timeout(unsigned long context); | |
496 | static void rx_timeout(unsigned long context); | |
497 | ||
498 | /* | |
499 | * ioctl handlers | |
500 | */ | |
501 | static int get_stats(struct slgt_info *info, struct mgsl_icount __user *user_icount); | |
502 | static int get_params(struct slgt_info *info, MGSL_PARAMS __user *params); | |
503 | static int set_params(struct slgt_info *info, MGSL_PARAMS __user *params); | |
504 | static int get_txidle(struct slgt_info *info, int __user *idle_mode); | |
505 | static int set_txidle(struct slgt_info *info, int idle_mode); | |
506 | static int tx_enable(struct slgt_info *info, int enable); | |
507 | static int tx_abort(struct slgt_info *info); | |
508 | static int rx_enable(struct slgt_info *info, int enable); | |
509 | static int modem_input_wait(struct slgt_info *info,int arg); | |
510 | static int wait_mgsl_event(struct slgt_info *info, int __user *mask_ptr); | |
511 | static int tiocmget(struct tty_struct *tty, struct file *file); | |
512 | static int tiocmset(struct tty_struct *tty, struct file *file, | |
513 | unsigned int set, unsigned int clear); | |
9e98966c | 514 | static int set_break(struct tty_struct *tty, int break_state); |
705b6c7b PF |
515 | static int get_interface(struct slgt_info *info, int __user *if_mode); |
516 | static int set_interface(struct slgt_info *info, int if_mode); | |
0080b7aa PF |
517 | static int set_gpio(struct slgt_info *info, struct gpio_desc __user *gpio); |
518 | static int get_gpio(struct slgt_info *info, struct gpio_desc __user *gpio); | |
519 | static int wait_gpio(struct slgt_info *info, struct gpio_desc __user *gpio); | |
705b6c7b PF |
520 | |
521 | /* | |
522 | * driver functions | |
523 | */ | |
524 | static void add_device(struct slgt_info *info); | |
525 | static void device_init(int adapter_num, struct pci_dev *pdev); | |
526 | static int claim_resources(struct slgt_info *info); | |
527 | static void release_resources(struct slgt_info *info); | |
528 | ||
529 | /* | |
530 | * DEBUG OUTPUT CODE | |
531 | */ | |
532 | #ifndef DBGINFO | |
533 | #define DBGINFO(fmt) | |
534 | #endif | |
535 | #ifndef DBGERR | |
536 | #define DBGERR(fmt) | |
537 | #endif | |
538 | #ifndef DBGBH | |
539 | #define DBGBH(fmt) | |
540 | #endif | |
541 | #ifndef DBGISR | |
542 | #define DBGISR(fmt) | |
543 | #endif | |
544 | ||
545 | #ifdef DBGDATA | |
546 | static void trace_block(struct slgt_info *info, const char *data, int count, const char *label) | |
547 | { | |
548 | int i; | |
549 | int linecount; | |
550 | printk("%s %s data:\n",info->device_name, label); | |
551 | while(count) { | |
552 | linecount = (count > 16) ? 16 : count; | |
553 | for(i=0; i < linecount; i++) | |
554 | printk("%02X ",(unsigned char)data[i]); | |
555 | for(;i<17;i++) | |
556 | printk(" "); | |
557 | for(i=0;i<linecount;i++) { | |
558 | if (data[i]>=040 && data[i]<=0176) | |
559 | printk("%c",data[i]); | |
560 | else | |
561 | printk("."); | |
562 | } | |
563 | printk("\n"); | |
564 | data += linecount; | |
565 | count -= linecount; | |
566 | } | |
567 | } | |
568 | #else | |
569 | #define DBGDATA(info, buf, size, label) | |
570 | #endif | |
571 | ||
572 | #ifdef DBGTBUF | |
573 | static void dump_tbufs(struct slgt_info *info) | |
574 | { | |
575 | int i; | |
576 | printk("tbuf_current=%d\n", info->tbuf_current); | |
577 | for (i=0 ; i < info->tbuf_count ; i++) { | |
578 | printk("%d: count=%04X status=%04X\n", | |
579 | i, le16_to_cpu(info->tbufs[i].count), le16_to_cpu(info->tbufs[i].status)); | |
580 | } | |
581 | } | |
582 | #else | |
583 | #define DBGTBUF(info) | |
584 | #endif | |
585 | ||
586 | #ifdef DBGRBUF | |
587 | static void dump_rbufs(struct slgt_info *info) | |
588 | { | |
589 | int i; | |
590 | printk("rbuf_current=%d\n", info->rbuf_current); | |
591 | for (i=0 ; i < info->rbuf_count ; i++) { | |
592 | printk("%d: count=%04X status=%04X\n", | |
593 | i, le16_to_cpu(info->rbufs[i].count), le16_to_cpu(info->rbufs[i].status)); | |
594 | } | |
595 | } | |
596 | #else | |
597 | #define DBGRBUF(info) | |
598 | #endif | |
599 | ||
600 | static inline int sanity_check(struct slgt_info *info, char *devname, const char *name) | |
601 | { | |
602 | #ifdef SANITY_CHECK | |
603 | if (!info) { | |
604 | printk("null struct slgt_info for (%s) in %s\n", devname, name); | |
605 | return 1; | |
606 | } | |
607 | if (info->magic != MGSL_MAGIC) { | |
608 | printk("bad magic number struct slgt_info (%s) in %s\n", devname, name); | |
609 | return 1; | |
610 | } | |
611 | #else | |
612 | if (!info) | |
613 | return 1; | |
614 | #endif | |
615 | return 0; | |
616 | } | |
617 | ||
618 | /** | |
619 | * line discipline callback wrappers | |
620 | * | |
621 | * The wrappers maintain line discipline references | |
622 | * while calling into the line discipline. | |
623 | * | |
624 | * ldisc_receive_buf - pass receive data to line discipline | |
625 | */ | |
626 | static void ldisc_receive_buf(struct tty_struct *tty, | |
627 | const __u8 *data, char *flags, int count) | |
628 | { | |
629 | struct tty_ldisc *ld; | |
630 | if (!tty) | |
631 | return; | |
632 | ld = tty_ldisc_ref(tty); | |
633 | if (ld) { | |
a352def2 AC |
634 | if (ld->ops->receive_buf) |
635 | ld->ops->receive_buf(tty, data, flags, count); | |
705b6c7b PF |
636 | tty_ldisc_deref(ld); |
637 | } | |
638 | } | |
639 | ||
640 | /* tty callbacks */ | |
641 | ||
642 | static int open(struct tty_struct *tty, struct file *filp) | |
643 | { | |
644 | struct slgt_info *info; | |
645 | int retval, line; | |
646 | unsigned long flags; | |
647 | ||
648 | line = tty->index; | |
649 | if ((line < 0) || (line >= slgt_device_count)) { | |
650 | DBGERR(("%s: open with invalid line #%d.\n", driver_name, line)); | |
651 | return -ENODEV; | |
652 | } | |
653 | ||
654 | info = slgt_device_list; | |
655 | while(info && info->line != line) | |
656 | info = info->next_device; | |
657 | if (sanity_check(info, tty->name, "open")) | |
658 | return -ENODEV; | |
659 | if (info->init_error) { | |
660 | DBGERR(("%s init error=%d\n", info->device_name, info->init_error)); | |
661 | return -ENODEV; | |
662 | } | |
663 | ||
664 | tty->driver_data = info; | |
8fb06c77 | 665 | info->port.tty = tty; |
705b6c7b | 666 | |
8fb06c77 | 667 | DBGINFO(("%s open, old ref count = %d\n", info->device_name, info->port.count)); |
705b6c7b PF |
668 | |
669 | /* If port is closing, signal caller to try again */ | |
8fb06c77 AC |
670 | if (tty_hung_up_p(filp) || info->port.flags & ASYNC_CLOSING){ |
671 | if (info->port.flags & ASYNC_CLOSING) | |
672 | interruptible_sleep_on(&info->port.close_wait); | |
673 | retval = ((info->port.flags & ASYNC_HUP_NOTIFY) ? | |
705b6c7b PF |
674 | -EAGAIN : -ERESTARTSYS); |
675 | goto cleanup; | |
676 | } | |
677 | ||
a360fae6 | 678 | mutex_lock(&info->port.mutex); |
8fb06c77 | 679 | info->port.tty->low_latency = (info->port.flags & ASYNC_LOW_LATENCY) ? 1 : 0; |
705b6c7b PF |
680 | |
681 | spin_lock_irqsave(&info->netlock, flags); | |
682 | if (info->netcount) { | |
683 | retval = -EBUSY; | |
684 | spin_unlock_irqrestore(&info->netlock, flags); | |
a360fae6 | 685 | mutex_unlock(&info->port.mutex); |
705b6c7b PF |
686 | goto cleanup; |
687 | } | |
8fb06c77 | 688 | info->port.count++; |
705b6c7b PF |
689 | spin_unlock_irqrestore(&info->netlock, flags); |
690 | ||
8fb06c77 | 691 | if (info->port.count == 1) { |
705b6c7b PF |
692 | /* 1st open on this device, init hardware */ |
693 | retval = startup(info); | |
694 | if (retval < 0) | |
695 | goto cleanup; | |
696 | } | |
a360fae6 | 697 | mutex_unlock(&info->port.mutex); |
705b6c7b PF |
698 | retval = block_til_ready(tty, filp, info); |
699 | if (retval) { | |
700 | DBGINFO(("%s block_til_ready rc=%d\n", info->device_name, retval)); | |
701 | goto cleanup; | |
702 | } | |
703 | ||
704 | retval = 0; | |
705 | ||
706 | cleanup: | |
707 | if (retval) { | |
708 | if (tty->count == 1) | |
8fb06c77 AC |
709 | info->port.tty = NULL; /* tty layer will release tty struct */ |
710 | if(info->port.count) | |
711 | info->port.count--; | |
705b6c7b PF |
712 | } |
713 | ||
714 | DBGINFO(("%s open rc=%d\n", info->device_name, retval)); | |
715 | return retval; | |
716 | } | |
717 | ||
718 | static void close(struct tty_struct *tty, struct file *filp) | |
719 | { | |
720 | struct slgt_info *info = tty->driver_data; | |
721 | ||
722 | if (sanity_check(info, tty->name, "close")) | |
723 | return; | |
8fb06c77 | 724 | DBGINFO(("%s close entry, count=%d\n", info->device_name, info->port.count)); |
705b6c7b | 725 | |
a6614999 | 726 | if (tty_port_close_start(&info->port, tty, filp) == 0) |
705b6c7b PF |
727 | goto cleanup; |
728 | ||
a360fae6 | 729 | mutex_lock(&info->port.mutex); |
8fb06c77 | 730 | if (info->port.flags & ASYNC_INITIALIZED) |
705b6c7b | 731 | wait_until_sent(tty, info->timeout); |
978e595f | 732 | flush_buffer(tty); |
705b6c7b PF |
733 | tty_ldisc_flush(tty); |
734 | ||
735 | shutdown(info); | |
a360fae6 | 736 | mutex_unlock(&info->port.mutex); |
705b6c7b | 737 | |
a6614999 | 738 | tty_port_close_end(&info->port, tty); |
8fb06c77 | 739 | info->port.tty = NULL; |
705b6c7b | 740 | cleanup: |
8fb06c77 | 741 | DBGINFO(("%s close exit, count=%d\n", tty->driver->name, info->port.count)); |
705b6c7b PF |
742 | } |
743 | ||
744 | static void hangup(struct tty_struct *tty) | |
745 | { | |
746 | struct slgt_info *info = tty->driver_data; | |
a360fae6 | 747 | unsigned long flags; |
705b6c7b PF |
748 | |
749 | if (sanity_check(info, tty->name, "hangup")) | |
750 | return; | |
751 | DBGINFO(("%s hangup\n", info->device_name)); | |
752 | ||
753 | flush_buffer(tty); | |
a360fae6 AC |
754 | |
755 | mutex_lock(&info->port.mutex); | |
705b6c7b PF |
756 | shutdown(info); |
757 | ||
a360fae6 | 758 | spin_lock_irqsave(&info->port.lock, flags); |
8fb06c77 AC |
759 | info->port.count = 0; |
760 | info->port.flags &= ~ASYNC_NORMAL_ACTIVE; | |
761 | info->port.tty = NULL; | |
a360fae6 AC |
762 | spin_unlock_irqrestore(&info->port.lock, flags); |
763 | mutex_unlock(&info->port.mutex); | |
705b6c7b | 764 | |
8fb06c77 | 765 | wake_up_interruptible(&info->port.open_wait); |
705b6c7b PF |
766 | } |
767 | ||
606d099c | 768 | static void set_termios(struct tty_struct *tty, struct ktermios *old_termios) |
705b6c7b PF |
769 | { |
770 | struct slgt_info *info = tty->driver_data; | |
771 | unsigned long flags; | |
772 | ||
773 | DBGINFO(("%s set_termios\n", tty->driver->name)); | |
774 | ||
705b6c7b PF |
775 | change_params(info); |
776 | ||
777 | /* Handle transition to B0 status */ | |
778 | if (old_termios->c_cflag & CBAUD && | |
779 | !(tty->termios->c_cflag & CBAUD)) { | |
780 | info->signals &= ~(SerialSignal_RTS + SerialSignal_DTR); | |
781 | spin_lock_irqsave(&info->lock,flags); | |
782 | set_signals(info); | |
783 | spin_unlock_irqrestore(&info->lock,flags); | |
784 | } | |
785 | ||
786 | /* Handle transition away from B0 status */ | |
787 | if (!(old_termios->c_cflag & CBAUD) && | |
788 | tty->termios->c_cflag & CBAUD) { | |
789 | info->signals |= SerialSignal_DTR; | |
790 | if (!(tty->termios->c_cflag & CRTSCTS) || | |
791 | !test_bit(TTY_THROTTLED, &tty->flags)) { | |
792 | info->signals |= SerialSignal_RTS; | |
793 | } | |
794 | spin_lock_irqsave(&info->lock,flags); | |
795 | set_signals(info); | |
796 | spin_unlock_irqrestore(&info->lock,flags); | |
797 | } | |
798 | ||
799 | /* Handle turning off CRTSCTS */ | |
800 | if (old_termios->c_cflag & CRTSCTS && | |
801 | !(tty->termios->c_cflag & CRTSCTS)) { | |
802 | tty->hw_stopped = 0; | |
803 | tx_release(tty); | |
804 | } | |
805 | } | |
806 | ||
ce89294c PF |
807 | static void update_tx_timer(struct slgt_info *info) |
808 | { | |
809 | /* | |
810 | * use worst case speed of 1200bps to calculate transmit timeout | |
811 | * based on data in buffers (tbuf_bytes) and FIFO (128 bytes) | |
812 | */ | |
813 | if (info->params.mode == MGSL_MODE_HDLC) { | |
814 | int timeout = (tbuf_bytes(info) * 7) + 1000; | |
815 | mod_timer(&info->tx_timer, jiffies + msecs_to_jiffies(timeout)); | |
816 | } | |
817 | } | |
818 | ||
705b6c7b PF |
819 | static int write(struct tty_struct *tty, |
820 | const unsigned char *buf, int count) | |
821 | { | |
822 | int ret = 0; | |
823 | struct slgt_info *info = tty->driver_data; | |
824 | unsigned long flags; | |
825 | ||
826 | if (sanity_check(info, tty->name, "write")) | |
de538eb3 PF |
827 | return -EIO; |
828 | ||
705b6c7b PF |
829 | DBGINFO(("%s write count=%d\n", info->device_name, count)); |
830 | ||
de538eb3 PF |
831 | if (!info->tx_buf || (count > info->max_frame_size)) |
832 | return -EIO; | |
705b6c7b | 833 | |
de538eb3 PF |
834 | if (!count || tty->stopped || tty->hw_stopped) |
835 | return 0; | |
705b6c7b | 836 | |
de538eb3 | 837 | spin_lock_irqsave(&info->lock, flags); |
705b6c7b | 838 | |
de538eb3 | 839 | if (info->tx_count) { |
8a38c285 | 840 | /* send accumulated data from send_char() */ |
de538eb3 PF |
841 | if (!tx_load(info, info->tx_buf, info->tx_count)) |
842 | goto cleanup; | |
843 | info->tx_count = 0; | |
705b6c7b PF |
844 | } |
845 | ||
de538eb3 PF |
846 | if (tx_load(info, buf, count)) |
847 | ret = count; | |
705b6c7b PF |
848 | |
849 | cleanup: | |
de538eb3 | 850 | spin_unlock_irqrestore(&info->lock, flags); |
705b6c7b PF |
851 | DBGINFO(("%s write rc=%d\n", info->device_name, ret)); |
852 | return ret; | |
853 | } | |
854 | ||
55da7789 | 855 | static int put_char(struct tty_struct *tty, unsigned char ch) |
705b6c7b PF |
856 | { |
857 | struct slgt_info *info = tty->driver_data; | |
858 | unsigned long flags; | |
6c82c415 | 859 | int ret = 0; |
705b6c7b PF |
860 | |
861 | if (sanity_check(info, tty->name, "put_char")) | |
55da7789 | 862 | return 0; |
705b6c7b | 863 | DBGINFO(("%s put_char(%d)\n", info->device_name, ch)); |
326f28e9 | 864 | if (!info->tx_buf) |
55da7789 | 865 | return 0; |
705b6c7b | 866 | spin_lock_irqsave(&info->lock,flags); |
de538eb3 | 867 | if (info->tx_count < info->max_frame_size) { |
705b6c7b | 868 | info->tx_buf[info->tx_count++] = ch; |
55da7789 AC |
869 | ret = 1; |
870 | } | |
705b6c7b | 871 | spin_unlock_irqrestore(&info->lock,flags); |
55da7789 | 872 | return ret; |
705b6c7b PF |
873 | } |
874 | ||
875 | static void send_xchar(struct tty_struct *tty, char ch) | |
876 | { | |
877 | struct slgt_info *info = tty->driver_data; | |
878 | unsigned long flags; | |
879 | ||
880 | if (sanity_check(info, tty->name, "send_xchar")) | |
881 | return; | |
882 | DBGINFO(("%s send_xchar(%d)\n", info->device_name, ch)); | |
883 | info->x_char = ch; | |
884 | if (ch) { | |
885 | spin_lock_irqsave(&info->lock,flags); | |
886 | if (!info->tx_enabled) | |
887 | tx_start(info); | |
888 | spin_unlock_irqrestore(&info->lock,flags); | |
889 | } | |
890 | } | |
891 | ||
892 | static void wait_until_sent(struct tty_struct *tty, int timeout) | |
893 | { | |
894 | struct slgt_info *info = tty->driver_data; | |
895 | unsigned long orig_jiffies, char_time; | |
896 | ||
897 | if (!info ) | |
898 | return; | |
899 | if (sanity_check(info, tty->name, "wait_until_sent")) | |
900 | return; | |
901 | DBGINFO(("%s wait_until_sent entry\n", info->device_name)); | |
8fb06c77 | 902 | if (!(info->port.flags & ASYNC_INITIALIZED)) |
705b6c7b PF |
903 | goto exit; |
904 | ||
905 | orig_jiffies = jiffies; | |
906 | ||
907 | /* Set check interval to 1/5 of estimated time to | |
908 | * send a character, and make it at least 1. The check | |
909 | * interval should also be less than the timeout. | |
910 | * Note: use tight timings here to satisfy the NIST-PCTS. | |
911 | */ | |
912 | ||
913 | if (info->params.data_rate) { | |
914 | char_time = info->timeout/(32 * 5); | |
915 | if (!char_time) | |
916 | char_time++; | |
917 | } else | |
918 | char_time = 1; | |
919 | ||
920 | if (timeout) | |
921 | char_time = min_t(unsigned long, char_time, timeout); | |
922 | ||
923 | while (info->tx_active) { | |
924 | msleep_interruptible(jiffies_to_msecs(char_time)); | |
925 | if (signal_pending(current)) | |
926 | break; | |
927 | if (timeout && time_after(jiffies, orig_jiffies + timeout)) | |
928 | break; | |
929 | } | |
705b6c7b PF |
930 | exit: |
931 | DBGINFO(("%s wait_until_sent exit\n", info->device_name)); | |
932 | } | |
933 | ||
934 | static int write_room(struct tty_struct *tty) | |
935 | { | |
936 | struct slgt_info *info = tty->driver_data; | |
937 | int ret; | |
938 | ||
939 | if (sanity_check(info, tty->name, "write_room")) | |
940 | return 0; | |
941 | ret = (info->tx_active) ? 0 : HDLC_MAX_FRAME_SIZE; | |
942 | DBGINFO(("%s write_room=%d\n", info->device_name, ret)); | |
943 | return ret; | |
944 | } | |
945 | ||
946 | static void flush_chars(struct tty_struct *tty) | |
947 | { | |
948 | struct slgt_info *info = tty->driver_data; | |
949 | unsigned long flags; | |
950 | ||
951 | if (sanity_check(info, tty->name, "flush_chars")) | |
952 | return; | |
953 | DBGINFO(("%s flush_chars entry tx_count=%d\n", info->device_name, info->tx_count)); | |
954 | ||
955 | if (info->tx_count <= 0 || tty->stopped || | |
956 | tty->hw_stopped || !info->tx_buf) | |
957 | return; | |
958 | ||
959 | DBGINFO(("%s flush_chars start transmit\n", info->device_name)); | |
960 | ||
961 | spin_lock_irqsave(&info->lock,flags); | |
de538eb3 PF |
962 | if (info->tx_count && tx_load(info, info->tx_buf, info->tx_count)) |
963 | info->tx_count = 0; | |
705b6c7b PF |
964 | spin_unlock_irqrestore(&info->lock,flags); |
965 | } | |
966 | ||
967 | static void flush_buffer(struct tty_struct *tty) | |
968 | { | |
969 | struct slgt_info *info = tty->driver_data; | |
970 | unsigned long flags; | |
971 | ||
972 | if (sanity_check(info, tty->name, "flush_buffer")) | |
973 | return; | |
974 | DBGINFO(("%s flush_buffer\n", info->device_name)); | |
975 | ||
de538eb3 PF |
976 | spin_lock_irqsave(&info->lock, flags); |
977 | info->tx_count = 0; | |
978 | spin_unlock_irqrestore(&info->lock, flags); | |
705b6c7b | 979 | |
705b6c7b PF |
980 | tty_wakeup(tty); |
981 | } | |
982 | ||
983 | /* | |
984 | * throttle (stop) transmitter | |
985 | */ | |
986 | static void tx_hold(struct tty_struct *tty) | |
987 | { | |
988 | struct slgt_info *info = tty->driver_data; | |
989 | unsigned long flags; | |
990 | ||
991 | if (sanity_check(info, tty->name, "tx_hold")) | |
992 | return; | |
993 | DBGINFO(("%s tx_hold\n", info->device_name)); | |
994 | spin_lock_irqsave(&info->lock,flags); | |
995 | if (info->tx_enabled && info->params.mode == MGSL_MODE_ASYNC) | |
996 | tx_stop(info); | |
997 | spin_unlock_irqrestore(&info->lock,flags); | |
998 | } | |
999 | ||
1000 | /* | |
1001 | * release (start) transmitter | |
1002 | */ | |
1003 | static void tx_release(struct tty_struct *tty) | |
1004 | { | |
1005 | struct slgt_info *info = tty->driver_data; | |
1006 | unsigned long flags; | |
1007 | ||
1008 | if (sanity_check(info, tty->name, "tx_release")) | |
1009 | return; | |
1010 | DBGINFO(("%s tx_release\n", info->device_name)); | |
de538eb3 PF |
1011 | spin_lock_irqsave(&info->lock, flags); |
1012 | if (info->tx_count && tx_load(info, info->tx_buf, info->tx_count)) | |
1013 | info->tx_count = 0; | |
1014 | spin_unlock_irqrestore(&info->lock, flags); | |
705b6c7b PF |
1015 | } |
1016 | ||
1017 | /* | |
1018 | * Service an IOCTL request | |
1019 | * | |
1020 | * Arguments | |
1021 | * | |
1022 | * tty pointer to tty instance data | |
1023 | * file pointer to associated file object for device | |
1024 | * cmd IOCTL command code | |
1025 | * arg command argument/context | |
1026 | * | |
1027 | * Return 0 if success, otherwise error code | |
1028 | */ | |
1029 | static int ioctl(struct tty_struct *tty, struct file *file, | |
1030 | unsigned int cmd, unsigned long arg) | |
1031 | { | |
1032 | struct slgt_info *info = tty->driver_data; | |
1033 | struct mgsl_icount cnow; /* kernel counter temps */ | |
1034 | struct serial_icounter_struct __user *p_cuser; /* user space */ | |
1035 | unsigned long flags; | |
1036 | void __user *argp = (void __user *)arg; | |
1f8cabb7 | 1037 | int ret; |
705b6c7b PF |
1038 | |
1039 | if (sanity_check(info, tty->name, "ioctl")) | |
1040 | return -ENODEV; | |
1041 | DBGINFO(("%s ioctl() cmd=%08X\n", info->device_name, cmd)); | |
1042 | ||
1043 | if ((cmd != TIOCGSERIAL) && (cmd != TIOCSSERIAL) && | |
1044 | (cmd != TIOCMIWAIT) && (cmd != TIOCGICOUNT)) { | |
1045 | if (tty->flags & (1 << TTY_IO_ERROR)) | |
1046 | return -EIO; | |
1047 | } | |
1048 | ||
f602501d AC |
1049 | switch (cmd) { |
1050 | case MGSL_IOCWAITEVENT: | |
1051 | return wait_mgsl_event(info, argp); | |
1052 | case TIOCMIWAIT: | |
1053 | return modem_input_wait(info,(int)arg); | |
1054 | case TIOCGICOUNT: | |
1055 | spin_lock_irqsave(&info->lock,flags); | |
1056 | cnow = info->icount; | |
1057 | spin_unlock_irqrestore(&info->lock,flags); | |
1058 | p_cuser = argp; | |
1059 | if (put_user(cnow.cts, &p_cuser->cts) || | |
1060 | put_user(cnow.dsr, &p_cuser->dsr) || | |
1061 | put_user(cnow.rng, &p_cuser->rng) || | |
1062 | put_user(cnow.dcd, &p_cuser->dcd) || | |
1063 | put_user(cnow.rx, &p_cuser->rx) || | |
1064 | put_user(cnow.tx, &p_cuser->tx) || | |
1065 | put_user(cnow.frame, &p_cuser->frame) || | |
1066 | put_user(cnow.overrun, &p_cuser->overrun) || | |
1067 | put_user(cnow.parity, &p_cuser->parity) || | |
1068 | put_user(cnow.brk, &p_cuser->brk) || | |
1069 | put_user(cnow.buf_overrun, &p_cuser->buf_overrun)) | |
1070 | return -EFAULT; | |
1071 | return 0; | |
1072 | case MGSL_IOCSGPIO: | |
1073 | return set_gpio(info, argp); | |
1074 | case MGSL_IOCGGPIO: | |
1075 | return get_gpio(info, argp); | |
1076 | case MGSL_IOCWAITGPIO: | |
1077 | return wait_gpio(info, argp); | |
1078 | } | |
1079 | mutex_lock(&info->port.mutex); | |
705b6c7b PF |
1080 | switch (cmd) { |
1081 | case MGSL_IOCGPARAMS: | |
1f8cabb7 AC |
1082 | ret = get_params(info, argp); |
1083 | break; | |
705b6c7b | 1084 | case MGSL_IOCSPARAMS: |
1f8cabb7 AC |
1085 | ret = set_params(info, argp); |
1086 | break; | |
705b6c7b | 1087 | case MGSL_IOCGTXIDLE: |
1f8cabb7 AC |
1088 | ret = get_txidle(info, argp); |
1089 | break; | |
705b6c7b | 1090 | case MGSL_IOCSTXIDLE: |
1f8cabb7 AC |
1091 | ret = set_txidle(info, (int)arg); |
1092 | break; | |
705b6c7b | 1093 | case MGSL_IOCTXENABLE: |
1f8cabb7 AC |
1094 | ret = tx_enable(info, (int)arg); |
1095 | break; | |
705b6c7b | 1096 | case MGSL_IOCRXENABLE: |
1f8cabb7 AC |
1097 | ret = rx_enable(info, (int)arg); |
1098 | break; | |
705b6c7b | 1099 | case MGSL_IOCTXABORT: |
1f8cabb7 AC |
1100 | ret = tx_abort(info); |
1101 | break; | |
705b6c7b | 1102 | case MGSL_IOCGSTATS: |
1f8cabb7 AC |
1103 | ret = get_stats(info, argp); |
1104 | break; | |
705b6c7b | 1105 | case MGSL_IOCGIF: |
1f8cabb7 AC |
1106 | ret = get_interface(info, argp); |
1107 | break; | |
705b6c7b | 1108 | case MGSL_IOCSIF: |
1f8cabb7 AC |
1109 | ret = set_interface(info,(int)arg); |
1110 | break; | |
705b6c7b | 1111 | default: |
1f8cabb7 | 1112 | ret = -ENOIOCTLCMD; |
705b6c7b | 1113 | } |
f602501d | 1114 | mutex_unlock(&info->port.mutex); |
1f8cabb7 | 1115 | return ret; |
705b6c7b PF |
1116 | } |
1117 | ||
2acdb169 PF |
1118 | /* |
1119 | * support for 32 bit ioctl calls on 64 bit systems | |
1120 | */ | |
1121 | #ifdef CONFIG_COMPAT | |
1122 | static long get_params32(struct slgt_info *info, struct MGSL_PARAMS32 __user *user_params) | |
1123 | { | |
1124 | struct MGSL_PARAMS32 tmp_params; | |
1125 | ||
1126 | DBGINFO(("%s get_params32\n", info->device_name)); | |
1127 | tmp_params.mode = (compat_ulong_t)info->params.mode; | |
1128 | tmp_params.loopback = info->params.loopback; | |
1129 | tmp_params.flags = info->params.flags; | |
1130 | tmp_params.encoding = info->params.encoding; | |
1131 | tmp_params.clock_speed = (compat_ulong_t)info->params.clock_speed; | |
1132 | tmp_params.addr_filter = info->params.addr_filter; | |
1133 | tmp_params.crc_type = info->params.crc_type; | |
1134 | tmp_params.preamble_length = info->params.preamble_length; | |
1135 | tmp_params.preamble = info->params.preamble; | |
1136 | tmp_params.data_rate = (compat_ulong_t)info->params.data_rate; | |
1137 | tmp_params.data_bits = info->params.data_bits; | |
1138 | tmp_params.stop_bits = info->params.stop_bits; | |
1139 | tmp_params.parity = info->params.parity; | |
1140 | if (copy_to_user(user_params, &tmp_params, sizeof(struct MGSL_PARAMS32))) | |
1141 | return -EFAULT; | |
1142 | return 0; | |
1143 | } | |
1144 | ||
1145 | static long set_params32(struct slgt_info *info, struct MGSL_PARAMS32 __user *new_params) | |
1146 | { | |
1147 | struct MGSL_PARAMS32 tmp_params; | |
1148 | ||
1149 | DBGINFO(("%s set_params32\n", info->device_name)); | |
1150 | if (copy_from_user(&tmp_params, new_params, sizeof(struct MGSL_PARAMS32))) | |
1151 | return -EFAULT; | |
1152 | ||
1153 | spin_lock(&info->lock); | |
1f80769f PF |
1154 | if (tmp_params.mode == MGSL_MODE_BASE_CLOCK) { |
1155 | info->base_clock = tmp_params.clock_speed; | |
1156 | } else { | |
1157 | info->params.mode = tmp_params.mode; | |
1158 | info->params.loopback = tmp_params.loopback; | |
1159 | info->params.flags = tmp_params.flags; | |
1160 | info->params.encoding = tmp_params.encoding; | |
1161 | info->params.clock_speed = tmp_params.clock_speed; | |
1162 | info->params.addr_filter = tmp_params.addr_filter; | |
1163 | info->params.crc_type = tmp_params.crc_type; | |
1164 | info->params.preamble_length = tmp_params.preamble_length; | |
1165 | info->params.preamble = tmp_params.preamble; | |
1166 | info->params.data_rate = tmp_params.data_rate; | |
1167 | info->params.data_bits = tmp_params.data_bits; | |
1168 | info->params.stop_bits = tmp_params.stop_bits; | |
1169 | info->params.parity = tmp_params.parity; | |
1170 | } | |
2acdb169 PF |
1171 | spin_unlock(&info->lock); |
1172 | ||
1f80769f | 1173 | program_hw(info); |
2acdb169 PF |
1174 | |
1175 | return 0; | |
1176 | } | |
1177 | ||
1178 | static long slgt_compat_ioctl(struct tty_struct *tty, struct file *file, | |
1179 | unsigned int cmd, unsigned long arg) | |
1180 | { | |
1181 | struct slgt_info *info = tty->driver_data; | |
1182 | int rc = -ENOIOCTLCMD; | |
1183 | ||
1184 | if (sanity_check(info, tty->name, "compat_ioctl")) | |
1185 | return -ENODEV; | |
1186 | DBGINFO(("%s compat_ioctl() cmd=%08X\n", info->device_name, cmd)); | |
1187 | ||
1188 | switch (cmd) { | |
1189 | ||
1190 | case MGSL_IOCSPARAMS32: | |
1191 | rc = set_params32(info, compat_ptr(arg)); | |
1192 | break; | |
1193 | ||
1194 | case MGSL_IOCGPARAMS32: | |
1195 | rc = get_params32(info, compat_ptr(arg)); | |
1196 | break; | |
1197 | ||
1198 | case MGSL_IOCGPARAMS: | |
1199 | case MGSL_IOCSPARAMS: | |
1200 | case MGSL_IOCGTXIDLE: | |
1201 | case MGSL_IOCGSTATS: | |
1202 | case MGSL_IOCWAITEVENT: | |
1203 | case MGSL_IOCGIF: | |
1204 | case MGSL_IOCSGPIO: | |
1205 | case MGSL_IOCGGPIO: | |
1206 | case MGSL_IOCWAITGPIO: | |
1207 | case TIOCGICOUNT: | |
1208 | rc = ioctl(tty, file, cmd, (unsigned long)(compat_ptr(arg))); | |
1209 | break; | |
1210 | ||
1211 | case MGSL_IOCSTXIDLE: | |
1212 | case MGSL_IOCTXENABLE: | |
1213 | case MGSL_IOCRXENABLE: | |
1214 | case MGSL_IOCTXABORT: | |
1215 | case TIOCMIWAIT: | |
1216 | case MGSL_IOCSIF: | |
1217 | rc = ioctl(tty, file, cmd, arg); | |
1218 | break; | |
1219 | } | |
1220 | ||
1221 | DBGINFO(("%s compat_ioctl() cmd=%08X rc=%d\n", info->device_name, cmd, rc)); | |
1222 | return rc; | |
1223 | } | |
1224 | #else | |
1225 | #define slgt_compat_ioctl NULL | |
1226 | #endif /* ifdef CONFIG_COMPAT */ | |
1227 | ||
705b6c7b PF |
1228 | /* |
1229 | * proc fs support | |
1230 | */ | |
a18c56e5 | 1231 | static inline void line_info(struct seq_file *m, struct slgt_info *info) |
705b6c7b PF |
1232 | { |
1233 | char stat_buf[30]; | |
705b6c7b PF |
1234 | unsigned long flags; |
1235 | ||
a18c56e5 | 1236 | seq_printf(m, "%s: IO=%08X IRQ=%d MaxFrameSize=%u\n", |
705b6c7b PF |
1237 | info->device_name, info->phys_reg_addr, |
1238 | info->irq_level, info->max_frame_size); | |
1239 | ||
1240 | /* output current serial signal states */ | |
1241 | spin_lock_irqsave(&info->lock,flags); | |
1242 | get_signals(info); | |
1243 | spin_unlock_irqrestore(&info->lock,flags); | |
1244 | ||
1245 | stat_buf[0] = 0; | |
1246 | stat_buf[1] = 0; | |
1247 | if (info->signals & SerialSignal_RTS) | |
1248 | strcat(stat_buf, "|RTS"); | |
1249 | if (info->signals & SerialSignal_CTS) | |
1250 | strcat(stat_buf, "|CTS"); | |
1251 | if (info->signals & SerialSignal_DTR) | |
1252 | strcat(stat_buf, "|DTR"); | |
1253 | if (info->signals & SerialSignal_DSR) | |
1254 | strcat(stat_buf, "|DSR"); | |
1255 | if (info->signals & SerialSignal_DCD) | |
1256 | strcat(stat_buf, "|CD"); | |
1257 | if (info->signals & SerialSignal_RI) | |
1258 | strcat(stat_buf, "|RI"); | |
1259 | ||
1260 | if (info->params.mode != MGSL_MODE_ASYNC) { | |
a18c56e5 | 1261 | seq_printf(m, "\tHDLC txok:%d rxok:%d", |
705b6c7b PF |
1262 | info->icount.txok, info->icount.rxok); |
1263 | if (info->icount.txunder) | |
a18c56e5 | 1264 | seq_printf(m, " txunder:%d", info->icount.txunder); |
705b6c7b | 1265 | if (info->icount.txabort) |
a18c56e5 | 1266 | seq_printf(m, " txabort:%d", info->icount.txabort); |
705b6c7b | 1267 | if (info->icount.rxshort) |
a18c56e5 | 1268 | seq_printf(m, " rxshort:%d", info->icount.rxshort); |
705b6c7b | 1269 | if (info->icount.rxlong) |
a18c56e5 | 1270 | seq_printf(m, " rxlong:%d", info->icount.rxlong); |
705b6c7b | 1271 | if (info->icount.rxover) |
a18c56e5 | 1272 | seq_printf(m, " rxover:%d", info->icount.rxover); |
705b6c7b | 1273 | if (info->icount.rxcrc) |
a18c56e5 | 1274 | seq_printf(m, " rxcrc:%d", info->icount.rxcrc); |
705b6c7b | 1275 | } else { |
a18c56e5 | 1276 | seq_printf(m, "\tASYNC tx:%d rx:%d", |
705b6c7b PF |
1277 | info->icount.tx, info->icount.rx); |
1278 | if (info->icount.frame) | |
a18c56e5 | 1279 | seq_printf(m, " fe:%d", info->icount.frame); |
705b6c7b | 1280 | if (info->icount.parity) |
a18c56e5 | 1281 | seq_printf(m, " pe:%d", info->icount.parity); |
705b6c7b | 1282 | if (info->icount.brk) |
a18c56e5 | 1283 | seq_printf(m, " brk:%d", info->icount.brk); |
705b6c7b | 1284 | if (info->icount.overrun) |
a18c56e5 | 1285 | seq_printf(m, " oe:%d", info->icount.overrun); |
705b6c7b PF |
1286 | } |
1287 | ||
1288 | /* Append serial signal status to end */ | |
a18c56e5 | 1289 | seq_printf(m, " %s\n", stat_buf+1); |
705b6c7b | 1290 | |
a18c56e5 | 1291 | seq_printf(m, "\ttxactive=%d bh_req=%d bh_run=%d pending_bh=%x\n", |
705b6c7b PF |
1292 | info->tx_active,info->bh_requested,info->bh_running, |
1293 | info->pending_bh); | |
705b6c7b PF |
1294 | } |
1295 | ||
1296 | /* Called to print information about devices | |
1297 | */ | |
a18c56e5 | 1298 | static int synclink_gt_proc_show(struct seq_file *m, void *v) |
705b6c7b | 1299 | { |
705b6c7b PF |
1300 | struct slgt_info *info; |
1301 | ||
a18c56e5 | 1302 | seq_puts(m, "synclink_gt driver\n"); |
705b6c7b PF |
1303 | |
1304 | info = slgt_device_list; | |
1305 | while( info ) { | |
a18c56e5 | 1306 | line_info(m, info); |
705b6c7b PF |
1307 | info = info->next_device; |
1308 | } | |
a18c56e5 AD |
1309 | return 0; |
1310 | } | |
705b6c7b | 1311 | |
a18c56e5 AD |
1312 | static int synclink_gt_proc_open(struct inode *inode, struct file *file) |
1313 | { | |
1314 | return single_open(file, synclink_gt_proc_show, NULL); | |
705b6c7b PF |
1315 | } |
1316 | ||
a18c56e5 AD |
1317 | static const struct file_operations synclink_gt_proc_fops = { |
1318 | .owner = THIS_MODULE, | |
1319 | .open = synclink_gt_proc_open, | |
1320 | .read = seq_read, | |
1321 | .llseek = seq_lseek, | |
1322 | .release = single_release, | |
1323 | }; | |
1324 | ||
705b6c7b PF |
1325 | /* |
1326 | * return count of bytes in transmit buffer | |
1327 | */ | |
1328 | static int chars_in_buffer(struct tty_struct *tty) | |
1329 | { | |
1330 | struct slgt_info *info = tty->driver_data; | |
403214d0 | 1331 | int count; |
705b6c7b PF |
1332 | if (sanity_check(info, tty->name, "chars_in_buffer")) |
1333 | return 0; | |
403214d0 PF |
1334 | count = tbuf_bytes(info); |
1335 | DBGINFO(("%s chars_in_buffer()=%d\n", info->device_name, count)); | |
1336 | return count; | |
705b6c7b PF |
1337 | } |
1338 | ||
1339 | /* | |
1340 | * signal remote device to throttle send data (our receive data) | |
1341 | */ | |
1342 | static void throttle(struct tty_struct * tty) | |
1343 | { | |
1344 | struct slgt_info *info = tty->driver_data; | |
1345 | unsigned long flags; | |
1346 | ||
1347 | if (sanity_check(info, tty->name, "throttle")) | |
1348 | return; | |
1349 | DBGINFO(("%s throttle\n", info->device_name)); | |
1350 | if (I_IXOFF(tty)) | |
1351 | send_xchar(tty, STOP_CHAR(tty)); | |
1352 | if (tty->termios->c_cflag & CRTSCTS) { | |
1353 | spin_lock_irqsave(&info->lock,flags); | |
1354 | info->signals &= ~SerialSignal_RTS; | |
1355 | set_signals(info); | |
1356 | spin_unlock_irqrestore(&info->lock,flags); | |
1357 | } | |
1358 | } | |
1359 | ||
1360 | /* | |
1361 | * signal remote device to stop throttling send data (our receive data) | |
1362 | */ | |
1363 | static void unthrottle(struct tty_struct * tty) | |
1364 | { | |
1365 | struct slgt_info *info = tty->driver_data; | |
1366 | unsigned long flags; | |
1367 | ||
1368 | if (sanity_check(info, tty->name, "unthrottle")) | |
1369 | return; | |
1370 | DBGINFO(("%s unthrottle\n", info->device_name)); | |
1371 | if (I_IXOFF(tty)) { | |
1372 | if (info->x_char) | |
1373 | info->x_char = 0; | |
1374 | else | |
1375 | send_xchar(tty, START_CHAR(tty)); | |
1376 | } | |
1377 | if (tty->termios->c_cflag & CRTSCTS) { | |
1378 | spin_lock_irqsave(&info->lock,flags); | |
1379 | info->signals |= SerialSignal_RTS; | |
1380 | set_signals(info); | |
1381 | spin_unlock_irqrestore(&info->lock,flags); | |
1382 | } | |
1383 | } | |
1384 | ||
1385 | /* | |
1386 | * set or clear transmit break condition | |
1387 | * break_state -1=set break condition, 0=clear | |
1388 | */ | |
9e98966c | 1389 | static int set_break(struct tty_struct *tty, int break_state) |
705b6c7b PF |
1390 | { |
1391 | struct slgt_info *info = tty->driver_data; | |
1392 | unsigned short value; | |
1393 | unsigned long flags; | |
1394 | ||
1395 | if (sanity_check(info, tty->name, "set_break")) | |
9e98966c | 1396 | return -EINVAL; |
705b6c7b PF |
1397 | DBGINFO(("%s set_break(%d)\n", info->device_name, break_state)); |
1398 | ||
1399 | spin_lock_irqsave(&info->lock,flags); | |
1400 | value = rd_reg16(info, TCR); | |
1401 | if (break_state == -1) | |
1402 | value |= BIT6; | |
1403 | else | |
1404 | value &= ~BIT6; | |
1405 | wr_reg16(info, TCR, value); | |
1406 | spin_unlock_irqrestore(&info->lock,flags); | |
9e98966c | 1407 | return 0; |
705b6c7b PF |
1408 | } |
1409 | ||
af69c7f9 | 1410 | #if SYNCLINK_GENERIC_HDLC |
705b6c7b PF |
1411 | |
1412 | /** | |
1413 | * called by generic HDLC layer when protocol selected (PPP, frame relay, etc.) | |
1414 | * set encoding and frame check sequence (FCS) options | |
1415 | * | |
1416 | * dev pointer to network device structure | |
1417 | * encoding serial encoding setting | |
1418 | * parity FCS setting | |
1419 | * | |
1420 | * returns 0 if success, otherwise error code | |
1421 | */ | |
1422 | static int hdlcdev_attach(struct net_device *dev, unsigned short encoding, | |
1423 | unsigned short parity) | |
1424 | { | |
1425 | struct slgt_info *info = dev_to_port(dev); | |
1426 | unsigned char new_encoding; | |
1427 | unsigned short new_crctype; | |
1428 | ||
1429 | /* return error if TTY interface open */ | |
8fb06c77 | 1430 | if (info->port.count) |
705b6c7b PF |
1431 | return -EBUSY; |
1432 | ||
1433 | DBGINFO(("%s hdlcdev_attach\n", info->device_name)); | |
1434 | ||
1435 | switch (encoding) | |
1436 | { | |
1437 | case ENCODING_NRZ: new_encoding = HDLC_ENCODING_NRZ; break; | |
1438 | case ENCODING_NRZI: new_encoding = HDLC_ENCODING_NRZI_SPACE; break; | |
1439 | case ENCODING_FM_MARK: new_encoding = HDLC_ENCODING_BIPHASE_MARK; break; | |
1440 | case ENCODING_FM_SPACE: new_encoding = HDLC_ENCODING_BIPHASE_SPACE; break; | |
1441 | case ENCODING_MANCHESTER: new_encoding = HDLC_ENCODING_BIPHASE_LEVEL; break; | |
1442 | default: return -EINVAL; | |
1443 | } | |
1444 | ||
1445 | switch (parity) | |
1446 | { | |
1447 | case PARITY_NONE: new_crctype = HDLC_CRC_NONE; break; | |
1448 | case PARITY_CRC16_PR1_CCITT: new_crctype = HDLC_CRC_16_CCITT; break; | |
1449 | case PARITY_CRC32_PR1_CCITT: new_crctype = HDLC_CRC_32_CCITT; break; | |
1450 | default: return -EINVAL; | |
1451 | } | |
1452 | ||
1453 | info->params.encoding = new_encoding; | |
53b3531b | 1454 | info->params.crc_type = new_crctype; |
705b6c7b PF |
1455 | |
1456 | /* if network interface up, reprogram hardware */ | |
1457 | if (info->netcount) | |
1458 | program_hw(info); | |
1459 | ||
1460 | return 0; | |
1461 | } | |
1462 | ||
1463 | /** | |
1464 | * called by generic HDLC layer to send frame | |
1465 | * | |
1466 | * skb socket buffer containing HDLC frame | |
1467 | * dev pointer to network device structure | |
705b6c7b | 1468 | */ |
4c5d502d SH |
1469 | static netdev_tx_t hdlcdev_xmit(struct sk_buff *skb, |
1470 | struct net_device *dev) | |
705b6c7b PF |
1471 | { |
1472 | struct slgt_info *info = dev_to_port(dev); | |
705b6c7b PF |
1473 | unsigned long flags; |
1474 | ||
1475 | DBGINFO(("%s hdlc_xmit\n", dev->name)); | |
1476 | ||
de538eb3 PF |
1477 | if (!skb->len) |
1478 | return NETDEV_TX_OK; | |
1479 | ||
705b6c7b PF |
1480 | /* stop sending until this frame completes */ |
1481 | netif_stop_queue(dev); | |
1482 | ||
705b6c7b | 1483 | /* update network statistics */ |
198191c4 KH |
1484 | dev->stats.tx_packets++; |
1485 | dev->stats.tx_bytes += skb->len; | |
705b6c7b | 1486 | |
705b6c7b PF |
1487 | /* save start time for transmit timeout detection */ |
1488 | dev->trans_start = jiffies; | |
1489 | ||
de538eb3 PF |
1490 | spin_lock_irqsave(&info->lock, flags); |
1491 | tx_load(info, skb->data, skb->len); | |
1492 | spin_unlock_irqrestore(&info->lock, flags); | |
1493 | ||
1494 | /* done with socket buffer, so free it */ | |
1495 | dev_kfree_skb(skb); | |
705b6c7b | 1496 | |
4c5d502d | 1497 | return NETDEV_TX_OK; |
705b6c7b PF |
1498 | } |
1499 | ||
1500 | /** | |
1501 | * called by network layer when interface enabled | |
1502 | * claim resources and initialize hardware | |
1503 | * | |
1504 | * dev pointer to network device structure | |
1505 | * | |
1506 | * returns 0 if success, otherwise error code | |
1507 | */ | |
1508 | static int hdlcdev_open(struct net_device *dev) | |
1509 | { | |
1510 | struct slgt_info *info = dev_to_port(dev); | |
1511 | int rc; | |
1512 | unsigned long flags; | |
1513 | ||
d4c63b7c PF |
1514 | if (!try_module_get(THIS_MODULE)) |
1515 | return -EBUSY; | |
1516 | ||
705b6c7b PF |
1517 | DBGINFO(("%s hdlcdev_open\n", dev->name)); |
1518 | ||
1519 | /* generic HDLC layer open processing */ | |
1520 | if ((rc = hdlc_open(dev))) | |
1521 | return rc; | |
1522 | ||
1523 | /* arbitrate between network and tty opens */ | |
1524 | spin_lock_irqsave(&info->netlock, flags); | |
8fb06c77 | 1525 | if (info->port.count != 0 || info->netcount != 0) { |
705b6c7b PF |
1526 | DBGINFO(("%s hdlc_open busy\n", dev->name)); |
1527 | spin_unlock_irqrestore(&info->netlock, flags); | |
1528 | return -EBUSY; | |
1529 | } | |
1530 | info->netcount=1; | |
1531 | spin_unlock_irqrestore(&info->netlock, flags); | |
1532 | ||
1533 | /* claim resources and init adapter */ | |
1534 | if ((rc = startup(info)) != 0) { | |
1535 | spin_lock_irqsave(&info->netlock, flags); | |
1536 | info->netcount=0; | |
1537 | spin_unlock_irqrestore(&info->netlock, flags); | |
1538 | return rc; | |
1539 | } | |
1540 | ||
1541 | /* assert DTR and RTS, apply hardware settings */ | |
1542 | info->signals |= SerialSignal_RTS + SerialSignal_DTR; | |
1543 | program_hw(info); | |
1544 | ||
1545 | /* enable network layer transmit */ | |
1546 | dev->trans_start = jiffies; | |
1547 | netif_start_queue(dev); | |
1548 | ||
1549 | /* inform generic HDLC layer of current DCD status */ | |
1550 | spin_lock_irqsave(&info->lock, flags); | |
1551 | get_signals(info); | |
1552 | spin_unlock_irqrestore(&info->lock, flags); | |
fbeff3c1 KH |
1553 | if (info->signals & SerialSignal_DCD) |
1554 | netif_carrier_on(dev); | |
1555 | else | |
1556 | netif_carrier_off(dev); | |
705b6c7b PF |
1557 | return 0; |
1558 | } | |
1559 | ||
1560 | /** | |
1561 | * called by network layer when interface is disabled | |
1562 | * shutdown hardware and release resources | |
1563 | * | |
1564 | * dev pointer to network device structure | |
1565 | * | |
1566 | * returns 0 if success, otherwise error code | |
1567 | */ | |
1568 | static int hdlcdev_close(struct net_device *dev) | |
1569 | { | |
1570 | struct slgt_info *info = dev_to_port(dev); | |
1571 | unsigned long flags; | |
1572 | ||
1573 | DBGINFO(("%s hdlcdev_close\n", dev->name)); | |
1574 | ||
1575 | netif_stop_queue(dev); | |
1576 | ||
1577 | /* shutdown adapter and release resources */ | |
1578 | shutdown(info); | |
1579 | ||
1580 | hdlc_close(dev); | |
1581 | ||
1582 | spin_lock_irqsave(&info->netlock, flags); | |
1583 | info->netcount=0; | |
1584 | spin_unlock_irqrestore(&info->netlock, flags); | |
1585 | ||
d4c63b7c | 1586 | module_put(THIS_MODULE); |
705b6c7b PF |
1587 | return 0; |
1588 | } | |
1589 | ||
1590 | /** | |
1591 | * called by network layer to process IOCTL call to network device | |
1592 | * | |
1593 | * dev pointer to network device structure | |
1594 | * ifr pointer to network interface request structure | |
1595 | * cmd IOCTL command code | |
1596 | * | |
1597 | * returns 0 if success, otherwise error code | |
1598 | */ | |
1599 | static int hdlcdev_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) | |
1600 | { | |
1601 | const size_t size = sizeof(sync_serial_settings); | |
1602 | sync_serial_settings new_line; | |
1603 | sync_serial_settings __user *line = ifr->ifr_settings.ifs_ifsu.sync; | |
1604 | struct slgt_info *info = dev_to_port(dev); | |
1605 | unsigned int flags; | |
1606 | ||
1607 | DBGINFO(("%s hdlcdev_ioctl\n", dev->name)); | |
1608 | ||
1609 | /* return error if TTY interface open */ | |
8fb06c77 | 1610 | if (info->port.count) |
705b6c7b PF |
1611 | return -EBUSY; |
1612 | ||
1613 | if (cmd != SIOCWANDEV) | |
1614 | return hdlc_ioctl(dev, ifr, cmd); | |
1615 | ||
1616 | switch(ifr->ifr_settings.type) { | |
1617 | case IF_GET_IFACE: /* return current sync_serial_settings */ | |
1618 | ||
1619 | ifr->ifr_settings.type = IF_IFACE_SYNC_SERIAL; | |
1620 | if (ifr->ifr_settings.size < size) { | |
1621 | ifr->ifr_settings.size = size; /* data size wanted */ | |
1622 | return -ENOBUFS; | |
1623 | } | |
1624 | ||
1625 | flags = info->params.flags & (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL | | |
1626 | HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN | | |
1627 | HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL | | |
1628 | HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN); | |
1629 | ||
1630 | switch (flags){ | |
1631 | case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break; | |
1632 | case (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_INT; break; | |
1633 | case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_TXINT; break; | |
1634 | case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN): new_line.clock_type = CLOCK_TXFROMRX; break; | |
1635 | default: new_line.clock_type = CLOCK_DEFAULT; | |
1636 | } | |
1637 | ||
1638 | new_line.clock_rate = info->params.clock_speed; | |
1639 | new_line.loopback = info->params.loopback ? 1:0; | |
1640 | ||
1641 | if (copy_to_user(line, &new_line, size)) | |
1642 | return -EFAULT; | |
1643 | return 0; | |
1644 | ||
1645 | case IF_IFACE_SYNC_SERIAL: /* set sync_serial_settings */ | |
1646 | ||
1647 | if(!capable(CAP_NET_ADMIN)) | |
1648 | return -EPERM; | |
1649 | if (copy_from_user(&new_line, line, size)) | |
1650 | return -EFAULT; | |
1651 | ||
1652 | switch (new_line.clock_type) | |
1653 | { | |
1654 | case CLOCK_EXT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN; break; | |
1655 | case CLOCK_TXFROMRX: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN; break; | |
1656 | case CLOCK_INT: flags = HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG; break; | |
1657 | case CLOCK_TXINT: flags = HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG; break; | |
1658 | case CLOCK_DEFAULT: flags = info->params.flags & | |
1659 | (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL | | |
1660 | HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN | | |
1661 | HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL | | |
1662 | HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN); break; | |
1663 | default: return -EINVAL; | |
1664 | } | |
1665 | ||
1666 | if (new_line.loopback != 0 && new_line.loopback != 1) | |
1667 | return -EINVAL; | |
1668 | ||
1669 | info->params.flags &= ~(HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_RXC_DPLL | | |
1670 | HDLC_FLAG_RXC_BRG | HDLC_FLAG_RXC_TXCPIN | | |
1671 | HDLC_FLAG_TXC_TXCPIN | HDLC_FLAG_TXC_DPLL | | |
1672 | HDLC_FLAG_TXC_BRG | HDLC_FLAG_TXC_RXCPIN); | |
1673 | info->params.flags |= flags; | |
1674 | ||
1675 | info->params.loopback = new_line.loopback; | |
1676 | ||
1677 | if (flags & (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG)) | |
1678 | info->params.clock_speed = new_line.clock_rate; | |
1679 | else | |
1680 | info->params.clock_speed = 0; | |
1681 | ||
1682 | /* if network interface up, reprogram hardware */ | |
1683 | if (info->netcount) | |
1684 | program_hw(info); | |
1685 | return 0; | |
1686 | ||
1687 | default: | |
1688 | return hdlc_ioctl(dev, ifr, cmd); | |
1689 | } | |
1690 | } | |
1691 | ||
1692 | /** | |
1693 | * called by network layer when transmit timeout is detected | |
1694 | * | |
1695 | * dev pointer to network device structure | |
1696 | */ | |
1697 | static void hdlcdev_tx_timeout(struct net_device *dev) | |
1698 | { | |
1699 | struct slgt_info *info = dev_to_port(dev); | |
705b6c7b PF |
1700 | unsigned long flags; |
1701 | ||
1702 | DBGINFO(("%s hdlcdev_tx_timeout\n", dev->name)); | |
1703 | ||
198191c4 KH |
1704 | dev->stats.tx_errors++; |
1705 | dev->stats.tx_aborted_errors++; | |
705b6c7b PF |
1706 | |
1707 | spin_lock_irqsave(&info->lock,flags); | |
1708 | tx_stop(info); | |
1709 | spin_unlock_irqrestore(&info->lock,flags); | |
1710 | ||
1711 | netif_wake_queue(dev); | |
1712 | } | |
1713 | ||
1714 | /** | |
1715 | * called by device driver when transmit completes | |
1716 | * reenable network layer transmit if stopped | |
1717 | * | |
1718 | * info pointer to device instance information | |
1719 | */ | |
1720 | static void hdlcdev_tx_done(struct slgt_info *info) | |
1721 | { | |
1722 | if (netif_queue_stopped(info->netdev)) | |
1723 | netif_wake_queue(info->netdev); | |
1724 | } | |
1725 | ||
1726 | /** | |
1727 | * called by device driver when frame received | |
1728 | * pass frame to network layer | |
1729 | * | |
1730 | * info pointer to device instance information | |
1731 | * buf pointer to buffer contianing frame data | |
1732 | * size count of data bytes in buf | |
1733 | */ | |
1734 | static void hdlcdev_rx(struct slgt_info *info, char *buf, int size) | |
1735 | { | |
1736 | struct sk_buff *skb = dev_alloc_skb(size); | |
1737 | struct net_device *dev = info->netdev; | |
705b6c7b PF |
1738 | |
1739 | DBGINFO(("%s hdlcdev_rx\n", dev->name)); | |
1740 | ||
1741 | if (skb == NULL) { | |
1742 | DBGERR(("%s: can't alloc skb, drop packet\n", dev->name)); | |
198191c4 | 1743 | dev->stats.rx_dropped++; |
705b6c7b PF |
1744 | return; |
1745 | } | |
1746 | ||
198191c4 | 1747 | memcpy(skb_put(skb, size), buf, size); |
705b6c7b | 1748 | |
198191c4 | 1749 | skb->protocol = hdlc_type_trans(skb, dev); |
705b6c7b | 1750 | |
198191c4 KH |
1751 | dev->stats.rx_packets++; |
1752 | dev->stats.rx_bytes += size; | |
705b6c7b PF |
1753 | |
1754 | netif_rx(skb); | |
705b6c7b PF |
1755 | } |
1756 | ||
991990a1 KH |
1757 | static const struct net_device_ops hdlcdev_ops = { |
1758 | .ndo_open = hdlcdev_open, | |
1759 | .ndo_stop = hdlcdev_close, | |
1760 | .ndo_change_mtu = hdlc_change_mtu, | |
1761 | .ndo_start_xmit = hdlc_start_xmit, | |
1762 | .ndo_do_ioctl = hdlcdev_ioctl, | |
1763 | .ndo_tx_timeout = hdlcdev_tx_timeout, | |
1764 | }; | |
1765 | ||
705b6c7b PF |
1766 | /** |
1767 | * called by device driver when adding device instance | |
1768 | * do generic HDLC initialization | |
1769 | * | |
1770 | * info pointer to device instance information | |
1771 | * | |
1772 | * returns 0 if success, otherwise error code | |
1773 | */ | |
1774 | static int hdlcdev_init(struct slgt_info *info) | |
1775 | { | |
1776 | int rc; | |
1777 | struct net_device *dev; | |
1778 | hdlc_device *hdlc; | |
1779 | ||
1780 | /* allocate and initialize network and HDLC layer objects */ | |
1781 | ||
1782 | if (!(dev = alloc_hdlcdev(info))) { | |
1783 | printk(KERN_ERR "%s hdlc device alloc failure\n", info->device_name); | |
1784 | return -ENOMEM; | |
1785 | } | |
1786 | ||
1787 | /* for network layer reporting purposes only */ | |
1788 | dev->mem_start = info->phys_reg_addr; | |
1789 | dev->mem_end = info->phys_reg_addr + SLGT_REG_SIZE - 1; | |
1790 | dev->irq = info->irq_level; | |
1791 | ||
1792 | /* network layer callbacks and settings */ | |
991990a1 KH |
1793 | dev->netdev_ops = &hdlcdev_ops; |
1794 | dev->watchdog_timeo = 10 * HZ; | |
705b6c7b PF |
1795 | dev->tx_queue_len = 50; |
1796 | ||
1797 | /* generic HDLC layer callbacks and settings */ | |
1798 | hdlc = dev_to_hdlc(dev); | |
1799 | hdlc->attach = hdlcdev_attach; | |
1800 | hdlc->xmit = hdlcdev_xmit; | |
1801 | ||
1802 | /* register objects with HDLC layer */ | |
1803 | if ((rc = register_hdlc_device(dev))) { | |
1804 | printk(KERN_WARNING "%s:unable to register hdlc device\n",__FILE__); | |
1805 | free_netdev(dev); | |
1806 | return rc; | |
1807 | } | |
1808 | ||
1809 | info->netdev = dev; | |
1810 | return 0; | |
1811 | } | |
1812 | ||
1813 | /** | |
1814 | * called by device driver when removing device instance | |
1815 | * do generic HDLC cleanup | |
1816 | * | |
1817 | * info pointer to device instance information | |
1818 | */ | |
1819 | static void hdlcdev_exit(struct slgt_info *info) | |
1820 | { | |
1821 | unregister_hdlc_device(info->netdev); | |
1822 | free_netdev(info->netdev); | |
1823 | info->netdev = NULL; | |
1824 | } | |
1825 | ||
1826 | #endif /* ifdef CONFIG_HDLC */ | |
1827 | ||
1828 | /* | |
1829 | * get async data from rx DMA buffers | |
1830 | */ | |
1831 | static void rx_async(struct slgt_info *info) | |
1832 | { | |
8fb06c77 | 1833 | struct tty_struct *tty = info->port.tty; |
705b6c7b PF |
1834 | struct mgsl_icount *icount = &info->icount; |
1835 | unsigned int start, end; | |
1836 | unsigned char *p; | |
1837 | unsigned char status; | |
1838 | struct slgt_desc *bufs = info->rbufs; | |
1839 | int i, count; | |
33f0f88f AC |
1840 | int chars = 0; |
1841 | int stat; | |
1842 | unsigned char ch; | |
705b6c7b PF |
1843 | |
1844 | start = end = info->rbuf_current; | |
1845 | ||
1846 | while(desc_complete(bufs[end])) { | |
1847 | count = desc_count(bufs[end]) - info->rbuf_index; | |
1848 | p = bufs[end].buf + info->rbuf_index; | |
1849 | ||
1850 | DBGISR(("%s rx_async count=%d\n", info->device_name, count)); | |
1851 | DBGDATA(info, p, count, "rx"); | |
1852 | ||
1853 | for(i=0 ; i < count; i+=2, p+=2) { | |
33f0f88f | 1854 | ch = *p; |
705b6c7b PF |
1855 | icount->rx++; |
1856 | ||
33f0f88f AC |
1857 | stat = 0; |
1858 | ||
202af6d5 PF |
1859 | if ((status = *(p+1) & (BIT1 + BIT0))) { |
1860 | if (status & BIT1) | |
705b6c7b | 1861 | icount->parity++; |
202af6d5 | 1862 | else if (status & BIT0) |
705b6c7b PF |
1863 | icount->frame++; |
1864 | /* discard char if tty control flags say so */ | |
1865 | if (status & info->ignore_status_mask) | |
1866 | continue; | |
202af6d5 | 1867 | if (status & BIT1) |
33f0f88f | 1868 | stat = TTY_PARITY; |
202af6d5 | 1869 | else if (status & BIT0) |
33f0f88f | 1870 | stat = TTY_FRAME; |
705b6c7b PF |
1871 | } |
1872 | if (tty) { | |
33f0f88f AC |
1873 | tty_insert_flip_char(tty, ch, stat); |
1874 | chars++; | |
705b6c7b PF |
1875 | } |
1876 | } | |
1877 | ||
1878 | if (i < count) { | |
1879 | /* receive buffer not completed */ | |
1880 | info->rbuf_index += i; | |
40565f19 | 1881 | mod_timer(&info->rx_timer, jiffies + 1); |
705b6c7b PF |
1882 | break; |
1883 | } | |
1884 | ||
1885 | info->rbuf_index = 0; | |
1886 | free_rbufs(info, end, end); | |
1887 | ||
1888 | if (++end == info->rbuf_count) | |
1889 | end = 0; | |
1890 | ||
1891 | /* if entire list searched then no frame available */ | |
1892 | if (end == start) | |
1893 | break; | |
1894 | } | |
1895 | ||
33f0f88f | 1896 | if (tty && chars) |
705b6c7b PF |
1897 | tty_flip_buffer_push(tty); |
1898 | } | |
1899 | ||
1900 | /* | |
1901 | * return next bottom half action to perform | |
1902 | */ | |
1903 | static int bh_action(struct slgt_info *info) | |
1904 | { | |
1905 | unsigned long flags; | |
1906 | int rc; | |
1907 | ||
1908 | spin_lock_irqsave(&info->lock,flags); | |
1909 | ||
1910 | if (info->pending_bh & BH_RECEIVE) { | |
1911 | info->pending_bh &= ~BH_RECEIVE; | |
1912 | rc = BH_RECEIVE; | |
1913 | } else if (info->pending_bh & BH_TRANSMIT) { | |
1914 | info->pending_bh &= ~BH_TRANSMIT; | |
1915 | rc = BH_TRANSMIT; | |
1916 | } else if (info->pending_bh & BH_STATUS) { | |
1917 | info->pending_bh &= ~BH_STATUS; | |
1918 | rc = BH_STATUS; | |
1919 | } else { | |
1920 | /* Mark BH routine as complete */ | |
0fab6de0 JP |
1921 | info->bh_running = false; |
1922 | info->bh_requested = false; | |
705b6c7b PF |
1923 | rc = 0; |
1924 | } | |
1925 | ||
1926 | spin_unlock_irqrestore(&info->lock,flags); | |
1927 | ||
1928 | return rc; | |
1929 | } | |
1930 | ||
1931 | /* | |
1932 | * perform bottom half processing | |
1933 | */ | |
c4028958 | 1934 | static void bh_handler(struct work_struct *work) |
705b6c7b | 1935 | { |
c4028958 | 1936 | struct slgt_info *info = container_of(work, struct slgt_info, task); |
705b6c7b PF |
1937 | int action; |
1938 | ||
1939 | if (!info) | |
1940 | return; | |
0fab6de0 | 1941 | info->bh_running = true; |
705b6c7b PF |
1942 | |
1943 | while((action = bh_action(info))) { | |
1944 | switch (action) { | |
1945 | case BH_RECEIVE: | |
1946 | DBGBH(("%s bh receive\n", info->device_name)); | |
1947 | switch(info->params.mode) { | |
1948 | case MGSL_MODE_ASYNC: | |
1949 | rx_async(info); | |
1950 | break; | |
1951 | case MGSL_MODE_HDLC: | |
1952 | while(rx_get_frame(info)); | |
1953 | break; | |
1954 | case MGSL_MODE_RAW: | |
cb10dc9a PF |
1955 | case MGSL_MODE_MONOSYNC: |
1956 | case MGSL_MODE_BISYNC: | |
705b6c7b PF |
1957 | while(rx_get_buf(info)); |
1958 | break; | |
1959 | } | |
1960 | /* restart receiver if rx DMA buffers exhausted */ | |
1961 | if (info->rx_restart) | |
1962 | rx_start(info); | |
1963 | break; | |
1964 | case BH_TRANSMIT: | |
1965 | bh_transmit(info); | |
1966 | break; | |
1967 | case BH_STATUS: | |
1968 | DBGBH(("%s bh status\n", info->device_name)); | |
1969 | info->ri_chkcount = 0; | |
1970 | info->dsr_chkcount = 0; | |
1971 | info->dcd_chkcount = 0; | |
1972 | info->cts_chkcount = 0; | |
1973 | break; | |
1974 | default: | |
1975 | DBGBH(("%s unknown action\n", info->device_name)); | |
1976 | break; | |
1977 | } | |
1978 | } | |
1979 | DBGBH(("%s bh_handler exit\n", info->device_name)); | |
1980 | } | |
1981 | ||
1982 | static void bh_transmit(struct slgt_info *info) | |
1983 | { | |
8fb06c77 | 1984 | struct tty_struct *tty = info->port.tty; |
705b6c7b PF |
1985 | |
1986 | DBGBH(("%s bh_transmit\n", info->device_name)); | |
b963a844 | 1987 | if (tty) |
705b6c7b | 1988 | tty_wakeup(tty); |
705b6c7b PF |
1989 | } |
1990 | ||
ed8485fb | 1991 | static void dsr_change(struct slgt_info *info, unsigned short status) |
705b6c7b | 1992 | { |
ed8485fb PF |
1993 | if (status & BIT3) { |
1994 | info->signals |= SerialSignal_DSR; | |
1995 | info->input_signal_events.dsr_up++; | |
1996 | } else { | |
1997 | info->signals &= ~SerialSignal_DSR; | |
1998 | info->input_signal_events.dsr_down++; | |
1999 | } | |
705b6c7b PF |
2000 | DBGISR(("dsr_change %s signals=%04X\n", info->device_name, info->signals)); |
2001 | if ((info->dsr_chkcount)++ == IO_PIN_SHUTDOWN_LIMIT) { | |
2002 | slgt_irq_off(info, IRQ_DSR); | |
2003 | return; | |
2004 | } | |
2005 | info->icount.dsr++; | |
705b6c7b PF |
2006 | wake_up_interruptible(&info->status_event_wait_q); |
2007 | wake_up_interruptible(&info->event_wait_q); | |
2008 | info->pending_bh |= BH_STATUS; | |
2009 | } | |
2010 | ||
ed8485fb | 2011 | static void cts_change(struct slgt_info *info, unsigned short status) |
705b6c7b | 2012 | { |
ed8485fb PF |
2013 | if (status & BIT2) { |
2014 | info->signals |= SerialSignal_CTS; | |
2015 | info->input_signal_events.cts_up++; | |
2016 | } else { | |
2017 | info->signals &= ~SerialSignal_CTS; | |
2018 | info->input_signal_events.cts_down++; | |
2019 | } | |
705b6c7b PF |
2020 | DBGISR(("cts_change %s signals=%04X\n", info->device_name, info->signals)); |
2021 | if ((info->cts_chkcount)++ == IO_PIN_SHUTDOWN_LIMIT) { | |
2022 | slgt_irq_off(info, IRQ_CTS); | |
2023 | return; | |
2024 | } | |
2025 | info->icount.cts++; | |
705b6c7b PF |
2026 | wake_up_interruptible(&info->status_event_wait_q); |
2027 | wake_up_interruptible(&info->event_wait_q); | |
2028 | info->pending_bh |= BH_STATUS; | |
2029 | ||
8fb06c77 AC |
2030 | if (info->port.flags & ASYNC_CTS_FLOW) { |
2031 | if (info->port.tty) { | |
2032 | if (info->port.tty->hw_stopped) { | |
705b6c7b | 2033 | if (info->signals & SerialSignal_CTS) { |
8fb06c77 | 2034 | info->port.tty->hw_stopped = 0; |
705b6c7b PF |
2035 | info->pending_bh |= BH_TRANSMIT; |
2036 | return; | |
2037 | } | |
2038 | } else { | |
2039 | if (!(info->signals & SerialSignal_CTS)) | |
8fb06c77 | 2040 | info->port.tty->hw_stopped = 1; |
705b6c7b PF |
2041 | } |
2042 | } | |
2043 | } | |
2044 | } | |
2045 | ||
ed8485fb | 2046 | static void dcd_change(struct slgt_info *info, unsigned short status) |
705b6c7b | 2047 | { |
ed8485fb PF |
2048 | if (status & BIT1) { |
2049 | info->signals |= SerialSignal_DCD; | |
2050 | info->input_signal_events.dcd_up++; | |
2051 | } else { | |
2052 | info->signals &= ~SerialSignal_DCD; | |
2053 | info->input_signal_events.dcd_down++; | |
2054 | } | |
705b6c7b PF |
2055 | DBGISR(("dcd_change %s signals=%04X\n", info->device_name, info->signals)); |
2056 | if ((info->dcd_chkcount)++ == IO_PIN_SHUTDOWN_LIMIT) { | |
2057 | slgt_irq_off(info, IRQ_DCD); | |
2058 | return; | |
2059 | } | |
2060 | info->icount.dcd++; | |
af69c7f9 | 2061 | #if SYNCLINK_GENERIC_HDLC |
fbeff3c1 KH |
2062 | if (info->netcount) { |
2063 | if (info->signals & SerialSignal_DCD) | |
2064 | netif_carrier_on(info->netdev); | |
2065 | else | |
2066 | netif_carrier_off(info->netdev); | |
2067 | } | |
705b6c7b PF |
2068 | #endif |
2069 | wake_up_interruptible(&info->status_event_wait_q); | |
2070 | wake_up_interruptible(&info->event_wait_q); | |
2071 | info->pending_bh |= BH_STATUS; | |
2072 | ||
8fb06c77 | 2073 | if (info->port.flags & ASYNC_CHECK_CD) { |
705b6c7b | 2074 | if (info->signals & SerialSignal_DCD) |
8fb06c77 | 2075 | wake_up_interruptible(&info->port.open_wait); |
705b6c7b | 2076 | else { |
8fb06c77 AC |
2077 | if (info->port.tty) |
2078 | tty_hangup(info->port.tty); | |
705b6c7b PF |
2079 | } |
2080 | } | |
2081 | } | |
2082 | ||
ed8485fb | 2083 | static void ri_change(struct slgt_info *info, unsigned short status) |
705b6c7b | 2084 | { |
ed8485fb PF |
2085 | if (status & BIT0) { |
2086 | info->signals |= SerialSignal_RI; | |
2087 | info->input_signal_events.ri_up++; | |
2088 | } else { | |
2089 | info->signals &= ~SerialSignal_RI; | |
2090 | info->input_signal_events.ri_down++; | |
2091 | } | |
705b6c7b PF |
2092 | DBGISR(("ri_change %s signals=%04X\n", info->device_name, info->signals)); |
2093 | if ((info->ri_chkcount)++ == IO_PIN_SHUTDOWN_LIMIT) { | |
2094 | slgt_irq_off(info, IRQ_RI); | |
2095 | return; | |
2096 | } | |
ed8485fb | 2097 | info->icount.rng++; |
705b6c7b PF |
2098 | wake_up_interruptible(&info->status_event_wait_q); |
2099 | wake_up_interruptible(&info->event_wait_q); | |
2100 | info->pending_bh |= BH_STATUS; | |
2101 | } | |
2102 | ||
5ba5a5d2 PF |
2103 | static void isr_rxdata(struct slgt_info *info) |
2104 | { | |
2105 | unsigned int count = info->rbuf_fill_count; | |
2106 | unsigned int i = info->rbuf_fill_index; | |
2107 | unsigned short reg; | |
2108 | ||
2109 | while (rd_reg16(info, SSR) & IRQ_RXDATA) { | |
2110 | reg = rd_reg16(info, RDR); | |
2111 | DBGISR(("isr_rxdata %s RDR=%04X\n", info->device_name, reg)); | |
2112 | if (desc_complete(info->rbufs[i])) { | |
2113 | /* all buffers full */ | |
2114 | rx_stop(info); | |
2115 | info->rx_restart = 1; | |
2116 | continue; | |
2117 | } | |
2118 | info->rbufs[i].buf[count++] = (unsigned char)reg; | |
2119 | /* async mode saves status byte to buffer for each data byte */ | |
2120 | if (info->params.mode == MGSL_MODE_ASYNC) | |
2121 | info->rbufs[i].buf[count++] = (unsigned char)(reg >> 8); | |
2122 | if (count == info->rbuf_fill_level || (reg & BIT10)) { | |
2123 | /* buffer full or end of frame */ | |
2124 | set_desc_count(info->rbufs[i], count); | |
2125 | set_desc_status(info->rbufs[i], BIT15 | (reg >> 8)); | |
2126 | info->rbuf_fill_count = count = 0; | |
2127 | if (++i == info->rbuf_count) | |
2128 | i = 0; | |
2129 | info->pending_bh |= BH_RECEIVE; | |
2130 | } | |
2131 | } | |
2132 | ||
2133 | info->rbuf_fill_index = i; | |
2134 | info->rbuf_fill_count = count; | |
2135 | } | |
2136 | ||
705b6c7b PF |
2137 | static void isr_serial(struct slgt_info *info) |
2138 | { | |
2139 | unsigned short status = rd_reg16(info, SSR); | |
2140 | ||
2141 | DBGISR(("%s isr_serial status=%04X\n", info->device_name, status)); | |
2142 | ||
2143 | wr_reg16(info, SSR, status); /* clear pending */ | |
2144 | ||
0fab6de0 | 2145 | info->irq_occurred = true; |
705b6c7b PF |
2146 | |
2147 | if (info->params.mode == MGSL_MODE_ASYNC) { | |
2148 | if (status & IRQ_TXIDLE) { | |
de538eb3 | 2149 | if (info->tx_active) |
705b6c7b PF |
2150 | isr_txeom(info, status); |
2151 | } | |
5ba5a5d2 PF |
2152 | if (info->rx_pio && (status & IRQ_RXDATA)) |
2153 | isr_rxdata(info); | |
705b6c7b PF |
2154 | if ((status & IRQ_RXBREAK) && (status & RXBREAK)) { |
2155 | info->icount.brk++; | |
2156 | /* process break detection if tty control allows */ | |
8fb06c77 | 2157 | if (info->port.tty) { |
705b6c7b PF |
2158 | if (!(status & info->ignore_status_mask)) { |
2159 | if (info->read_status_mask & MASK_BREAK) { | |
8fb06c77 AC |
2160 | tty_insert_flip_char(info->port.tty, 0, TTY_BREAK); |
2161 | if (info->port.flags & ASYNC_SAK) | |
2162 | do_SAK(info->port.tty); | |
705b6c7b PF |
2163 | } |
2164 | } | |
2165 | } | |
2166 | } | |
2167 | } else { | |
2168 | if (status & (IRQ_TXIDLE + IRQ_TXUNDER)) | |
2169 | isr_txeom(info, status); | |
5ba5a5d2 PF |
2170 | if (info->rx_pio && (status & IRQ_RXDATA)) |
2171 | isr_rxdata(info); | |
705b6c7b PF |
2172 | if (status & IRQ_RXIDLE) { |
2173 | if (status & RXIDLE) | |
2174 | info->icount.rxidle++; | |
2175 | else | |
2176 | info->icount.exithunt++; | |
2177 | wake_up_interruptible(&info->event_wait_q); | |
2178 | } | |
2179 | ||
2180 | if (status & IRQ_RXOVER) | |
2181 | rx_start(info); | |
2182 | } | |
2183 | ||
2184 | if (status & IRQ_DSR) | |
ed8485fb | 2185 | dsr_change(info, status); |
705b6c7b | 2186 | if (status & IRQ_CTS) |
ed8485fb | 2187 | cts_change(info, status); |
705b6c7b | 2188 | if (status & IRQ_DCD) |
ed8485fb | 2189 | dcd_change(info, status); |
705b6c7b | 2190 | if (status & IRQ_RI) |
ed8485fb | 2191 | ri_change(info, status); |
705b6c7b PF |
2192 | } |
2193 | ||
2194 | static void isr_rdma(struct slgt_info *info) | |
2195 | { | |
2196 | unsigned int status = rd_reg32(info, RDCSR); | |
2197 | ||
2198 | DBGISR(("%s isr_rdma status=%08x\n", info->device_name, status)); | |
2199 | ||
2200 | /* RDCSR (rx DMA control/status) | |
2201 | * | |
2202 | * 31..07 reserved | |
2203 | * 06 save status byte to DMA buffer | |
2204 | * 05 error | |
2205 | * 04 eol (end of list) | |
2206 | * 03 eob (end of buffer) | |
2207 | * 02 IRQ enable | |
2208 | * 01 reset | |
2209 | * 00 enable | |
2210 | */ | |
2211 | wr_reg32(info, RDCSR, status); /* clear pending */ | |
2212 | ||
2213 | if (status & (BIT5 + BIT4)) { | |
2214 | DBGISR(("%s isr_rdma rx_restart=1\n", info->device_name)); | |
0fab6de0 | 2215 | info->rx_restart = true; |
705b6c7b PF |
2216 | } |
2217 | info->pending_bh |= BH_RECEIVE; | |
2218 | } | |
2219 | ||
2220 | static void isr_tdma(struct slgt_info *info) | |
2221 | { | |
2222 | unsigned int status = rd_reg32(info, TDCSR); | |
2223 | ||
2224 | DBGISR(("%s isr_tdma status=%08x\n", info->device_name, status)); | |
2225 | ||
2226 | /* TDCSR (tx DMA control/status) | |
2227 | * | |
2228 | * 31..06 reserved | |
2229 | * 05 error | |
2230 | * 04 eol (end of list) | |
2231 | * 03 eob (end of buffer) | |
2232 | * 02 IRQ enable | |
2233 | * 01 reset | |
2234 | * 00 enable | |
2235 | */ | |
2236 | wr_reg32(info, TDCSR, status); /* clear pending */ | |
2237 | ||
2238 | if (status & (BIT5 + BIT4 + BIT3)) { | |
2239 | // another transmit buffer has completed | |
2240 | // run bottom half to get more send data from user | |
2241 | info->pending_bh |= BH_TRANSMIT; | |
2242 | } | |
2243 | } | |
2244 | ||
de538eb3 PF |
2245 | /* |
2246 | * return true if there are unsent tx DMA buffers, otherwise false | |
2247 | * | |
2248 | * if there are unsent buffers then info->tbuf_start | |
2249 | * is set to index of first unsent buffer | |
2250 | */ | |
2251 | static bool unsent_tbufs(struct slgt_info *info) | |
2252 | { | |
2253 | unsigned int i = info->tbuf_current; | |
2254 | bool rc = false; | |
2255 | ||
2256 | /* | |
2257 | * search backwards from last loaded buffer (precedes tbuf_current) | |
2258 | * for first unsent buffer (desc_count > 0) | |
2259 | */ | |
2260 | ||
2261 | do { | |
2262 | if (i) | |
2263 | i--; | |
2264 | else | |
2265 | i = info->tbuf_count - 1; | |
2266 | if (!desc_count(info->tbufs[i])) | |
2267 | break; | |
2268 | info->tbuf_start = i; | |
2269 | rc = true; | |
2270 | } while (i != info->tbuf_current); | |
2271 | ||
2272 | return rc; | |
2273 | } | |
2274 | ||
705b6c7b PF |
2275 | static void isr_txeom(struct slgt_info *info, unsigned short status) |
2276 | { | |
2277 | DBGISR(("%s txeom status=%04x\n", info->device_name, status)); | |
2278 | ||
2279 | slgt_irq_off(info, IRQ_TXDATA + IRQ_TXIDLE + IRQ_TXUNDER); | |
2280 | tdma_reset(info); | |
705b6c7b PF |
2281 | if (status & IRQ_TXUNDER) { |
2282 | unsigned short val = rd_reg16(info, TCR); | |
2283 | wr_reg16(info, TCR, (unsigned short)(val | BIT2)); /* set reset bit */ | |
2284 | wr_reg16(info, TCR, val); /* clear reset bit */ | |
2285 | } | |
2286 | ||
2287 | if (info->tx_active) { | |
2288 | if (info->params.mode != MGSL_MODE_ASYNC) { | |
2289 | if (status & IRQ_TXUNDER) | |
2290 | info->icount.txunder++; | |
2291 | else if (status & IRQ_TXIDLE) | |
2292 | info->icount.txok++; | |
2293 | } | |
2294 | ||
de538eb3 PF |
2295 | if (unsent_tbufs(info)) { |
2296 | tx_start(info); | |
2297 | update_tx_timer(info); | |
2298 | return; | |
2299 | } | |
0fab6de0 | 2300 | info->tx_active = false; |
705b6c7b PF |
2301 | |
2302 | del_timer(&info->tx_timer); | |
2303 | ||
2304 | if (info->params.mode != MGSL_MODE_ASYNC && info->drop_rts_on_tx_done) { | |
2305 | info->signals &= ~SerialSignal_RTS; | |
0fab6de0 | 2306 | info->drop_rts_on_tx_done = false; |
705b6c7b PF |
2307 | set_signals(info); |
2308 | } | |
2309 | ||
af69c7f9 | 2310 | #if SYNCLINK_GENERIC_HDLC |
705b6c7b PF |
2311 | if (info->netcount) |
2312 | hdlcdev_tx_done(info); | |
2313 | else | |
2314 | #endif | |
2315 | { | |
8fb06c77 | 2316 | if (info->port.tty && (info->port.tty->stopped || info->port.tty->hw_stopped)) { |
705b6c7b PF |
2317 | tx_stop(info); |
2318 | return; | |
2319 | } | |
2320 | info->pending_bh |= BH_TRANSMIT; | |
2321 | } | |
2322 | } | |
2323 | } | |
2324 | ||
0080b7aa PF |
2325 | static void isr_gpio(struct slgt_info *info, unsigned int changed, unsigned int state) |
2326 | { | |
2327 | struct cond_wait *w, *prev; | |
2328 | ||
2329 | /* wake processes waiting for specific transitions */ | |
2330 | for (w = info->gpio_wait_q, prev = NULL ; w != NULL ; w = w->next) { | |
2331 | if (w->data & changed) { | |
2332 | w->data = state; | |
2333 | wake_up_interruptible(&w->q); | |
2334 | if (prev != NULL) | |
2335 | prev->next = w->next; | |
2336 | else | |
2337 | info->gpio_wait_q = w->next; | |
2338 | } else | |
2339 | prev = w; | |
2340 | } | |
2341 | } | |
2342 | ||
705b6c7b PF |
2343 | /* interrupt service routine |
2344 | * | |
2345 | * irq interrupt number | |
2346 | * dev_id device ID supplied during interrupt registration | |
705b6c7b | 2347 | */ |
a6f97b29 | 2348 | static irqreturn_t slgt_interrupt(int dummy, void *dev_id) |
705b6c7b | 2349 | { |
a6f97b29 | 2350 | struct slgt_info *info = dev_id; |
705b6c7b PF |
2351 | unsigned int gsr; |
2352 | unsigned int i; | |
2353 | ||
a6f97b29 | 2354 | DBGISR(("slgt_interrupt irq=%d entry\n", info->irq_level)); |
705b6c7b PF |
2355 | |
2356 | spin_lock(&info->lock); | |
2357 | ||
2358 | while((gsr = rd_reg32(info, GSR) & 0xffffff00)) { | |
2359 | DBGISR(("%s gsr=%08x\n", info->device_name, gsr)); | |
0fab6de0 | 2360 | info->irq_occurred = true; |
705b6c7b PF |
2361 | for(i=0; i < info->port_count ; i++) { |
2362 | if (info->port_array[i] == NULL) | |
2363 | continue; | |
2364 | if (gsr & (BIT8 << i)) | |
2365 | isr_serial(info->port_array[i]); | |
2366 | if (gsr & (BIT16 << (i*2))) | |
2367 | isr_rdma(info->port_array[i]); | |
2368 | if (gsr & (BIT17 << (i*2))) | |
2369 | isr_tdma(info->port_array[i]); | |
2370 | } | |
2371 | } | |
2372 | ||
0080b7aa PF |
2373 | if (info->gpio_present) { |
2374 | unsigned int state; | |
2375 | unsigned int changed; | |
2376 | while ((changed = rd_reg32(info, IOSR)) != 0) { | |
2377 | DBGISR(("%s iosr=%08x\n", info->device_name, changed)); | |
2378 | /* read latched state of GPIO signals */ | |
2379 | state = rd_reg32(info, IOVR); | |
2380 | /* clear pending GPIO interrupt bits */ | |
2381 | wr_reg32(info, IOSR, changed); | |
2382 | for (i=0 ; i < info->port_count ; i++) { | |
2383 | if (info->port_array[i] != NULL) | |
2384 | isr_gpio(info->port_array[i], changed, state); | |
2385 | } | |
2386 | } | |
2387 | } | |
2388 | ||
705b6c7b PF |
2389 | for(i=0; i < info->port_count ; i++) { |
2390 | struct slgt_info *port = info->port_array[i]; | |
2391 | ||
8fb06c77 | 2392 | if (port && (port->port.count || port->netcount) && |
705b6c7b PF |
2393 | port->pending_bh && !port->bh_running && |
2394 | !port->bh_requested) { | |
2395 | DBGISR(("%s bh queued\n", port->device_name)); | |
2396 | schedule_work(&port->task); | |
0fab6de0 | 2397 | port->bh_requested = true; |
705b6c7b PF |
2398 | } |
2399 | } | |
2400 | ||
2401 | spin_unlock(&info->lock); | |
2402 | ||
a6f97b29 | 2403 | DBGISR(("slgt_interrupt irq=%d exit\n", info->irq_level)); |
705b6c7b PF |
2404 | return IRQ_HANDLED; |
2405 | } | |
2406 | ||
2407 | static int startup(struct slgt_info *info) | |
2408 | { | |
2409 | DBGINFO(("%s startup\n", info->device_name)); | |
2410 | ||
8fb06c77 | 2411 | if (info->port.flags & ASYNC_INITIALIZED) |
705b6c7b PF |
2412 | return 0; |
2413 | ||
2414 | if (!info->tx_buf) { | |
2415 | info->tx_buf = kmalloc(info->max_frame_size, GFP_KERNEL); | |
2416 | if (!info->tx_buf) { | |
2417 | DBGERR(("%s can't allocate tx buffer\n", info->device_name)); | |
2418 | return -ENOMEM; | |
2419 | } | |
2420 | } | |
2421 | ||
2422 | info->pending_bh = 0; | |
2423 | ||
2424 | memset(&info->icount, 0, sizeof(info->icount)); | |
2425 | ||
2426 | /* program hardware for current parameters */ | |
2427 | change_params(info); | |
2428 | ||
8fb06c77 AC |
2429 | if (info->port.tty) |
2430 | clear_bit(TTY_IO_ERROR, &info->port.tty->flags); | |
705b6c7b | 2431 | |
8fb06c77 | 2432 | info->port.flags |= ASYNC_INITIALIZED; |
705b6c7b PF |
2433 | |
2434 | return 0; | |
2435 | } | |
2436 | ||
2437 | /* | |
2438 | * called by close() and hangup() to shutdown hardware | |
2439 | */ | |
2440 | static void shutdown(struct slgt_info *info) | |
2441 | { | |
2442 | unsigned long flags; | |
2443 | ||
8fb06c77 | 2444 | if (!(info->port.flags & ASYNC_INITIALIZED)) |
705b6c7b PF |
2445 | return; |
2446 | ||
2447 | DBGINFO(("%s shutdown\n", info->device_name)); | |
2448 | ||
2449 | /* clear status wait queue because status changes */ | |
2450 | /* can't happen after shutting down the hardware */ | |
2451 | wake_up_interruptible(&info->status_event_wait_q); | |
2452 | wake_up_interruptible(&info->event_wait_q); | |
2453 | ||
2454 | del_timer_sync(&info->tx_timer); | |
2455 | del_timer_sync(&info->rx_timer); | |
2456 | ||
2457 | kfree(info->tx_buf); | |
2458 | info->tx_buf = NULL; | |
2459 | ||
2460 | spin_lock_irqsave(&info->lock,flags); | |
2461 | ||
2462 | tx_stop(info); | |
2463 | rx_stop(info); | |
2464 | ||
2465 | slgt_irq_off(info, IRQ_ALL | IRQ_MASTER); | |
2466 | ||
8fb06c77 | 2467 | if (!info->port.tty || info->port.tty->termios->c_cflag & HUPCL) { |
705b6c7b PF |
2468 | info->signals &= ~(SerialSignal_DTR + SerialSignal_RTS); |
2469 | set_signals(info); | |
2470 | } | |
2471 | ||
0080b7aa PF |
2472 | flush_cond_wait(&info->gpio_wait_q); |
2473 | ||
705b6c7b PF |
2474 | spin_unlock_irqrestore(&info->lock,flags); |
2475 | ||
8fb06c77 AC |
2476 | if (info->port.tty) |
2477 | set_bit(TTY_IO_ERROR, &info->port.tty->flags); | |
705b6c7b | 2478 | |
8fb06c77 | 2479 | info->port.flags &= ~ASYNC_INITIALIZED; |
705b6c7b PF |
2480 | } |
2481 | ||
2482 | static void program_hw(struct slgt_info *info) | |
2483 | { | |
2484 | unsigned long flags; | |
2485 | ||
2486 | spin_lock_irqsave(&info->lock,flags); | |
2487 | ||
2488 | rx_stop(info); | |
2489 | tx_stop(info); | |
2490 | ||
cb10dc9a | 2491 | if (info->params.mode != MGSL_MODE_ASYNC || |
705b6c7b | 2492 | info->netcount) |
cb10dc9a | 2493 | sync_mode(info); |
705b6c7b PF |
2494 | else |
2495 | async_mode(info); | |
2496 | ||
2497 | set_signals(info); | |
2498 | ||
2499 | info->dcd_chkcount = 0; | |
2500 | info->cts_chkcount = 0; | |
2501 | info->ri_chkcount = 0; | |
2502 | info->dsr_chkcount = 0; | |
2503 | ||
a6b2f87b | 2504 | slgt_irq_on(info, IRQ_DCD | IRQ_CTS | IRQ_DSR | IRQ_RI); |
705b6c7b PF |
2505 | get_signals(info); |
2506 | ||
2507 | if (info->netcount || | |
8fb06c77 | 2508 | (info->port.tty && info->port.tty->termios->c_cflag & CREAD)) |
705b6c7b PF |
2509 | rx_start(info); |
2510 | ||
2511 | spin_unlock_irqrestore(&info->lock,flags); | |
2512 | } | |
2513 | ||
2514 | /* | |
2515 | * reconfigure adapter based on new parameters | |
2516 | */ | |
2517 | static void change_params(struct slgt_info *info) | |
2518 | { | |
2519 | unsigned cflag; | |
2520 | int bits_per_char; | |
2521 | ||
8fb06c77 | 2522 | if (!info->port.tty || !info->port.tty->termios) |
705b6c7b PF |
2523 | return; |
2524 | DBGINFO(("%s change_params\n", info->device_name)); | |
2525 | ||
8fb06c77 | 2526 | cflag = info->port.tty->termios->c_cflag; |
705b6c7b PF |
2527 | |
2528 | /* if B0 rate (hangup) specified then negate DTR and RTS */ | |
2529 | /* otherwise assert DTR and RTS */ | |
2530 | if (cflag & CBAUD) | |
2531 | info->signals |= SerialSignal_RTS + SerialSignal_DTR; | |
2532 | else | |
2533 | info->signals &= ~(SerialSignal_RTS + SerialSignal_DTR); | |
2534 | ||
2535 | /* byte size and parity */ | |
2536 | ||
2537 | switch (cflag & CSIZE) { | |
2538 | case CS5: info->params.data_bits = 5; break; | |
2539 | case CS6: info->params.data_bits = 6; break; | |
2540 | case CS7: info->params.data_bits = 7; break; | |
2541 | case CS8: info->params.data_bits = 8; break; | |
2542 | default: info->params.data_bits = 7; break; | |
2543 | } | |
2544 | ||
2545 | info->params.stop_bits = (cflag & CSTOPB) ? 2 : 1; | |
2546 | ||
2547 | if (cflag & PARENB) | |
2548 | info->params.parity = (cflag & PARODD) ? ASYNC_PARITY_ODD : ASYNC_PARITY_EVEN; | |
2549 | else | |
2550 | info->params.parity = ASYNC_PARITY_NONE; | |
2551 | ||
2552 | /* calculate number of jiffies to transmit a full | |
2553 | * FIFO (32 bytes) at specified data rate | |
2554 | */ | |
2555 | bits_per_char = info->params.data_bits + | |
2556 | info->params.stop_bits + 1; | |
2557 | ||
8fb06c77 | 2558 | info->params.data_rate = tty_get_baud_rate(info->port.tty); |
705b6c7b PF |
2559 | |
2560 | if (info->params.data_rate) { | |
2561 | info->timeout = (32*HZ*bits_per_char) / | |
2562 | info->params.data_rate; | |
2563 | } | |
2564 | info->timeout += HZ/50; /* Add .02 seconds of slop */ | |
2565 | ||
2566 | if (cflag & CRTSCTS) | |
8fb06c77 | 2567 | info->port.flags |= ASYNC_CTS_FLOW; |
705b6c7b | 2568 | else |
8fb06c77 | 2569 | info->port.flags &= ~ASYNC_CTS_FLOW; |
705b6c7b PF |
2570 | |
2571 | if (cflag & CLOCAL) | |
8fb06c77 | 2572 | info->port.flags &= ~ASYNC_CHECK_CD; |
705b6c7b | 2573 | else |
8fb06c77 | 2574 | info->port.flags |= ASYNC_CHECK_CD; |
705b6c7b PF |
2575 | |
2576 | /* process tty input control flags */ | |
2577 | ||
2578 | info->read_status_mask = IRQ_RXOVER; | |
8fb06c77 | 2579 | if (I_INPCK(info->port.tty)) |
705b6c7b | 2580 | info->read_status_mask |= MASK_PARITY | MASK_FRAMING; |
8fb06c77 | 2581 | if (I_BRKINT(info->port.tty) || I_PARMRK(info->port.tty)) |
705b6c7b | 2582 | info->read_status_mask |= MASK_BREAK; |
8fb06c77 | 2583 | if (I_IGNPAR(info->port.tty)) |
705b6c7b | 2584 | info->ignore_status_mask |= MASK_PARITY | MASK_FRAMING; |
8fb06c77 | 2585 | if (I_IGNBRK(info->port.tty)) { |
705b6c7b PF |
2586 | info->ignore_status_mask |= MASK_BREAK; |
2587 | /* If ignoring parity and break indicators, ignore | |
2588 | * overruns too. (For real raw support). | |
2589 | */ | |
8fb06c77 | 2590 | if (I_IGNPAR(info->port.tty)) |
705b6c7b PF |
2591 | info->ignore_status_mask |= MASK_OVERRUN; |
2592 | } | |
2593 | ||
2594 | program_hw(info); | |
2595 | } | |
2596 | ||
2597 | static int get_stats(struct slgt_info *info, struct mgsl_icount __user *user_icount) | |
2598 | { | |
2599 | DBGINFO(("%s get_stats\n", info->device_name)); | |
2600 | if (!user_icount) { | |
2601 | memset(&info->icount, 0, sizeof(info->icount)); | |
2602 | } else { | |
2603 | if (copy_to_user(user_icount, &info->icount, sizeof(struct mgsl_icount))) | |
2604 | return -EFAULT; | |
2605 | } | |
2606 | return 0; | |
2607 | } | |
2608 | ||
2609 | static int get_params(struct slgt_info *info, MGSL_PARAMS __user *user_params) | |
2610 | { | |
2611 | DBGINFO(("%s get_params\n", info->device_name)); | |
2612 | if (copy_to_user(user_params, &info->params, sizeof(MGSL_PARAMS))) | |
2613 | return -EFAULT; | |
2614 | return 0; | |
2615 | } | |
2616 | ||
2617 | static int set_params(struct slgt_info *info, MGSL_PARAMS __user *new_params) | |
2618 | { | |
2619 | unsigned long flags; | |
2620 | MGSL_PARAMS tmp_params; | |
2621 | ||
2622 | DBGINFO(("%s set_params\n", info->device_name)); | |
2623 | if (copy_from_user(&tmp_params, new_params, sizeof(MGSL_PARAMS))) | |
2624 | return -EFAULT; | |
2625 | ||
2626 | spin_lock_irqsave(&info->lock, flags); | |
1f80769f PF |
2627 | if (tmp_params.mode == MGSL_MODE_BASE_CLOCK) |
2628 | info->base_clock = tmp_params.clock_speed; | |
2629 | else | |
2630 | memcpy(&info->params, &tmp_params, sizeof(MGSL_PARAMS)); | |
705b6c7b PF |
2631 | spin_unlock_irqrestore(&info->lock, flags); |
2632 | ||
1f80769f | 2633 | program_hw(info); |
705b6c7b PF |
2634 | |
2635 | return 0; | |
2636 | } | |
2637 | ||
2638 | static int get_txidle(struct slgt_info *info, int __user *idle_mode) | |
2639 | { | |
2640 | DBGINFO(("%s get_txidle=%d\n", info->device_name, info->idle_mode)); | |
2641 | if (put_user(info->idle_mode, idle_mode)) | |
2642 | return -EFAULT; | |
2643 | return 0; | |
2644 | } | |
2645 | ||
2646 | static int set_txidle(struct slgt_info *info, int idle_mode) | |
2647 | { | |
2648 | unsigned long flags; | |
2649 | DBGINFO(("%s set_txidle(%d)\n", info->device_name, idle_mode)); | |
2650 | spin_lock_irqsave(&info->lock,flags); | |
2651 | info->idle_mode = idle_mode; | |
643f3319 PF |
2652 | if (info->params.mode != MGSL_MODE_ASYNC) |
2653 | tx_set_idle(info); | |
705b6c7b PF |
2654 | spin_unlock_irqrestore(&info->lock,flags); |
2655 | return 0; | |
2656 | } | |
2657 | ||
2658 | static int tx_enable(struct slgt_info *info, int enable) | |
2659 | { | |
2660 | unsigned long flags; | |
2661 | DBGINFO(("%s tx_enable(%d)\n", info->device_name, enable)); | |
2662 | spin_lock_irqsave(&info->lock,flags); | |
2663 | if (enable) { | |
2664 | if (!info->tx_enabled) | |
2665 | tx_start(info); | |
2666 | } else { | |
2667 | if (info->tx_enabled) | |
2668 | tx_stop(info); | |
2669 | } | |
2670 | spin_unlock_irqrestore(&info->lock,flags); | |
2671 | return 0; | |
2672 | } | |
2673 | ||
2674 | /* | |
2675 | * abort transmit HDLC frame | |
2676 | */ | |
2677 | static int tx_abort(struct slgt_info *info) | |
2678 | { | |
2679 | unsigned long flags; | |
2680 | DBGINFO(("%s tx_abort\n", info->device_name)); | |
2681 | spin_lock_irqsave(&info->lock,flags); | |
2682 | tdma_reset(info); | |
2683 | spin_unlock_irqrestore(&info->lock,flags); | |
2684 | return 0; | |
2685 | } | |
2686 | ||
2687 | static int rx_enable(struct slgt_info *info, int enable) | |
2688 | { | |
2689 | unsigned long flags; | |
814dae03 PF |
2690 | unsigned int rbuf_fill_level; |
2691 | DBGINFO(("%s rx_enable(%08x)\n", info->device_name, enable)); | |
705b6c7b | 2692 | spin_lock_irqsave(&info->lock,flags); |
814dae03 PF |
2693 | /* |
2694 | * enable[31..16] = receive DMA buffer fill level | |
2695 | * 0 = noop (leave fill level unchanged) | |
2696 | * fill level must be multiple of 4 and <= buffer size | |
2697 | */ | |
2698 | rbuf_fill_level = ((unsigned int)enable) >> 16; | |
2699 | if (rbuf_fill_level) { | |
c68a99cd PF |
2700 | if ((rbuf_fill_level > DMABUFSIZE) || (rbuf_fill_level % 4)) { |
2701 | spin_unlock_irqrestore(&info->lock, flags); | |
814dae03 | 2702 | return -EINVAL; |
c68a99cd | 2703 | } |
814dae03 | 2704 | info->rbuf_fill_level = rbuf_fill_level; |
5ba5a5d2 PF |
2705 | if (rbuf_fill_level < 128) |
2706 | info->rx_pio = 1; /* PIO mode */ | |
2707 | else | |
2708 | info->rx_pio = 0; /* DMA mode */ | |
814dae03 PF |
2709 | rx_stop(info); /* restart receiver to use new fill level */ |
2710 | } | |
2711 | ||
2712 | /* | |
2713 | * enable[1..0] = receiver enable command | |
2714 | * 0 = disable | |
2715 | * 1 = enable | |
2716 | * 2 = enable or force hunt mode if already enabled | |
2717 | */ | |
2718 | enable &= 3; | |
705b6c7b PF |
2719 | if (enable) { |
2720 | if (!info->rx_enabled) | |
2721 | rx_start(info); | |
cb10dc9a PF |
2722 | else if (enable == 2) { |
2723 | /* force hunt mode (write 1 to RCR[3]) */ | |
2724 | wr_reg16(info, RCR, rd_reg16(info, RCR) | BIT3); | |
2725 | } | |
705b6c7b PF |
2726 | } else { |
2727 | if (info->rx_enabled) | |
2728 | rx_stop(info); | |
2729 | } | |
2730 | spin_unlock_irqrestore(&info->lock,flags); | |
2731 | return 0; | |
2732 | } | |
2733 | ||
2734 | /* | |
2735 | * wait for specified event to occur | |
2736 | */ | |
2737 | static int wait_mgsl_event(struct slgt_info *info, int __user *mask_ptr) | |
2738 | { | |
2739 | unsigned long flags; | |
2740 | int s; | |
2741 | int rc=0; | |
2742 | struct mgsl_icount cprev, cnow; | |
2743 | int events; | |
2744 | int mask; | |
2745 | struct _input_signal_events oldsigs, newsigs; | |
2746 | DECLARE_WAITQUEUE(wait, current); | |
2747 | ||
2748 | if (get_user(mask, mask_ptr)) | |
2749 | return -EFAULT; | |
2750 | ||
2751 | DBGINFO(("%s wait_mgsl_event(%d)\n", info->device_name, mask)); | |
2752 | ||
2753 | spin_lock_irqsave(&info->lock,flags); | |
2754 | ||
2755 | /* return immediately if state matches requested events */ | |
2756 | get_signals(info); | |
2757 | s = info->signals; | |
2758 | ||
2759 | events = mask & | |
2760 | ( ((s & SerialSignal_DSR) ? MgslEvent_DsrActive:MgslEvent_DsrInactive) + | |
2761 | ((s & SerialSignal_DCD) ? MgslEvent_DcdActive:MgslEvent_DcdInactive) + | |
2762 | ((s & SerialSignal_CTS) ? MgslEvent_CtsActive:MgslEvent_CtsInactive) + | |
2763 | ((s & SerialSignal_RI) ? MgslEvent_RiActive :MgslEvent_RiInactive) ); | |
2764 | if (events) { | |
2765 | spin_unlock_irqrestore(&info->lock,flags); | |
2766 | goto exit; | |
2767 | } | |
2768 | ||
2769 | /* save current irq counts */ | |
2770 | cprev = info->icount; | |
2771 | oldsigs = info->input_signal_events; | |
2772 | ||
2773 | /* enable hunt and idle irqs if needed */ | |
2774 | if (mask & (MgslEvent_ExitHuntMode+MgslEvent_IdleReceived)) { | |
2775 | unsigned short val = rd_reg16(info, SCR); | |
2776 | if (!(val & IRQ_RXIDLE)) | |
2777 | wr_reg16(info, SCR, (unsigned short)(val | IRQ_RXIDLE)); | |
2778 | } | |
2779 | ||
2780 | set_current_state(TASK_INTERRUPTIBLE); | |
2781 | add_wait_queue(&info->event_wait_q, &wait); | |
2782 | ||
2783 | spin_unlock_irqrestore(&info->lock,flags); | |
2784 | ||
2785 | for(;;) { | |
2786 | schedule(); | |
2787 | if (signal_pending(current)) { | |
2788 | rc = -ERESTARTSYS; | |
2789 | break; | |
2790 | } | |
2791 | ||
2792 | /* get current irq counts */ | |
2793 | spin_lock_irqsave(&info->lock,flags); | |
2794 | cnow = info->icount; | |
2795 | newsigs = info->input_signal_events; | |
2796 | set_current_state(TASK_INTERRUPTIBLE); | |
2797 | spin_unlock_irqrestore(&info->lock,flags); | |
2798 | ||
2799 | /* if no change, wait aborted for some reason */ | |
2800 | if (newsigs.dsr_up == oldsigs.dsr_up && | |
2801 | newsigs.dsr_down == oldsigs.dsr_down && | |
2802 | newsigs.dcd_up == oldsigs.dcd_up && | |
2803 | newsigs.dcd_down == oldsigs.dcd_down && | |
2804 | newsigs.cts_up == oldsigs.cts_up && | |
2805 | newsigs.cts_down == oldsigs.cts_down && | |
2806 | newsigs.ri_up == oldsigs.ri_up && | |
2807 | newsigs.ri_down == oldsigs.ri_down && | |
2808 | cnow.exithunt == cprev.exithunt && | |
2809 | cnow.rxidle == cprev.rxidle) { | |
2810 | rc = -EIO; | |
2811 | break; | |
2812 | } | |
2813 | ||
2814 | events = mask & | |
2815 | ( (newsigs.dsr_up != oldsigs.dsr_up ? MgslEvent_DsrActive:0) + | |
2816 | (newsigs.dsr_down != oldsigs.dsr_down ? MgslEvent_DsrInactive:0) + | |
2817 | (newsigs.dcd_up != oldsigs.dcd_up ? MgslEvent_DcdActive:0) + | |
2818 | (newsigs.dcd_down != oldsigs.dcd_down ? MgslEvent_DcdInactive:0) + | |
2819 | (newsigs.cts_up != oldsigs.cts_up ? MgslEvent_CtsActive:0) + | |
2820 | (newsigs.cts_down != oldsigs.cts_down ? MgslEvent_CtsInactive:0) + | |
2821 | (newsigs.ri_up != oldsigs.ri_up ? MgslEvent_RiActive:0) + | |
2822 | (newsigs.ri_down != oldsigs.ri_down ? MgslEvent_RiInactive:0) + | |
2823 | (cnow.exithunt != cprev.exithunt ? MgslEvent_ExitHuntMode:0) + | |
2824 | (cnow.rxidle != cprev.rxidle ? MgslEvent_IdleReceived:0) ); | |
2825 | if (events) | |
2826 | break; | |
2827 | ||
2828 | cprev = cnow; | |
2829 | oldsigs = newsigs; | |
2830 | } | |
2831 | ||
2832 | remove_wait_queue(&info->event_wait_q, &wait); | |
2833 | set_current_state(TASK_RUNNING); | |
2834 | ||
2835 | ||
2836 | if (mask & (MgslEvent_ExitHuntMode + MgslEvent_IdleReceived)) { | |
2837 | spin_lock_irqsave(&info->lock,flags); | |
2838 | if (!waitqueue_active(&info->event_wait_q)) { | |
2839 | /* disable enable exit hunt mode/idle rcvd IRQs */ | |
2840 | wr_reg16(info, SCR, | |
2841 | (unsigned short)(rd_reg16(info, SCR) & ~IRQ_RXIDLE)); | |
2842 | } | |
2843 | spin_unlock_irqrestore(&info->lock,flags); | |
2844 | } | |
2845 | exit: | |
2846 | if (rc == 0) | |
2847 | rc = put_user(events, mask_ptr); | |
2848 | return rc; | |
2849 | } | |
2850 | ||
2851 | static int get_interface(struct slgt_info *info, int __user *if_mode) | |
2852 | { | |
2853 | DBGINFO(("%s get_interface=%x\n", info->device_name, info->if_mode)); | |
2854 | if (put_user(info->if_mode, if_mode)) | |
2855 | return -EFAULT; | |
2856 | return 0; | |
2857 | } | |
2858 | ||
2859 | static int set_interface(struct slgt_info *info, int if_mode) | |
2860 | { | |
2861 | unsigned long flags; | |
35fbd397 | 2862 | unsigned short val; |
705b6c7b PF |
2863 | |
2864 | DBGINFO(("%s set_interface=%x)\n", info->device_name, if_mode)); | |
2865 | spin_lock_irqsave(&info->lock,flags); | |
2866 | info->if_mode = if_mode; | |
2867 | ||
2868 | msc_set_vcr(info); | |
2869 | ||
2870 | /* TCR (tx control) 07 1=RTS driver control */ | |
2871 | val = rd_reg16(info, TCR); | |
2872 | if (info->if_mode & MGSL_INTERFACE_RTS_EN) | |
2873 | val |= BIT7; | |
2874 | else | |
2875 | val &= ~BIT7; | |
2876 | wr_reg16(info, TCR, val); | |
2877 | ||
2878 | spin_unlock_irqrestore(&info->lock,flags); | |
2879 | return 0; | |
2880 | } | |
2881 | ||
0080b7aa PF |
2882 | /* |
2883 | * set general purpose IO pin state and direction | |
2884 | * | |
2885 | * user_gpio fields: | |
2886 | * state each bit indicates a pin state | |
2887 | * smask set bit indicates pin state to set | |
2888 | * dir each bit indicates a pin direction (0=input, 1=output) | |
2889 | * dmask set bit indicates pin direction to set | |
2890 | */ | |
2891 | static int set_gpio(struct slgt_info *info, struct gpio_desc __user *user_gpio) | |
2892 | { | |
2893 | unsigned long flags; | |
2894 | struct gpio_desc gpio; | |
2895 | __u32 data; | |
2896 | ||
2897 | if (!info->gpio_present) | |
2898 | return -EINVAL; | |
2899 | if (copy_from_user(&gpio, user_gpio, sizeof(gpio))) | |
2900 | return -EFAULT; | |
2901 | DBGINFO(("%s set_gpio state=%08x smask=%08x dir=%08x dmask=%08x\n", | |
2902 | info->device_name, gpio.state, gpio.smask, | |
2903 | gpio.dir, gpio.dmask)); | |
2904 | ||
2905 | spin_lock_irqsave(&info->lock,flags); | |
2906 | if (gpio.dmask) { | |
2907 | data = rd_reg32(info, IODR); | |
2908 | data |= gpio.dmask & gpio.dir; | |
2909 | data &= ~(gpio.dmask & ~gpio.dir); | |
2910 | wr_reg32(info, IODR, data); | |
2911 | } | |
2912 | if (gpio.smask) { | |
2913 | data = rd_reg32(info, IOVR); | |
2914 | data |= gpio.smask & gpio.state; | |
2915 | data &= ~(gpio.smask & ~gpio.state); | |
2916 | wr_reg32(info, IOVR, data); | |
2917 | } | |
2918 | spin_unlock_irqrestore(&info->lock,flags); | |
2919 | ||
2920 | return 0; | |
2921 | } | |
2922 | ||
2923 | /* | |
2924 | * get general purpose IO pin state and direction | |
2925 | */ | |
2926 | static int get_gpio(struct slgt_info *info, struct gpio_desc __user *user_gpio) | |
2927 | { | |
2928 | struct gpio_desc gpio; | |
2929 | if (!info->gpio_present) | |
2930 | return -EINVAL; | |
2931 | gpio.state = rd_reg32(info, IOVR); | |
2932 | gpio.smask = 0xffffffff; | |
2933 | gpio.dir = rd_reg32(info, IODR); | |
2934 | gpio.dmask = 0xffffffff; | |
2935 | if (copy_to_user(user_gpio, &gpio, sizeof(gpio))) | |
2936 | return -EFAULT; | |
2937 | DBGINFO(("%s get_gpio state=%08x dir=%08x\n", | |
2938 | info->device_name, gpio.state, gpio.dir)); | |
2939 | return 0; | |
2940 | } | |
2941 | ||
2942 | /* | |
2943 | * conditional wait facility | |
2944 | */ | |
2945 | static void init_cond_wait(struct cond_wait *w, unsigned int data) | |
2946 | { | |
2947 | init_waitqueue_head(&w->q); | |
2948 | init_waitqueue_entry(&w->wait, current); | |
2949 | w->data = data; | |
2950 | } | |
2951 | ||
2952 | static void add_cond_wait(struct cond_wait **head, struct cond_wait *w) | |
2953 | { | |
2954 | set_current_state(TASK_INTERRUPTIBLE); | |
2955 | add_wait_queue(&w->q, &w->wait); | |
2956 | w->next = *head; | |
2957 | *head = w; | |
2958 | } | |
2959 | ||
2960 | static void remove_cond_wait(struct cond_wait **head, struct cond_wait *cw) | |
2961 | { | |
2962 | struct cond_wait *w, *prev; | |
2963 | remove_wait_queue(&cw->q, &cw->wait); | |
2964 | set_current_state(TASK_RUNNING); | |
2965 | for (w = *head, prev = NULL ; w != NULL ; prev = w, w = w->next) { | |
2966 | if (w == cw) { | |
2967 | if (prev != NULL) | |
2968 | prev->next = w->next; | |
2969 | else | |
2970 | *head = w->next; | |
2971 | break; | |
2972 | } | |
2973 | } | |
2974 | } | |
2975 | ||
2976 | static void flush_cond_wait(struct cond_wait **head) | |
2977 | { | |
2978 | while (*head != NULL) { | |
2979 | wake_up_interruptible(&(*head)->q); | |
2980 | *head = (*head)->next; | |
2981 | } | |
2982 | } | |
2983 | ||
2984 | /* | |
2985 | * wait for general purpose I/O pin(s) to enter specified state | |
2986 | * | |
2987 | * user_gpio fields: | |
2988 | * state - bit indicates target pin state | |
2989 | * smask - set bit indicates watched pin | |
2990 | * | |
2991 | * The wait ends when at least one watched pin enters the specified | |
2992 | * state. When 0 (no error) is returned, user_gpio->state is set to the | |
2993 | * state of all GPIO pins when the wait ends. | |
2994 | * | |
2995 | * Note: Each pin may be a dedicated input, dedicated output, or | |
2996 | * configurable input/output. The number and configuration of pins | |
2997 | * varies with the specific adapter model. Only input pins (dedicated | |
2998 | * or configured) can be monitored with this function. | |
2999 | */ | |
3000 | static int wait_gpio(struct slgt_info *info, struct gpio_desc __user *user_gpio) | |
3001 | { | |
3002 | unsigned long flags; | |
3003 | int rc = 0; | |
3004 | struct gpio_desc gpio; | |
3005 | struct cond_wait wait; | |
3006 | u32 state; | |
3007 | ||
3008 | if (!info->gpio_present) | |
3009 | return -EINVAL; | |
3010 | if (copy_from_user(&gpio, user_gpio, sizeof(gpio))) | |
3011 | return -EFAULT; | |
3012 | DBGINFO(("%s wait_gpio() state=%08x smask=%08x\n", | |
3013 | info->device_name, gpio.state, gpio.smask)); | |
3014 | /* ignore output pins identified by set IODR bit */ | |
3015 | if ((gpio.smask &= ~rd_reg32(info, IODR)) == 0) | |
3016 | return -EINVAL; | |
3017 | init_cond_wait(&wait, gpio.smask); | |
3018 | ||
3019 | spin_lock_irqsave(&info->lock, flags); | |
3020 | /* enable interrupts for watched pins */ | |
3021 | wr_reg32(info, IOER, rd_reg32(info, IOER) | gpio.smask); | |
3022 | /* get current pin states */ | |
3023 | state = rd_reg32(info, IOVR); | |
3024 | ||
3025 | if (gpio.smask & ~(state ^ gpio.state)) { | |
3026 | /* already in target state */ | |
3027 | gpio.state = state; | |
3028 | } else { | |
3029 | /* wait for target state */ | |
3030 | add_cond_wait(&info->gpio_wait_q, &wait); | |
3031 | spin_unlock_irqrestore(&info->lock, flags); | |
3032 | schedule(); | |
3033 | if (signal_pending(current)) | |
3034 | rc = -ERESTARTSYS; | |
3035 | else | |
3036 | gpio.state = wait.data; | |
3037 | spin_lock_irqsave(&info->lock, flags); | |
3038 | remove_cond_wait(&info->gpio_wait_q, &wait); | |
3039 | } | |
3040 | ||
3041 | /* disable all GPIO interrupts if no waiting processes */ | |
3042 | if (info->gpio_wait_q == NULL) | |
3043 | wr_reg32(info, IOER, 0); | |
3044 | spin_unlock_irqrestore(&info->lock,flags); | |
3045 | ||
3046 | if ((rc == 0) && copy_to_user(user_gpio, &gpio, sizeof(gpio))) | |
3047 | rc = -EFAULT; | |
3048 | return rc; | |
3049 | } | |
3050 | ||
705b6c7b PF |
3051 | static int modem_input_wait(struct slgt_info *info,int arg) |
3052 | { | |
3053 | unsigned long flags; | |
3054 | int rc; | |
3055 | struct mgsl_icount cprev, cnow; | |
3056 | DECLARE_WAITQUEUE(wait, current); | |
3057 | ||
3058 | /* save current irq counts */ | |
3059 | spin_lock_irqsave(&info->lock,flags); | |
3060 | cprev = info->icount; | |
3061 | add_wait_queue(&info->status_event_wait_q, &wait); | |
3062 | set_current_state(TASK_INTERRUPTIBLE); | |
3063 | spin_unlock_irqrestore(&info->lock,flags); | |
3064 | ||
3065 | for(;;) { | |
3066 | schedule(); | |
3067 | if (signal_pending(current)) { | |
3068 | rc = -ERESTARTSYS; | |
3069 | break; | |
3070 | } | |
3071 | ||
3072 | /* get new irq counts */ | |
3073 | spin_lock_irqsave(&info->lock,flags); | |
3074 | cnow = info->icount; | |
3075 | set_current_state(TASK_INTERRUPTIBLE); | |
3076 | spin_unlock_irqrestore(&info->lock,flags); | |
3077 | ||
3078 | /* if no change, wait aborted for some reason */ | |
3079 | if (cnow.rng == cprev.rng && cnow.dsr == cprev.dsr && | |
3080 | cnow.dcd == cprev.dcd && cnow.cts == cprev.cts) { | |
3081 | rc = -EIO; | |
3082 | break; | |
3083 | } | |
3084 | ||
3085 | /* check for change in caller specified modem input */ | |
3086 | if ((arg & TIOCM_RNG && cnow.rng != cprev.rng) || | |
3087 | (arg & TIOCM_DSR && cnow.dsr != cprev.dsr) || | |
3088 | (arg & TIOCM_CD && cnow.dcd != cprev.dcd) || | |
3089 | (arg & TIOCM_CTS && cnow.cts != cprev.cts)) { | |
3090 | rc = 0; | |
3091 | break; | |
3092 | } | |
3093 | ||
3094 | cprev = cnow; | |
3095 | } | |
3096 | remove_wait_queue(&info->status_event_wait_q, &wait); | |
3097 | set_current_state(TASK_RUNNING); | |
3098 | return rc; | |
3099 | } | |
3100 | ||
3101 | /* | |
3102 | * return state of serial control and status signals | |
3103 | */ | |
3104 | static int tiocmget(struct tty_struct *tty, struct file *file) | |
3105 | { | |
3106 | struct slgt_info *info = tty->driver_data; | |
3107 | unsigned int result; | |
3108 | unsigned long flags; | |
3109 | ||
3110 | spin_lock_irqsave(&info->lock,flags); | |
3111 | get_signals(info); | |
3112 | spin_unlock_irqrestore(&info->lock,flags); | |
3113 | ||
3114 | result = ((info->signals & SerialSignal_RTS) ? TIOCM_RTS:0) + | |
3115 | ((info->signals & SerialSignal_DTR) ? TIOCM_DTR:0) + | |
3116 | ((info->signals & SerialSignal_DCD) ? TIOCM_CAR:0) + | |
3117 | ((info->signals & SerialSignal_RI) ? TIOCM_RNG:0) + | |
3118 | ((info->signals & SerialSignal_DSR) ? TIOCM_DSR:0) + | |
3119 | ((info->signals & SerialSignal_CTS) ? TIOCM_CTS:0); | |
3120 | ||
3121 | DBGINFO(("%s tiocmget value=%08X\n", info->device_name, result)); | |
3122 | return result; | |
3123 | } | |
3124 | ||
3125 | /* | |
3126 | * set modem control signals (DTR/RTS) | |
3127 | * | |
3128 | * cmd signal command: TIOCMBIS = set bit TIOCMBIC = clear bit | |
3129 | * TIOCMSET = set/clear signal values | |
3130 | * value bit mask for command | |
3131 | */ | |
3132 | static int tiocmset(struct tty_struct *tty, struct file *file, | |
3133 | unsigned int set, unsigned int clear) | |
3134 | { | |
3135 | struct slgt_info *info = tty->driver_data; | |
3136 | unsigned long flags; | |
3137 | ||
3138 | DBGINFO(("%s tiocmset(%x,%x)\n", info->device_name, set, clear)); | |
3139 | ||
3140 | if (set & TIOCM_RTS) | |
3141 | info->signals |= SerialSignal_RTS; | |
3142 | if (set & TIOCM_DTR) | |
3143 | info->signals |= SerialSignal_DTR; | |
3144 | if (clear & TIOCM_RTS) | |
3145 | info->signals &= ~SerialSignal_RTS; | |
3146 | if (clear & TIOCM_DTR) | |
3147 | info->signals &= ~SerialSignal_DTR; | |
3148 | ||
3149 | spin_lock_irqsave(&info->lock,flags); | |
3150 | set_signals(info); | |
3151 | spin_unlock_irqrestore(&info->lock,flags); | |
3152 | return 0; | |
3153 | } | |
3154 | ||
31f35939 AC |
3155 | static int carrier_raised(struct tty_port *port) |
3156 | { | |
3157 | unsigned long flags; | |
3158 | struct slgt_info *info = container_of(port, struct slgt_info, port); | |
3159 | ||
3160 | spin_lock_irqsave(&info->lock,flags); | |
3161 | get_signals(info); | |
3162 | spin_unlock_irqrestore(&info->lock,flags); | |
3163 | return (info->signals & SerialSignal_DCD) ? 1 : 0; | |
3164 | } | |
3165 | ||
fcc8ac18 | 3166 | static void dtr_rts(struct tty_port *port, int on) |
5d951fb4 AC |
3167 | { |
3168 | unsigned long flags; | |
3169 | struct slgt_info *info = container_of(port, struct slgt_info, port); | |
3170 | ||
3171 | spin_lock_irqsave(&info->lock,flags); | |
fcc8ac18 AC |
3172 | if (on) |
3173 | info->signals |= SerialSignal_RTS + SerialSignal_DTR; | |
3174 | else | |
3175 | info->signals &= ~(SerialSignal_RTS + SerialSignal_DTR); | |
5d951fb4 AC |
3176 | set_signals(info); |
3177 | spin_unlock_irqrestore(&info->lock,flags); | |
3178 | } | |
3179 | ||
3180 | ||
705b6c7b PF |
3181 | /* |
3182 | * block current process until the device is ready to open | |
3183 | */ | |
3184 | static int block_til_ready(struct tty_struct *tty, struct file *filp, | |
3185 | struct slgt_info *info) | |
3186 | { | |
3187 | DECLARE_WAITQUEUE(wait, current); | |
3188 | int retval; | |
0fab6de0 JP |
3189 | bool do_clocal = false; |
3190 | bool extra_count = false; | |
705b6c7b | 3191 | unsigned long flags; |
31f35939 AC |
3192 | int cd; |
3193 | struct tty_port *port = &info->port; | |
705b6c7b PF |
3194 | |
3195 | DBGINFO(("%s block_til_ready\n", tty->driver->name)); | |
3196 | ||
3197 | if (filp->f_flags & O_NONBLOCK || tty->flags & (1 << TTY_IO_ERROR)){ | |
3198 | /* nonblock mode is set or port is not enabled */ | |
31f35939 | 3199 | port->flags |= ASYNC_NORMAL_ACTIVE; |
705b6c7b PF |
3200 | return 0; |
3201 | } | |
3202 | ||
3203 | if (tty->termios->c_cflag & CLOCAL) | |
0fab6de0 | 3204 | do_clocal = true; |
705b6c7b PF |
3205 | |
3206 | /* Wait for carrier detect and the line to become | |
3207 | * free (i.e., not in use by the callout). While we are in | |
31f35939 | 3208 | * this loop, port->count is dropped by one, so that |
705b6c7b PF |
3209 | * close() knows when to free things. We restore it upon |
3210 | * exit, either normal or abnormal. | |
3211 | */ | |
3212 | ||
3213 | retval = 0; | |
31f35939 | 3214 | add_wait_queue(&port->open_wait, &wait); |
705b6c7b PF |
3215 | |
3216 | spin_lock_irqsave(&info->lock, flags); | |
3217 | if (!tty_hung_up_p(filp)) { | |
0fab6de0 | 3218 | extra_count = true; |
31f35939 | 3219 | port->count--; |
705b6c7b PF |
3220 | } |
3221 | spin_unlock_irqrestore(&info->lock, flags); | |
31f35939 | 3222 | port->blocked_open++; |
705b6c7b PF |
3223 | |
3224 | while (1) { | |
5d951fb4 AC |
3225 | if ((tty->termios->c_cflag & CBAUD)) |
3226 | tty_port_raise_dtr_rts(port); | |
705b6c7b PF |
3227 | |
3228 | set_current_state(TASK_INTERRUPTIBLE); | |
3229 | ||
31f35939 AC |
3230 | if (tty_hung_up_p(filp) || !(port->flags & ASYNC_INITIALIZED)){ |
3231 | retval = (port->flags & ASYNC_HUP_NOTIFY) ? | |
705b6c7b PF |
3232 | -EAGAIN : -ERESTARTSYS; |
3233 | break; | |
3234 | } | |
3235 | ||
31f35939 | 3236 | cd = tty_port_carrier_raised(port); |
705b6c7b | 3237 | |
31f35939 | 3238 | if (!(port->flags & ASYNC_CLOSING) && (do_clocal || cd )) |
705b6c7b | 3239 | break; |
705b6c7b PF |
3240 | |
3241 | if (signal_pending(current)) { | |
3242 | retval = -ERESTARTSYS; | |
3243 | break; | |
3244 | } | |
3245 | ||
3246 | DBGINFO(("%s block_til_ready wait\n", tty->driver->name)); | |
e142a31d | 3247 | tty_unlock(); |
705b6c7b | 3248 | schedule(); |
e142a31d | 3249 | tty_lock(); |
705b6c7b PF |
3250 | } |
3251 | ||
3252 | set_current_state(TASK_RUNNING); | |
31f35939 | 3253 | remove_wait_queue(&port->open_wait, &wait); |
705b6c7b PF |
3254 | |
3255 | if (extra_count) | |
31f35939 AC |
3256 | port->count++; |
3257 | port->blocked_open--; | |
705b6c7b PF |
3258 | |
3259 | if (!retval) | |
31f35939 | 3260 | port->flags |= ASYNC_NORMAL_ACTIVE; |
705b6c7b PF |
3261 | |
3262 | DBGINFO(("%s block_til_ready ready, rc=%d\n", tty->driver->name, retval)); | |
3263 | return retval; | |
3264 | } | |
3265 | ||
3266 | static int alloc_tmp_rbuf(struct slgt_info *info) | |
3267 | { | |
04b374d0 | 3268 | info->tmp_rbuf = kmalloc(info->max_frame_size + 5, GFP_KERNEL); |
705b6c7b PF |
3269 | if (info->tmp_rbuf == NULL) |
3270 | return -ENOMEM; | |
3271 | return 0; | |
3272 | } | |
3273 | ||
3274 | static void free_tmp_rbuf(struct slgt_info *info) | |
3275 | { | |
3276 | kfree(info->tmp_rbuf); | |
3277 | info->tmp_rbuf = NULL; | |
3278 | } | |
3279 | ||
3280 | /* | |
3281 | * allocate DMA descriptor lists. | |
3282 | */ | |
3283 | static int alloc_desc(struct slgt_info *info) | |
3284 | { | |
3285 | unsigned int i; | |
3286 | unsigned int pbufs; | |
3287 | ||
3288 | /* allocate memory to hold descriptor lists */ | |
3289 | info->bufs = pci_alloc_consistent(info->pdev, DESC_LIST_SIZE, &info->bufs_dma_addr); | |
3290 | if (info->bufs == NULL) | |
3291 | return -ENOMEM; | |
3292 | ||
3293 | memset(info->bufs, 0, DESC_LIST_SIZE); | |
3294 | ||
3295 | info->rbufs = (struct slgt_desc*)info->bufs; | |
3296 | info->tbufs = ((struct slgt_desc*)info->bufs) + info->rbuf_count; | |
3297 | ||
3298 | pbufs = (unsigned int)info->bufs_dma_addr; | |
3299 | ||
3300 | /* | |
3301 | * Build circular lists of descriptors | |
3302 | */ | |
3303 | ||
3304 | for (i=0; i < info->rbuf_count; i++) { | |
3305 | /* physical address of this descriptor */ | |
3306 | info->rbufs[i].pdesc = pbufs + (i * sizeof(struct slgt_desc)); | |
3307 | ||
3308 | /* physical address of next descriptor */ | |
3309 | if (i == info->rbuf_count - 1) | |
3310 | info->rbufs[i].next = cpu_to_le32(pbufs); | |
3311 | else | |
3312 | info->rbufs[i].next = cpu_to_le32(pbufs + ((i+1) * sizeof(struct slgt_desc))); | |
3313 | set_desc_count(info->rbufs[i], DMABUFSIZE); | |
3314 | } | |
3315 | ||
3316 | for (i=0; i < info->tbuf_count; i++) { | |
3317 | /* physical address of this descriptor */ | |
3318 | info->tbufs[i].pdesc = pbufs + ((info->rbuf_count + i) * sizeof(struct slgt_desc)); | |
3319 | ||
3320 | /* physical address of next descriptor */ | |
3321 | if (i == info->tbuf_count - 1) | |
3322 | info->tbufs[i].next = cpu_to_le32(pbufs + info->rbuf_count * sizeof(struct slgt_desc)); | |
3323 | else | |
3324 | info->tbufs[i].next = cpu_to_le32(pbufs + ((info->rbuf_count + i + 1) * sizeof(struct slgt_desc))); | |
3325 | } | |
3326 | ||
3327 | return 0; | |
3328 | } | |
3329 | ||
3330 | static void free_desc(struct slgt_info *info) | |
3331 | { | |
3332 | if (info->bufs != NULL) { | |
3333 | pci_free_consistent(info->pdev, DESC_LIST_SIZE, info->bufs, info->bufs_dma_addr); | |
3334 | info->bufs = NULL; | |
3335 | info->rbufs = NULL; | |
3336 | info->tbufs = NULL; | |
3337 | } | |
3338 | } | |
3339 | ||
3340 | static int alloc_bufs(struct slgt_info *info, struct slgt_desc *bufs, int count) | |
3341 | { | |
3342 | int i; | |
3343 | for (i=0; i < count; i++) { | |
3344 | if ((bufs[i].buf = pci_alloc_consistent(info->pdev, DMABUFSIZE, &bufs[i].buf_dma_addr)) == NULL) | |
3345 | return -ENOMEM; | |
3346 | bufs[i].pbuf = cpu_to_le32((unsigned int)bufs[i].buf_dma_addr); | |
3347 | } | |
3348 | return 0; | |
3349 | } | |
3350 | ||
3351 | static void free_bufs(struct slgt_info *info, struct slgt_desc *bufs, int count) | |
3352 | { | |
3353 | int i; | |
3354 | for (i=0; i < count; i++) { | |
3355 | if (bufs[i].buf == NULL) | |
3356 | continue; | |
3357 | pci_free_consistent(info->pdev, DMABUFSIZE, bufs[i].buf, bufs[i].buf_dma_addr); | |
3358 | bufs[i].buf = NULL; | |
3359 | } | |
3360 | } | |
3361 | ||
3362 | static int alloc_dma_bufs(struct slgt_info *info) | |
3363 | { | |
3364 | info->rbuf_count = 32; | |
3365 | info->tbuf_count = 32; | |
3366 | ||
3367 | if (alloc_desc(info) < 0 || | |
3368 | alloc_bufs(info, info->rbufs, info->rbuf_count) < 0 || | |
3369 | alloc_bufs(info, info->tbufs, info->tbuf_count) < 0 || | |
3370 | alloc_tmp_rbuf(info) < 0) { | |
3371 | DBGERR(("%s DMA buffer alloc fail\n", info->device_name)); | |
3372 | return -ENOMEM; | |
3373 | } | |
3374 | reset_rbufs(info); | |
3375 | return 0; | |
3376 | } | |
3377 | ||
3378 | static void free_dma_bufs(struct slgt_info *info) | |
3379 | { | |
3380 | if (info->bufs) { | |
3381 | free_bufs(info, info->rbufs, info->rbuf_count); | |
3382 | free_bufs(info, info->tbufs, info->tbuf_count); | |
3383 | free_desc(info); | |
3384 | } | |
3385 | free_tmp_rbuf(info); | |
3386 | } | |
3387 | ||
3388 | static int claim_resources(struct slgt_info *info) | |
3389 | { | |
3390 | if (request_mem_region(info->phys_reg_addr, SLGT_REG_SIZE, "synclink_gt") == NULL) { | |
3391 | DBGERR(("%s reg addr conflict, addr=%08X\n", | |
3392 | info->device_name, info->phys_reg_addr)); | |
3393 | info->init_error = DiagStatus_AddressConflict; | |
3394 | goto errout; | |
3395 | } | |
3396 | else | |
0fab6de0 | 3397 | info->reg_addr_requested = true; |
705b6c7b | 3398 | |
24cb2335 | 3399 | info->reg_addr = ioremap_nocache(info->phys_reg_addr, SLGT_REG_SIZE); |
705b6c7b PF |
3400 | if (!info->reg_addr) { |
3401 | DBGERR(("%s cant map device registers, addr=%08X\n", | |
3402 | info->device_name, info->phys_reg_addr)); | |
3403 | info->init_error = DiagStatus_CantAssignPciResources; | |
3404 | goto errout; | |
3405 | } | |
705b6c7b PF |
3406 | return 0; |
3407 | ||
3408 | errout: | |
3409 | release_resources(info); | |
3410 | return -ENODEV; | |
3411 | } | |
3412 | ||
3413 | static void release_resources(struct slgt_info *info) | |
3414 | { | |
3415 | if (info->irq_requested) { | |
3416 | free_irq(info->irq_level, info); | |
0fab6de0 | 3417 | info->irq_requested = false; |
705b6c7b PF |
3418 | } |
3419 | ||
3420 | if (info->reg_addr_requested) { | |
3421 | release_mem_region(info->phys_reg_addr, SLGT_REG_SIZE); | |
0fab6de0 | 3422 | info->reg_addr_requested = false; |
705b6c7b PF |
3423 | } |
3424 | ||
3425 | if (info->reg_addr) { | |
0c8365ec | 3426 | iounmap(info->reg_addr); |
705b6c7b PF |
3427 | info->reg_addr = NULL; |
3428 | } | |
3429 | } | |
3430 | ||
3431 | /* Add the specified device instance data structure to the | |
3432 | * global linked list of devices and increment the device count. | |
3433 | */ | |
3434 | static void add_device(struct slgt_info *info) | |
3435 | { | |
3436 | char *devstr; | |
3437 | ||
3438 | info->next_device = NULL; | |
3439 | info->line = slgt_device_count; | |
3440 | sprintf(info->device_name, "%s%d", tty_dev_prefix, info->line); | |
3441 | ||
3442 | if (info->line < MAX_DEVICES) { | |
3443 | if (maxframe[info->line]) | |
3444 | info->max_frame_size = maxframe[info->line]; | |
705b6c7b PF |
3445 | } |
3446 | ||
3447 | slgt_device_count++; | |
3448 | ||
3449 | if (!slgt_device_list) | |
3450 | slgt_device_list = info; | |
3451 | else { | |
3452 | struct slgt_info *current_dev = slgt_device_list; | |
3453 | while(current_dev->next_device) | |
3454 | current_dev = current_dev->next_device; | |
3455 | current_dev->next_device = info; | |
3456 | } | |
3457 | ||
3458 | if (info->max_frame_size < 4096) | |
3459 | info->max_frame_size = 4096; | |
3460 | else if (info->max_frame_size > 65535) | |
3461 | info->max_frame_size = 65535; | |
3462 | ||
3463 | switch(info->pdev->device) { | |
3464 | case SYNCLINK_GT_DEVICE_ID: | |
3465 | devstr = "GT"; | |
3466 | break; | |
6f84be84 PF |
3467 | case SYNCLINK_GT2_DEVICE_ID: |
3468 | devstr = "GT2"; | |
3469 | break; | |
705b6c7b PF |
3470 | case SYNCLINK_GT4_DEVICE_ID: |
3471 | devstr = "GT4"; | |
3472 | break; | |
3473 | case SYNCLINK_AC_DEVICE_ID: | |
3474 | devstr = "AC"; | |
3475 | info->params.mode = MGSL_MODE_ASYNC; | |
3476 | break; | |
3477 | default: | |
3478 | devstr = "(unknown model)"; | |
3479 | } | |
3480 | printk("SyncLink %s %s IO=%08x IRQ=%d MaxFrameSize=%u\n", | |
3481 | devstr, info->device_name, info->phys_reg_addr, | |
3482 | info->irq_level, info->max_frame_size); | |
3483 | ||
af69c7f9 | 3484 | #if SYNCLINK_GENERIC_HDLC |
705b6c7b PF |
3485 | hdlcdev_init(info); |
3486 | #endif | |
3487 | } | |
3488 | ||
31f35939 AC |
3489 | static const struct tty_port_operations slgt_port_ops = { |
3490 | .carrier_raised = carrier_raised, | |
fcc8ac18 | 3491 | .dtr_rts = dtr_rts, |
31f35939 AC |
3492 | }; |
3493 | ||
705b6c7b PF |
3494 | /* |
3495 | * allocate device instance structure, return NULL on failure | |
3496 | */ | |
3497 | static struct slgt_info *alloc_dev(int adapter_num, int port_num, struct pci_dev *pdev) | |
3498 | { | |
3499 | struct slgt_info *info; | |
3500 | ||
dd00cc48 | 3501 | info = kzalloc(sizeof(struct slgt_info), GFP_KERNEL); |
705b6c7b PF |
3502 | |
3503 | if (!info) { | |
3504 | DBGERR(("%s device alloc failed adapter=%d port=%d\n", | |
3505 | driver_name, adapter_num, port_num)); | |
3506 | } else { | |
44b7d1b3 | 3507 | tty_port_init(&info->port); |
31f35939 | 3508 | info->port.ops = &slgt_port_ops; |
705b6c7b | 3509 | info->magic = MGSL_MAGIC; |
c4028958 | 3510 | INIT_WORK(&info->task, bh_handler); |
705b6c7b | 3511 | info->max_frame_size = 4096; |
1f80769f | 3512 | info->base_clock = 14745600; |
814dae03 | 3513 | info->rbuf_fill_level = DMABUFSIZE; |
44b7d1b3 AC |
3514 | info->port.close_delay = 5*HZ/10; |
3515 | info->port.closing_wait = 30*HZ; | |
705b6c7b PF |
3516 | init_waitqueue_head(&info->status_event_wait_q); |
3517 | init_waitqueue_head(&info->event_wait_q); | |
3518 | spin_lock_init(&info->netlock); | |
3519 | memcpy(&info->params,&default_params,sizeof(MGSL_PARAMS)); | |
3520 | info->idle_mode = HDLC_TXIDLE_FLAGS; | |
3521 | info->adapter_num = adapter_num; | |
3522 | info->port_num = port_num; | |
3523 | ||
40565f19 JS |
3524 | setup_timer(&info->tx_timer, tx_timeout, (unsigned long)info); |
3525 | setup_timer(&info->rx_timer, rx_timeout, (unsigned long)info); | |
705b6c7b PF |
3526 | |
3527 | /* Copy configuration info to device instance data */ | |
3528 | info->pdev = pdev; | |
3529 | info->irq_level = pdev->irq; | |
3530 | info->phys_reg_addr = pci_resource_start(pdev,0); | |
3531 | ||
705b6c7b | 3532 | info->bus_type = MGSL_BUS_TYPE_PCI; |
0f2ed4c6 | 3533 | info->irq_flags = IRQF_SHARED; |
705b6c7b PF |
3534 | |
3535 | info->init_error = -1; /* assume error, set to 0 on successful init */ | |
3536 | } | |
3537 | ||
3538 | return info; | |
3539 | } | |
3540 | ||
3541 | static void device_init(int adapter_num, struct pci_dev *pdev) | |
3542 | { | |
3543 | struct slgt_info *port_array[SLGT_MAX_PORTS]; | |
3544 | int i; | |
3545 | int port_count = 1; | |
3546 | ||
6f84be84 PF |
3547 | if (pdev->device == SYNCLINK_GT2_DEVICE_ID) |
3548 | port_count = 2; | |
3549 | else if (pdev->device == SYNCLINK_GT4_DEVICE_ID) | |
705b6c7b PF |
3550 | port_count = 4; |
3551 | ||
3552 | /* allocate device instances for all ports */ | |
3553 | for (i=0; i < port_count; ++i) { | |
3554 | port_array[i] = alloc_dev(adapter_num, i, pdev); | |
3555 | if (port_array[i] == NULL) { | |
3556 | for (--i; i >= 0; --i) | |
3557 | kfree(port_array[i]); | |
3558 | return; | |
3559 | } | |
3560 | } | |
3561 | ||
3562 | /* give copy of port_array to all ports and add to device list */ | |
3563 | for (i=0; i < port_count; ++i) { | |
3564 | memcpy(port_array[i]->port_array, port_array, sizeof(port_array)); | |
3565 | add_device(port_array[i]); | |
3566 | port_array[i]->port_count = port_count; | |
3567 | spin_lock_init(&port_array[i]->lock); | |
3568 | } | |
3569 | ||
3570 | /* Allocate and claim adapter resources */ | |
3571 | if (!claim_resources(port_array[0])) { | |
3572 | ||
3573 | alloc_dma_bufs(port_array[0]); | |
3574 | ||
3575 | /* copy resource information from first port to others */ | |
3576 | for (i = 1; i < port_count; ++i) { | |
3577 | port_array[i]->lock = port_array[0]->lock; | |
3578 | port_array[i]->irq_level = port_array[0]->irq_level; | |
3579 | port_array[i]->reg_addr = port_array[0]->reg_addr; | |
3580 | alloc_dma_bufs(port_array[i]); | |
3581 | } | |
3582 | ||
3583 | if (request_irq(port_array[0]->irq_level, | |
3584 | slgt_interrupt, | |
3585 | port_array[0]->irq_flags, | |
3586 | port_array[0]->device_name, | |
3587 | port_array[0]) < 0) { | |
3588 | DBGERR(("%s request_irq failed IRQ=%d\n", | |
3589 | port_array[0]->device_name, | |
3590 | port_array[0]->irq_level)); | |
3591 | } else { | |
0fab6de0 | 3592 | port_array[0]->irq_requested = true; |
705b6c7b | 3593 | adapter_test(port_array[0]); |
0080b7aa | 3594 | for (i=1 ; i < port_count ; i++) { |
705b6c7b | 3595 | port_array[i]->init_error = port_array[0]->init_error; |
0080b7aa PF |
3596 | port_array[i]->gpio_present = port_array[0]->gpio_present; |
3597 | } | |
705b6c7b PF |
3598 | } |
3599 | } | |
62eb5b1f PF |
3600 | |
3601 | for (i=0; i < port_count; ++i) | |
3602 | tty_register_device(serial_driver, port_array[i]->line, &(port_array[i]->pdev->dev)); | |
705b6c7b PF |
3603 | } |
3604 | ||
3605 | static int __devinit init_one(struct pci_dev *dev, | |
3606 | const struct pci_device_id *ent) | |
3607 | { | |
3608 | if (pci_enable_device(dev)) { | |
3609 | printk("error enabling pci device %p\n", dev); | |
3610 | return -EIO; | |
3611 | } | |
3612 | pci_set_master(dev); | |
3613 | device_init(slgt_device_count, dev); | |
3614 | return 0; | |
3615 | } | |
3616 | ||
3617 | static void __devexit remove_one(struct pci_dev *dev) | |
3618 | { | |
3619 | } | |
3620 | ||
b68e31d0 | 3621 | static const struct tty_operations ops = { |
705b6c7b PF |
3622 | .open = open, |
3623 | .close = close, | |
3624 | .write = write, | |
3625 | .put_char = put_char, | |
3626 | .flush_chars = flush_chars, | |
3627 | .write_room = write_room, | |
3628 | .chars_in_buffer = chars_in_buffer, | |
3629 | .flush_buffer = flush_buffer, | |
3630 | .ioctl = ioctl, | |
2acdb169 | 3631 | .compat_ioctl = slgt_compat_ioctl, |
705b6c7b PF |
3632 | .throttle = throttle, |
3633 | .unthrottle = unthrottle, | |
3634 | .send_xchar = send_xchar, | |
3635 | .break_ctl = set_break, | |
3636 | .wait_until_sent = wait_until_sent, | |
705b6c7b PF |
3637 | .set_termios = set_termios, |
3638 | .stop = tx_hold, | |
3639 | .start = tx_release, | |
3640 | .hangup = hangup, | |
3641 | .tiocmget = tiocmget, | |
3642 | .tiocmset = tiocmset, | |
a18c56e5 | 3643 | .proc_fops = &synclink_gt_proc_fops, |
705b6c7b PF |
3644 | }; |
3645 | ||
3646 | static void slgt_cleanup(void) | |
3647 | { | |
3648 | int rc; | |
3649 | struct slgt_info *info; | |
3650 | struct slgt_info *tmp; | |
3651 | ||
a6b2f87b | 3652 | printk(KERN_INFO "unload %s\n", driver_name); |
705b6c7b PF |
3653 | |
3654 | if (serial_driver) { | |
62eb5b1f PF |
3655 | for (info=slgt_device_list ; info != NULL ; info=info->next_device) |
3656 | tty_unregister_device(serial_driver, info->line); | |
705b6c7b PF |
3657 | if ((rc = tty_unregister_driver(serial_driver))) |
3658 | DBGERR(("tty_unregister_driver error=%d\n", rc)); | |
3659 | put_tty_driver(serial_driver); | |
3660 | } | |
3661 | ||
3662 | /* reset devices */ | |
3663 | info = slgt_device_list; | |
3664 | while(info) { | |
3665 | reset_port(info); | |
3666 | info = info->next_device; | |
3667 | } | |
3668 | ||
3669 | /* release devices */ | |
3670 | info = slgt_device_list; | |
3671 | while(info) { | |
af69c7f9 | 3672 | #if SYNCLINK_GENERIC_HDLC |
705b6c7b PF |
3673 | hdlcdev_exit(info); |
3674 | #endif | |
3675 | free_dma_bufs(info); | |
3676 | free_tmp_rbuf(info); | |
3677 | if (info->port_num == 0) | |
3678 | release_resources(info); | |
3679 | tmp = info; | |
3680 | info = info->next_device; | |
3681 | kfree(tmp); | |
3682 | } | |
3683 | ||
3684 | if (pci_registered) | |
3685 | pci_unregister_driver(&pci_driver); | |
3686 | } | |
3687 | ||
3688 | /* | |
3689 | * Driver initialization entry point. | |
3690 | */ | |
3691 | static int __init slgt_init(void) | |
3692 | { | |
3693 | int rc; | |
3694 | ||
a6b2f87b | 3695 | printk(KERN_INFO "%s\n", driver_name); |
705b6c7b | 3696 | |
705b6c7b PF |
3697 | serial_driver = alloc_tty_driver(MAX_DEVICES); |
3698 | if (!serial_driver) { | |
62eb5b1f PF |
3699 | printk("%s can't allocate tty driver\n", driver_name); |
3700 | return -ENOMEM; | |
705b6c7b PF |
3701 | } |
3702 | ||
3703 | /* Initialize the tty_driver structure */ | |
3704 | ||
3705 | serial_driver->owner = THIS_MODULE; | |
3706 | serial_driver->driver_name = tty_driver_name; | |
3707 | serial_driver->name = tty_dev_prefix; | |
3708 | serial_driver->major = ttymajor; | |
3709 | serial_driver->minor_start = 64; | |
3710 | serial_driver->type = TTY_DRIVER_TYPE_SERIAL; | |
3711 | serial_driver->subtype = SERIAL_TYPE_NORMAL; | |
3712 | serial_driver->init_termios = tty_std_termios; | |
3713 | serial_driver->init_termios.c_cflag = | |
3714 | B9600 | CS8 | CREAD | HUPCL | CLOCAL; | |
606d099c AC |
3715 | serial_driver->init_termios.c_ispeed = 9600; |
3716 | serial_driver->init_termios.c_ospeed = 9600; | |
62eb5b1f | 3717 | serial_driver->flags = TTY_DRIVER_REAL_RAW | TTY_DRIVER_DYNAMIC_DEV; |
705b6c7b PF |
3718 | tty_set_operations(serial_driver, &ops); |
3719 | if ((rc = tty_register_driver(serial_driver)) < 0) { | |
3720 | DBGERR(("%s can't register serial driver\n", driver_name)); | |
3721 | put_tty_driver(serial_driver); | |
3722 | serial_driver = NULL; | |
3723 | goto error; | |
3724 | } | |
3725 | ||
a6b2f87b PF |
3726 | printk(KERN_INFO "%s, tty major#%d\n", |
3727 | driver_name, serial_driver->major); | |
705b6c7b | 3728 | |
62eb5b1f PF |
3729 | slgt_device_count = 0; |
3730 | if ((rc = pci_register_driver(&pci_driver)) < 0) { | |
3731 | printk("%s pci_register_driver error=%d\n", driver_name, rc); | |
3732 | goto error; | |
3733 | } | |
0fab6de0 | 3734 | pci_registered = true; |
62eb5b1f PF |
3735 | |
3736 | if (!slgt_device_list) | |
3737 | printk("%s no devices found\n",driver_name); | |
3738 | ||
705b6c7b PF |
3739 | return 0; |
3740 | ||
3741 | error: | |
3742 | slgt_cleanup(); | |
3743 | return rc; | |
3744 | } | |
3745 | ||
3746 | static void __exit slgt_exit(void) | |
3747 | { | |
3748 | slgt_cleanup(); | |
3749 | } | |
3750 | ||
3751 | module_init(slgt_init); | |
3752 | module_exit(slgt_exit); | |
3753 | ||
3754 | /* | |
3755 | * register access routines | |
3756 | */ | |
3757 | ||
3758 | #define CALC_REGADDR() \ | |
3759 | unsigned long reg_addr = ((unsigned long)info->reg_addr) + addr; \ | |
3760 | if (addr >= 0x80) \ | |
3761 | reg_addr += (info->port_num) * 32; | |
3762 | ||
3763 | static __u8 rd_reg8(struct slgt_info *info, unsigned int addr) | |
3764 | { | |
3765 | CALC_REGADDR(); | |
3766 | return readb((void __iomem *)reg_addr); | |
3767 | } | |
3768 | ||
3769 | static void wr_reg8(struct slgt_info *info, unsigned int addr, __u8 value) | |
3770 | { | |
3771 | CALC_REGADDR(); | |
3772 | writeb(value, (void __iomem *)reg_addr); | |
3773 | } | |
3774 | ||
3775 | static __u16 rd_reg16(struct slgt_info *info, unsigned int addr) | |
3776 | { | |
3777 | CALC_REGADDR(); | |
3778 | return readw((void __iomem *)reg_addr); | |
3779 | } | |
3780 | ||
3781 | static void wr_reg16(struct slgt_info *info, unsigned int addr, __u16 value) | |
3782 | { | |
3783 | CALC_REGADDR(); | |
3784 | writew(value, (void __iomem *)reg_addr); | |
3785 | } | |
3786 | ||
3787 | static __u32 rd_reg32(struct slgt_info *info, unsigned int addr) | |
3788 | { | |
3789 | CALC_REGADDR(); | |
3790 | return readl((void __iomem *)reg_addr); | |
3791 | } | |
3792 | ||
3793 | static void wr_reg32(struct slgt_info *info, unsigned int addr, __u32 value) | |
3794 | { | |
3795 | CALC_REGADDR(); | |
3796 | writel(value, (void __iomem *)reg_addr); | |
3797 | } | |
3798 | ||
3799 | static void rdma_reset(struct slgt_info *info) | |
3800 | { | |
3801 | unsigned int i; | |
3802 | ||
3803 | /* set reset bit */ | |
3804 | wr_reg32(info, RDCSR, BIT1); | |
3805 | ||
3806 | /* wait for enable bit cleared */ | |
3807 | for(i=0 ; i < 1000 ; i++) | |
3808 | if (!(rd_reg32(info, RDCSR) & BIT0)) | |
3809 | break; | |
3810 | } | |
3811 | ||
3812 | static void tdma_reset(struct slgt_info *info) | |
3813 | { | |
3814 | unsigned int i; | |
3815 | ||
3816 | /* set reset bit */ | |
3817 | wr_reg32(info, TDCSR, BIT1); | |
3818 | ||
3819 | /* wait for enable bit cleared */ | |
3820 | for(i=0 ; i < 1000 ; i++) | |
3821 | if (!(rd_reg32(info, TDCSR) & BIT0)) | |
3822 | break; | |
3823 | } | |
3824 | ||
3825 | /* | |
3826 | * enable internal loopback | |
3827 | * TxCLK and RxCLK are generated from BRG | |
3828 | * and TxD is looped back to RxD internally. | |
3829 | */ | |
3830 | static void enable_loopback(struct slgt_info *info) | |
3831 | { | |
3832 | /* SCR (serial control) BIT2=looopback enable */ | |
3833 | wr_reg16(info, SCR, (unsigned short)(rd_reg16(info, SCR) | BIT2)); | |
3834 | ||
3835 | if (info->params.mode != MGSL_MODE_ASYNC) { | |
3836 | /* CCR (clock control) | |
3837 | * 07..05 tx clock source (010 = BRG) | |
3838 | * 04..02 rx clock source (010 = BRG) | |
3839 | * 01 auxclk enable (0 = disable) | |
3840 | * 00 BRG enable (1 = enable) | |
3841 | * | |
3842 | * 0100 1001 | |
3843 | */ | |
3844 | wr_reg8(info, CCR, 0x49); | |
3845 | ||
3846 | /* set speed if available, otherwise use default */ | |
3847 | if (info->params.clock_speed) | |
3848 | set_rate(info, info->params.clock_speed); | |
3849 | else | |
3850 | set_rate(info, 3686400); | |
3851 | } | |
3852 | } | |
3853 | ||
3854 | /* | |
3855 | * set baud rate generator to specified rate | |
3856 | */ | |
3857 | static void set_rate(struct slgt_info *info, u32 rate) | |
3858 | { | |
3859 | unsigned int div; | |
1f80769f | 3860 | unsigned int osc = info->base_clock; |
705b6c7b PF |
3861 | |
3862 | /* div = osc/rate - 1 | |
3863 | * | |
3864 | * Round div up if osc/rate is not integer to | |
3865 | * force to next slowest rate. | |
3866 | */ | |
3867 | ||
3868 | if (rate) { | |
3869 | div = osc/rate; | |
3870 | if (!(osc % rate) && div) | |
3871 | div--; | |
3872 | wr_reg16(info, BDR, (unsigned short)div); | |
3873 | } | |
3874 | } | |
3875 | ||
3876 | static void rx_stop(struct slgt_info *info) | |
3877 | { | |
3878 | unsigned short val; | |
3879 | ||
3880 | /* disable and reset receiver */ | |
3881 | val = rd_reg16(info, RCR) & ~BIT1; /* clear enable bit */ | |
3882 | wr_reg16(info, RCR, (unsigned short)(val | BIT2)); /* set reset bit */ | |
3883 | wr_reg16(info, RCR, val); /* clear reset bit */ | |
3884 | ||
3885 | slgt_irq_off(info, IRQ_RXOVER + IRQ_RXDATA + IRQ_RXIDLE); | |
3886 | ||
3887 | /* clear pending rx interrupts */ | |
3888 | wr_reg16(info, SSR, IRQ_RXIDLE + IRQ_RXOVER); | |
3889 | ||
3890 | rdma_reset(info); | |
3891 | ||
0fab6de0 JP |
3892 | info->rx_enabled = false; |
3893 | info->rx_restart = false; | |
705b6c7b PF |
3894 | } |
3895 | ||
3896 | static void rx_start(struct slgt_info *info) | |
3897 | { | |
3898 | unsigned short val; | |
3899 | ||
3900 | slgt_irq_off(info, IRQ_RXOVER + IRQ_RXDATA); | |
3901 | ||
3902 | /* clear pending rx overrun IRQ */ | |
3903 | wr_reg16(info, SSR, IRQ_RXOVER); | |
3904 | ||
3905 | /* reset and disable receiver */ | |
3906 | val = rd_reg16(info, RCR) & ~BIT1; /* clear enable bit */ | |
3907 | wr_reg16(info, RCR, (unsigned short)(val | BIT2)); /* set reset bit */ | |
3908 | wr_reg16(info, RCR, val); /* clear reset bit */ | |
3909 | ||
3910 | rdma_reset(info); | |
3911 | reset_rbufs(info); | |
3912 | ||
5ba5a5d2 PF |
3913 | if (info->rx_pio) { |
3914 | /* rx request when rx FIFO not empty */ | |
3915 | wr_reg16(info, SCR, (unsigned short)(rd_reg16(info, SCR) & ~BIT14)); | |
3916 | slgt_irq_on(info, IRQ_RXDATA); | |
3917 | if (info->params.mode == MGSL_MODE_ASYNC) { | |
3918 | /* enable saving of rx status */ | |
3919 | wr_reg32(info, RDCSR, BIT6); | |
3920 | } | |
705b6c7b | 3921 | } else { |
5ba5a5d2 PF |
3922 | /* rx request when rx FIFO half full */ |
3923 | wr_reg16(info, SCR, (unsigned short)(rd_reg16(info, SCR) | BIT14)); | |
3924 | /* set 1st descriptor address */ | |
3925 | wr_reg32(info, RDDAR, info->rbufs[0].pdesc); | |
3926 | ||
3927 | if (info->params.mode != MGSL_MODE_ASYNC) { | |
3928 | /* enable rx DMA and DMA interrupt */ | |
3929 | wr_reg32(info, RDCSR, (BIT2 + BIT0)); | |
3930 | } else { | |
3931 | /* enable saving of rx status, rx DMA and DMA interrupt */ | |
3932 | wr_reg32(info, RDCSR, (BIT6 + BIT2 + BIT0)); | |
3933 | } | |
705b6c7b PF |
3934 | } |
3935 | ||
3936 | slgt_irq_on(info, IRQ_RXOVER); | |
3937 | ||
3938 | /* enable receiver */ | |
3939 | wr_reg16(info, RCR, (unsigned short)(rd_reg16(info, RCR) | BIT1)); | |
3940 | ||
0fab6de0 JP |
3941 | info->rx_restart = false; |
3942 | info->rx_enabled = true; | |
705b6c7b PF |
3943 | } |
3944 | ||
3945 | static void tx_start(struct slgt_info *info) | |
3946 | { | |
3947 | if (!info->tx_enabled) { | |
3948 | wr_reg16(info, TCR, | |
cb10dc9a | 3949 | (unsigned short)((rd_reg16(info, TCR) | BIT1) & ~BIT2)); |
0fab6de0 | 3950 | info->tx_enabled = true; |
705b6c7b PF |
3951 | } |
3952 | ||
de538eb3 | 3953 | if (desc_count(info->tbufs[info->tbuf_start])) { |
0fab6de0 | 3954 | info->drop_rts_on_tx_done = false; |
705b6c7b PF |
3955 | |
3956 | if (info->params.mode != MGSL_MODE_ASYNC) { | |
3957 | if (info->params.flags & HDLC_FLAG_AUTO_RTS) { | |
3958 | get_signals(info); | |
3959 | if (!(info->signals & SerialSignal_RTS)) { | |
3960 | info->signals |= SerialSignal_RTS; | |
3961 | set_signals(info); | |
0fab6de0 | 3962 | info->drop_rts_on_tx_done = true; |
705b6c7b PF |
3963 | } |
3964 | } | |
3965 | ||
3966 | slgt_irq_off(info, IRQ_TXDATA); | |
3967 | slgt_irq_on(info, IRQ_TXUNDER + IRQ_TXIDLE); | |
3968 | /* clear tx idle and underrun status bits */ | |
3969 | wr_reg16(info, SSR, (unsigned short)(IRQ_TXIDLE + IRQ_TXUNDER)); | |
705b6c7b | 3970 | } else { |
705b6c7b PF |
3971 | slgt_irq_off(info, IRQ_TXDATA); |
3972 | slgt_irq_on(info, IRQ_TXIDLE); | |
3973 | /* clear tx idle status bit */ | |
3974 | wr_reg16(info, SSR, IRQ_TXIDLE); | |
705b6c7b | 3975 | } |
ce89294c PF |
3976 | /* set 1st descriptor address and start DMA */ |
3977 | wr_reg32(info, TDDAR, info->tbufs[info->tbuf_start].pdesc); | |
3978 | wr_reg32(info, TDCSR, BIT2 + BIT0); | |
0fab6de0 | 3979 | info->tx_active = true; |
705b6c7b PF |
3980 | } |
3981 | } | |
3982 | ||
3983 | static void tx_stop(struct slgt_info *info) | |
3984 | { | |
3985 | unsigned short val; | |
3986 | ||
3987 | del_timer(&info->tx_timer); | |
3988 | ||
3989 | tdma_reset(info); | |
3990 | ||
3991 | /* reset and disable transmitter */ | |
3992 | val = rd_reg16(info, TCR) & ~BIT1; /* clear enable bit */ | |
3993 | wr_reg16(info, TCR, (unsigned short)(val | BIT2)); /* set reset bit */ | |
705b6c7b PF |
3994 | |
3995 | slgt_irq_off(info, IRQ_TXDATA + IRQ_TXIDLE + IRQ_TXUNDER); | |
3996 | ||
3997 | /* clear tx idle and underrun status bit */ | |
3998 | wr_reg16(info, SSR, (unsigned short)(IRQ_TXIDLE + IRQ_TXUNDER)); | |
3999 | ||
4000 | reset_tbufs(info); | |
4001 | ||
0fab6de0 JP |
4002 | info->tx_enabled = false; |
4003 | info->tx_active = false; | |
705b6c7b PF |
4004 | } |
4005 | ||
4006 | static void reset_port(struct slgt_info *info) | |
4007 | { | |
4008 | if (!info->reg_addr) | |
4009 | return; | |
4010 | ||
4011 | tx_stop(info); | |
4012 | rx_stop(info); | |
4013 | ||
4014 | info->signals &= ~(SerialSignal_DTR + SerialSignal_RTS); | |
4015 | set_signals(info); | |
4016 | ||
4017 | slgt_irq_off(info, IRQ_ALL | IRQ_MASTER); | |
4018 | } | |
4019 | ||
4020 | static void reset_adapter(struct slgt_info *info) | |
4021 | { | |
4022 | int i; | |
4023 | for (i=0; i < info->port_count; ++i) { | |
4024 | if (info->port_array[i]) | |
4025 | reset_port(info->port_array[i]); | |
4026 | } | |
4027 | } | |
4028 | ||
4029 | static void async_mode(struct slgt_info *info) | |
4030 | { | |
4031 | unsigned short val; | |
4032 | ||
4033 | slgt_irq_off(info, IRQ_ALL | IRQ_MASTER); | |
4034 | tx_stop(info); | |
4035 | rx_stop(info); | |
4036 | ||
4037 | /* TCR (tx control) | |
4038 | * | |
4039 | * 15..13 mode, 010=async | |
4040 | * 12..10 encoding, 000=NRZ | |
4041 | * 09 parity enable | |
4042 | * 08 1=odd parity, 0=even parity | |
4043 | * 07 1=RTS driver control | |
4044 | * 06 1=break enable | |
4045 | * 05..04 character length | |
4046 | * 00=5 bits | |
4047 | * 01=6 bits | |
4048 | * 10=7 bits | |
4049 | * 11=8 bits | |
4050 | * 03 0=1 stop bit, 1=2 stop bits | |
4051 | * 02 reset | |
4052 | * 01 enable | |
4053 | * 00 auto-CTS enable | |
4054 | */ | |
4055 | val = 0x4000; | |
4056 | ||
4057 | if (info->if_mode & MGSL_INTERFACE_RTS_EN) | |
4058 | val |= BIT7; | |
4059 | ||
4060 | if (info->params.parity != ASYNC_PARITY_NONE) { | |
4061 | val |= BIT9; | |
4062 | if (info->params.parity == ASYNC_PARITY_ODD) | |
4063 | val |= BIT8; | |
4064 | } | |
4065 | ||
4066 | switch (info->params.data_bits) | |
4067 | { | |
4068 | case 6: val |= BIT4; break; | |
4069 | case 7: val |= BIT5; break; | |
4070 | case 8: val |= BIT5 + BIT4; break; | |
4071 | } | |
4072 | ||
4073 | if (info->params.stop_bits != 1) | |
4074 | val |= BIT3; | |
4075 | ||
4076 | if (info->params.flags & HDLC_FLAG_AUTO_CTS) | |
4077 | val |= BIT0; | |
4078 | ||
4079 | wr_reg16(info, TCR, val); | |
4080 | ||
4081 | /* RCR (rx control) | |
4082 | * | |
4083 | * 15..13 mode, 010=async | |
4084 | * 12..10 encoding, 000=NRZ | |
4085 | * 09 parity enable | |
4086 | * 08 1=odd parity, 0=even parity | |
4087 | * 07..06 reserved, must be 0 | |
4088 | * 05..04 character length | |
4089 | * 00=5 bits | |
4090 | * 01=6 bits | |
4091 | * 10=7 bits | |
4092 | * 11=8 bits | |
4093 | * 03 reserved, must be zero | |
4094 | * 02 reset | |
4095 | * 01 enable | |
4096 | * 00 auto-DCD enable | |
4097 | */ | |
4098 | val = 0x4000; | |
4099 | ||
4100 | if (info->params.parity != ASYNC_PARITY_NONE) { | |
4101 | val |= BIT9; | |
4102 | if (info->params.parity == ASYNC_PARITY_ODD) | |
4103 | val |= BIT8; | |
4104 | } | |
4105 | ||
4106 | switch (info->params.data_bits) | |
4107 | { | |
4108 | case 6: val |= BIT4; break; | |
4109 | case 7: val |= BIT5; break; | |
4110 | case 8: val |= BIT5 + BIT4; break; | |
4111 | } | |
4112 | ||
4113 | if (info->params.flags & HDLC_FLAG_AUTO_DCD) | |
4114 | val |= BIT0; | |
4115 | ||
4116 | wr_reg16(info, RCR, val); | |
4117 | ||
4118 | /* CCR (clock control) | |
4119 | * | |
4120 | * 07..05 011 = tx clock source is BRG/16 | |
4121 | * 04..02 010 = rx clock source is BRG | |
4122 | * 01 0 = auxclk disabled | |
4123 | * 00 1 = BRG enabled | |
4124 | * | |
4125 | * 0110 1001 | |
4126 | */ | |
4127 | wr_reg8(info, CCR, 0x69); | |
4128 | ||
4129 | msc_set_vcr(info); | |
4130 | ||
705b6c7b PF |
4131 | /* SCR (serial control) |
4132 | * | |
4133 | * 15 1=tx req on FIFO half empty | |
4134 | * 14 1=rx req on FIFO half full | |
4135 | * 13 tx data IRQ enable | |
4136 | * 12 tx idle IRQ enable | |
4137 | * 11 rx break on IRQ enable | |
4138 | * 10 rx data IRQ enable | |
4139 | * 09 rx break off IRQ enable | |
4140 | * 08 overrun IRQ enable | |
4141 | * 07 DSR IRQ enable | |
4142 | * 06 CTS IRQ enable | |
4143 | * 05 DCD IRQ enable | |
4144 | * 04 RI IRQ enable | |
1f80769f | 4145 | * 03 0=16x sampling, 1=8x sampling |
705b6c7b PF |
4146 | * 02 1=txd->rxd internal loopback enable |
4147 | * 01 reserved, must be zero | |
4148 | * 00 1=master IRQ enable | |
4149 | */ | |
4150 | val = BIT15 + BIT14 + BIT0; | |
1f80769f PF |
4151 | /* JCR[8] : 1 = x8 async mode feature available */ |
4152 | if ((rd_reg32(info, JCR) & BIT8) && info->params.data_rate && | |
4153 | ((info->base_clock < (info->params.data_rate * 16)) || | |
4154 | (info->base_clock % (info->params.data_rate * 16)))) { | |
4155 | /* use 8x sampling */ | |
4156 | val |= BIT3; | |
4157 | set_rate(info, info->params.data_rate * 8); | |
4158 | } else { | |
4159 | /* use 16x sampling */ | |
4160 | set_rate(info, info->params.data_rate * 16); | |
4161 | } | |
705b6c7b PF |
4162 | wr_reg16(info, SCR, val); |
4163 | ||
4164 | slgt_irq_on(info, IRQ_RXBREAK | IRQ_RXOVER); | |
4165 | ||
705b6c7b PF |
4166 | if (info->params.loopback) |
4167 | enable_loopback(info); | |
4168 | } | |
4169 | ||
cb10dc9a | 4170 | static void sync_mode(struct slgt_info *info) |
705b6c7b PF |
4171 | { |
4172 | unsigned short val; | |
4173 | ||
4174 | slgt_irq_off(info, IRQ_ALL | IRQ_MASTER); | |
4175 | tx_stop(info); | |
4176 | rx_stop(info); | |
4177 | ||
4178 | /* TCR (tx control) | |
4179 | * | |
cb10dc9a | 4180 | * 15..13 mode, 000=HDLC 001=raw 010=async 011=monosync 100=bisync |
705b6c7b PF |
4181 | * 12..10 encoding |
4182 | * 09 CRC enable | |
4183 | * 08 CRC32 | |
4184 | * 07 1=RTS driver control | |
4185 | * 06 preamble enable | |
4186 | * 05..04 preamble length | |
4187 | * 03 share open/close flag | |
4188 | * 02 reset | |
4189 | * 01 enable | |
4190 | * 00 auto-CTS enable | |
4191 | */ | |
993456cd | 4192 | val = BIT2; |
705b6c7b | 4193 | |
cb10dc9a PF |
4194 | switch(info->params.mode) { |
4195 | case MGSL_MODE_MONOSYNC: val |= BIT14 + BIT13; break; | |
4196 | case MGSL_MODE_BISYNC: val |= BIT15; break; | |
4197 | case MGSL_MODE_RAW: val |= BIT13; break; | |
4198 | } | |
705b6c7b PF |
4199 | if (info->if_mode & MGSL_INTERFACE_RTS_EN) |
4200 | val |= BIT7; | |
4201 | ||
4202 | switch(info->params.encoding) | |
4203 | { | |
4204 | case HDLC_ENCODING_NRZB: val |= BIT10; break; | |
4205 | case HDLC_ENCODING_NRZI_MARK: val |= BIT11; break; | |
4206 | case HDLC_ENCODING_NRZI: val |= BIT11 + BIT10; break; | |
4207 | case HDLC_ENCODING_BIPHASE_MARK: val |= BIT12; break; | |
4208 | case HDLC_ENCODING_BIPHASE_SPACE: val |= BIT12 + BIT10; break; | |
4209 | case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break; | |
4210 | case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; | |
4211 | } | |
4212 | ||
04b374d0 | 4213 | switch (info->params.crc_type & HDLC_CRC_MASK) |
705b6c7b PF |
4214 | { |
4215 | case HDLC_CRC_16_CCITT: val |= BIT9; break; | |
4216 | case HDLC_CRC_32_CCITT: val |= BIT9 + BIT8; break; | |
4217 | } | |
4218 | ||
4219 | if (info->params.preamble != HDLC_PREAMBLE_PATTERN_NONE) | |
4220 | val |= BIT6; | |
4221 | ||
4222 | switch (info->params.preamble_length) | |
4223 | { | |
4224 | case HDLC_PREAMBLE_LENGTH_16BITS: val |= BIT5; break; | |
4225 | case HDLC_PREAMBLE_LENGTH_32BITS: val |= BIT4; break; | |
4226 | case HDLC_PREAMBLE_LENGTH_64BITS: val |= BIT5 + BIT4; break; | |
4227 | } | |
4228 | ||
4229 | if (info->params.flags & HDLC_FLAG_AUTO_CTS) | |
4230 | val |= BIT0; | |
4231 | ||
4232 | wr_reg16(info, TCR, val); | |
4233 | ||
4234 | /* TPR (transmit preamble) */ | |
4235 | ||
4236 | switch (info->params.preamble) | |
4237 | { | |
4238 | case HDLC_PREAMBLE_PATTERN_FLAGS: val = 0x7e; break; | |
4239 | case HDLC_PREAMBLE_PATTERN_ONES: val = 0xff; break; | |
4240 | case HDLC_PREAMBLE_PATTERN_ZEROS: val = 0x00; break; | |
4241 | case HDLC_PREAMBLE_PATTERN_10: val = 0x55; break; | |
4242 | case HDLC_PREAMBLE_PATTERN_01: val = 0xaa; break; | |
4243 | default: val = 0x7e; break; | |
4244 | } | |
4245 | wr_reg8(info, TPR, (unsigned char)val); | |
4246 | ||
4247 | /* RCR (rx control) | |
4248 | * | |
cb10dc9a | 4249 | * 15..13 mode, 000=HDLC 001=raw 010=async 011=monosync 100=bisync |
705b6c7b PF |
4250 | * 12..10 encoding |
4251 | * 09 CRC enable | |
4252 | * 08 CRC32 | |
4253 | * 07..03 reserved, must be 0 | |
4254 | * 02 reset | |
4255 | * 01 enable | |
4256 | * 00 auto-DCD enable | |
4257 | */ | |
4258 | val = 0; | |
4259 | ||
cb10dc9a PF |
4260 | switch(info->params.mode) { |
4261 | case MGSL_MODE_MONOSYNC: val |= BIT14 + BIT13; break; | |
4262 | case MGSL_MODE_BISYNC: val |= BIT15; break; | |
4263 | case MGSL_MODE_RAW: val |= BIT13; break; | |
4264 | } | |
705b6c7b PF |
4265 | |
4266 | switch(info->params.encoding) | |
4267 | { | |
4268 | case HDLC_ENCODING_NRZB: val |= BIT10; break; | |
4269 | case HDLC_ENCODING_NRZI_MARK: val |= BIT11; break; | |
4270 | case HDLC_ENCODING_NRZI: val |= BIT11 + BIT10; break; | |
4271 | case HDLC_ENCODING_BIPHASE_MARK: val |= BIT12; break; | |
4272 | case HDLC_ENCODING_BIPHASE_SPACE: val |= BIT12 + BIT10; break; | |
4273 | case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break; | |
4274 | case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; | |
4275 | } | |
4276 | ||
04b374d0 | 4277 | switch (info->params.crc_type & HDLC_CRC_MASK) |
705b6c7b PF |
4278 | { |
4279 | case HDLC_CRC_16_CCITT: val |= BIT9; break; | |
4280 | case HDLC_CRC_32_CCITT: val |= BIT9 + BIT8; break; | |
4281 | } | |
4282 | ||
4283 | if (info->params.flags & HDLC_FLAG_AUTO_DCD) | |
4284 | val |= BIT0; | |
4285 | ||
4286 | wr_reg16(info, RCR, val); | |
4287 | ||
4288 | /* CCR (clock control) | |
4289 | * | |
4290 | * 07..05 tx clock source | |
4291 | * 04..02 rx clock source | |
4292 | * 01 auxclk enable | |
4293 | * 00 BRG enable | |
4294 | */ | |
4295 | val = 0; | |
4296 | ||
4297 | if (info->params.flags & HDLC_FLAG_TXC_BRG) | |
4298 | { | |
4299 | // when RxC source is DPLL, BRG generates 16X DPLL | |
4300 | // reference clock, so take TxC from BRG/16 to get | |
4301 | // transmit clock at actual data rate | |
4302 | if (info->params.flags & HDLC_FLAG_RXC_DPLL) | |
4303 | val |= BIT6 + BIT5; /* 011, txclk = BRG/16 */ | |
4304 | else | |
4305 | val |= BIT6; /* 010, txclk = BRG */ | |
4306 | } | |
4307 | else if (info->params.flags & HDLC_FLAG_TXC_DPLL) | |
4308 | val |= BIT7; /* 100, txclk = DPLL Input */ | |
4309 | else if (info->params.flags & HDLC_FLAG_TXC_RXCPIN) | |
4310 | val |= BIT5; /* 001, txclk = RXC Input */ | |
4311 | ||
4312 | if (info->params.flags & HDLC_FLAG_RXC_BRG) | |
4313 | val |= BIT3; /* 010, rxclk = BRG */ | |
4314 | else if (info->params.flags & HDLC_FLAG_RXC_DPLL) | |
4315 | val |= BIT4; /* 100, rxclk = DPLL */ | |
4316 | else if (info->params.flags & HDLC_FLAG_RXC_TXCPIN) | |
4317 | val |= BIT2; /* 001, rxclk = TXC Input */ | |
4318 | ||
4319 | if (info->params.clock_speed) | |
4320 | val |= BIT1 + BIT0; | |
4321 | ||
4322 | wr_reg8(info, CCR, (unsigned char)val); | |
4323 | ||
4324 | if (info->params.flags & (HDLC_FLAG_TXC_DPLL + HDLC_FLAG_RXC_DPLL)) | |
4325 | { | |
4326 | // program DPLL mode | |
4327 | switch(info->params.encoding) | |
4328 | { | |
4329 | case HDLC_ENCODING_BIPHASE_MARK: | |
4330 | case HDLC_ENCODING_BIPHASE_SPACE: | |
4331 | val = BIT7; break; | |
4332 | case HDLC_ENCODING_BIPHASE_LEVEL: | |
4333 | case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: | |
4334 | val = BIT7 + BIT6; break; | |
4335 | default: val = BIT6; // NRZ encodings | |
4336 | } | |
4337 | wr_reg16(info, RCR, (unsigned short)(rd_reg16(info, RCR) | val)); | |
4338 | ||
4339 | // DPLL requires a 16X reference clock from BRG | |
4340 | set_rate(info, info->params.clock_speed * 16); | |
4341 | } | |
4342 | else | |
4343 | set_rate(info, info->params.clock_speed); | |
4344 | ||
4345 | tx_set_idle(info); | |
4346 | ||
4347 | msc_set_vcr(info); | |
4348 | ||
4349 | /* SCR (serial control) | |
4350 | * | |
4351 | * 15 1=tx req on FIFO half empty | |
4352 | * 14 1=rx req on FIFO half full | |
4353 | * 13 tx data IRQ enable | |
4354 | * 12 tx idle IRQ enable | |
4355 | * 11 underrun IRQ enable | |
4356 | * 10 rx data IRQ enable | |
4357 | * 09 rx idle IRQ enable | |
4358 | * 08 overrun IRQ enable | |
4359 | * 07 DSR IRQ enable | |
4360 | * 06 CTS IRQ enable | |
4361 | * 05 DCD IRQ enable | |
4362 | * 04 RI IRQ enable | |
4363 | * 03 reserved, must be zero | |
4364 | * 02 1=txd->rxd internal loopback enable | |
4365 | * 01 reserved, must be zero | |
4366 | * 00 1=master IRQ enable | |
4367 | */ | |
4368 | wr_reg16(info, SCR, BIT15 + BIT14 + BIT0); | |
4369 | ||
4370 | if (info->params.loopback) | |
4371 | enable_loopback(info); | |
4372 | } | |
4373 | ||
4374 | /* | |
4375 | * set transmit idle mode | |
4376 | */ | |
4377 | static void tx_set_idle(struct slgt_info *info) | |
4378 | { | |
643f3319 PF |
4379 | unsigned char val; |
4380 | unsigned short tcr; | |
705b6c7b | 4381 | |
643f3319 PF |
4382 | /* if preamble enabled (tcr[6] == 1) then tx idle size = 8 bits |
4383 | * else tcr[5:4] = tx idle size: 00 = 8 bits, 01 = 16 bits | |
4384 | */ | |
4385 | tcr = rd_reg16(info, TCR); | |
4386 | if (info->idle_mode & HDLC_TXIDLE_CUSTOM_16) { | |
4387 | /* disable preamble, set idle size to 16 bits */ | |
4388 | tcr = (tcr & ~(BIT6 + BIT5)) | BIT4; | |
4389 | /* MSB of 16 bit idle specified in tx preamble register (TPR) */ | |
4390 | wr_reg8(info, TPR, (unsigned char)((info->idle_mode >> 8) & 0xff)); | |
4391 | } else if (!(tcr & BIT6)) { | |
4392 | /* preamble is disabled, set idle size to 8 bits */ | |
4393 | tcr &= ~(BIT5 + BIT4); | |
4394 | } | |
4395 | wr_reg16(info, TCR, tcr); | |
4396 | ||
4397 | if (info->idle_mode & (HDLC_TXIDLE_CUSTOM_8 | HDLC_TXIDLE_CUSTOM_16)) { | |
4398 | /* LSB of custom tx idle specified in tx idle register */ | |
4399 | val = (unsigned char)(info->idle_mode & 0xff); | |
4400 | } else { | |
4401 | /* standard 8 bit idle patterns */ | |
4402 | switch(info->idle_mode) | |
4403 | { | |
4404 | case HDLC_TXIDLE_FLAGS: val = 0x7e; break; | |
4405 | case HDLC_TXIDLE_ALT_ZEROS_ONES: | |
4406 | case HDLC_TXIDLE_ALT_MARK_SPACE: val = 0xaa; break; | |
4407 | case HDLC_TXIDLE_ZEROS: | |
4408 | case HDLC_TXIDLE_SPACE: val = 0x00; break; | |
4409 | default: val = 0xff; | |
4410 | } | |
705b6c7b PF |
4411 | } |
4412 | ||
4413 | wr_reg8(info, TIR, val); | |
4414 | } | |
4415 | ||
4416 | /* | |
4417 | * get state of V24 status (input) signals | |
4418 | */ | |
4419 | static void get_signals(struct slgt_info *info) | |
4420 | { | |
4421 | unsigned short status = rd_reg16(info, SSR); | |
4422 | ||
4423 | /* clear all serial signals except DTR and RTS */ | |
4424 | info->signals &= SerialSignal_DTR + SerialSignal_RTS; | |
4425 | ||
4426 | if (status & BIT3) | |
4427 | info->signals |= SerialSignal_DSR; | |
4428 | if (status & BIT2) | |
4429 | info->signals |= SerialSignal_CTS; | |
4430 | if (status & BIT1) | |
4431 | info->signals |= SerialSignal_DCD; | |
4432 | if (status & BIT0) | |
4433 | info->signals |= SerialSignal_RI; | |
4434 | } | |
4435 | ||
4436 | /* | |
4437 | * set V.24 Control Register based on current configuration | |
4438 | */ | |
4439 | static void msc_set_vcr(struct slgt_info *info) | |
4440 | { | |
4441 | unsigned char val = 0; | |
4442 | ||
4443 | /* VCR (V.24 control) | |
4444 | * | |
4445 | * 07..04 serial IF select | |
4446 | * 03 DTR | |
4447 | * 02 RTS | |
4448 | * 01 LL | |
4449 | * 00 RL | |
4450 | */ | |
4451 | ||
4452 | switch(info->if_mode & MGSL_INTERFACE_MASK) | |
4453 | { | |
4454 | case MGSL_INTERFACE_RS232: | |
4455 | val |= BIT5; /* 0010 */ | |
4456 | break; | |
4457 | case MGSL_INTERFACE_V35: | |
4458 | val |= BIT7 + BIT6 + BIT5; /* 1110 */ | |
4459 | break; | |
4460 | case MGSL_INTERFACE_RS422: | |
4461 | val |= BIT6; /* 0100 */ | |
4462 | break; | |
4463 | } | |
4464 | ||
e5590717 PF |
4465 | if (info->if_mode & MGSL_INTERFACE_MSB_FIRST) |
4466 | val |= BIT4; | |
705b6c7b PF |
4467 | if (info->signals & SerialSignal_DTR) |
4468 | val |= BIT3; | |
4469 | if (info->signals & SerialSignal_RTS) | |
4470 | val |= BIT2; | |
4471 | if (info->if_mode & MGSL_INTERFACE_LL) | |
4472 | val |= BIT1; | |
4473 | if (info->if_mode & MGSL_INTERFACE_RL) | |
4474 | val |= BIT0; | |
4475 | wr_reg8(info, VCR, val); | |
4476 | } | |
4477 | ||
4478 | /* | |
4479 | * set state of V24 control (output) signals | |
4480 | */ | |
4481 | static void set_signals(struct slgt_info *info) | |
4482 | { | |
4483 | unsigned char val = rd_reg8(info, VCR); | |
4484 | if (info->signals & SerialSignal_DTR) | |
4485 | val |= BIT3; | |
4486 | else | |
4487 | val &= ~BIT3; | |
4488 | if (info->signals & SerialSignal_RTS) | |
4489 | val |= BIT2; | |
4490 | else | |
4491 | val &= ~BIT2; | |
4492 | wr_reg8(info, VCR, val); | |
4493 | } | |
4494 | ||
4495 | /* | |
4496 | * free range of receive DMA buffers (i to last) | |
4497 | */ | |
4498 | static void free_rbufs(struct slgt_info *info, unsigned int i, unsigned int last) | |
4499 | { | |
4500 | int done = 0; | |
4501 | ||
4502 | while(!done) { | |
4503 | /* reset current buffer for reuse */ | |
4504 | info->rbufs[i].status = 0; | |
814dae03 | 4505 | set_desc_count(info->rbufs[i], info->rbuf_fill_level); |
705b6c7b PF |
4506 | if (i == last) |
4507 | done = 1; | |
4508 | if (++i == info->rbuf_count) | |
4509 | i = 0; | |
4510 | } | |
4511 | info->rbuf_current = i; | |
4512 | } | |
4513 | ||
4514 | /* | |
4515 | * mark all receive DMA buffers as free | |
4516 | */ | |
4517 | static void reset_rbufs(struct slgt_info *info) | |
4518 | { | |
4519 | free_rbufs(info, 0, info->rbuf_count - 1); | |
5ba5a5d2 PF |
4520 | info->rbuf_fill_index = 0; |
4521 | info->rbuf_fill_count = 0; | |
705b6c7b PF |
4522 | } |
4523 | ||
4524 | /* | |
4525 | * pass receive HDLC frame to upper layer | |
4526 | * | |
0fab6de0 | 4527 | * return true if frame available, otherwise false |
705b6c7b | 4528 | */ |
0fab6de0 | 4529 | static bool rx_get_frame(struct slgt_info *info) |
705b6c7b PF |
4530 | { |
4531 | unsigned int start, end; | |
4532 | unsigned short status; | |
4533 | unsigned int framesize = 0; | |
705b6c7b | 4534 | unsigned long flags; |
8fb06c77 | 4535 | struct tty_struct *tty = info->port.tty; |
705b6c7b | 4536 | unsigned char addr_field = 0xff; |
04b374d0 PF |
4537 | unsigned int crc_size = 0; |
4538 | ||
4539 | switch (info->params.crc_type & HDLC_CRC_MASK) { | |
4540 | case HDLC_CRC_16_CCITT: crc_size = 2; break; | |
4541 | case HDLC_CRC_32_CCITT: crc_size = 4; break; | |
4542 | } | |
705b6c7b PF |
4543 | |
4544 | check_again: | |
4545 | ||
4546 | framesize = 0; | |
4547 | addr_field = 0xff; | |
4548 | start = end = info->rbuf_current; | |
4549 | ||
4550 | for (;;) { | |
4551 | if (!desc_complete(info->rbufs[end])) | |
4552 | goto cleanup; | |
4553 | ||
4554 | if (framesize == 0 && info->params.addr_filter != 0xff) | |
4555 | addr_field = info->rbufs[end].buf[0]; | |
4556 | ||
4557 | framesize += desc_count(info->rbufs[end]); | |
4558 | ||
4559 | if (desc_eof(info->rbufs[end])) | |
4560 | break; | |
4561 | ||
4562 | if (++end == info->rbuf_count) | |
4563 | end = 0; | |
4564 | ||
4565 | if (end == info->rbuf_current) { | |
4566 | if (info->rx_enabled){ | |
4567 | spin_lock_irqsave(&info->lock,flags); | |
4568 | rx_start(info); | |
4569 | spin_unlock_irqrestore(&info->lock,flags); | |
4570 | } | |
4571 | goto cleanup; | |
4572 | } | |
4573 | } | |
4574 | ||
4575 | /* status | |
4576 | * | |
4577 | * 15 buffer complete | |
4578 | * 14..06 reserved | |
4579 | * 05..04 residue | |
4580 | * 02 eof (end of frame) | |
4581 | * 01 CRC error | |
4582 | * 00 abort | |
4583 | */ | |
4584 | status = desc_status(info->rbufs[end]); | |
4585 | ||
4586 | /* ignore CRC bit if not using CRC (bit is undefined) */ | |
04b374d0 | 4587 | if ((info->params.crc_type & HDLC_CRC_MASK) == HDLC_CRC_NONE) |
705b6c7b PF |
4588 | status &= ~BIT1; |
4589 | ||
4590 | if (framesize == 0 || | |
4591 | (addr_field != 0xff && addr_field != info->params.addr_filter)) { | |
4592 | free_rbufs(info, start, end); | |
4593 | goto check_again; | |
4594 | } | |
4595 | ||
04b374d0 PF |
4596 | if (framesize < (2 + crc_size) || status & BIT0) { |
4597 | info->icount.rxshort++; | |
705b6c7b | 4598 | framesize = 0; |
04b374d0 PF |
4599 | } else if (status & BIT1) { |
4600 | info->icount.rxcrc++; | |
4601 | if (!(info->params.crc_type & HDLC_CRC_RETURN_EX)) | |
4602 | framesize = 0; | |
4603 | } | |
705b6c7b | 4604 | |
af69c7f9 | 4605 | #if SYNCLINK_GENERIC_HDLC |
04b374d0 | 4606 | if (framesize == 0) { |
198191c4 KH |
4607 | info->netdev->stats.rx_errors++; |
4608 | info->netdev->stats.rx_frame_errors++; | |
705b6c7b | 4609 | } |
04b374d0 | 4610 | #endif |
705b6c7b PF |
4611 | |
4612 | DBGBH(("%s rx frame status=%04X size=%d\n", | |
4613 | info->device_name, status, framesize)); | |
814dae03 | 4614 | DBGDATA(info, info->rbufs[start].buf, min_t(int, framesize, info->rbuf_fill_level), "rx"); |
705b6c7b PF |
4615 | |
4616 | if (framesize) { | |
04b374d0 PF |
4617 | if (!(info->params.crc_type & HDLC_CRC_RETURN_EX)) { |
4618 | framesize -= crc_size; | |
4619 | crc_size = 0; | |
4620 | } | |
4621 | ||
4622 | if (framesize > info->max_frame_size + crc_size) | |
705b6c7b PF |
4623 | info->icount.rxlong++; |
4624 | else { | |
4625 | /* copy dma buffer(s) to contiguous temp buffer */ | |
4626 | int copy_count = framesize; | |
4627 | int i = start; | |
4628 | unsigned char *p = info->tmp_rbuf; | |
4629 | info->tmp_rbuf_count = framesize; | |
4630 | ||
4631 | info->icount.rxok++; | |
4632 | ||
4633 | while(copy_count) { | |
814dae03 | 4634 | int partial_count = min_t(int, copy_count, info->rbuf_fill_level); |
705b6c7b PF |
4635 | memcpy(p, info->rbufs[i].buf, partial_count); |
4636 | p += partial_count; | |
4637 | copy_count -= partial_count; | |
4638 | if (++i == info->rbuf_count) | |
4639 | i = 0; | |
4640 | } | |
4641 | ||
04b374d0 PF |
4642 | if (info->params.crc_type & HDLC_CRC_RETURN_EX) { |
4643 | *p = (status & BIT1) ? RX_CRC_ERROR : RX_OK; | |
4644 | framesize++; | |
4645 | } | |
4646 | ||
af69c7f9 | 4647 | #if SYNCLINK_GENERIC_HDLC |
705b6c7b PF |
4648 | if (info->netcount) |
4649 | hdlcdev_rx(info,info->tmp_rbuf, framesize); | |
4650 | else | |
4651 | #endif | |
4652 | ldisc_receive_buf(tty, info->tmp_rbuf, info->flag_buf, framesize); | |
4653 | } | |
4654 | } | |
4655 | free_rbufs(info, start, end); | |
0fab6de0 | 4656 | return true; |
705b6c7b PF |
4657 | |
4658 | cleanup: | |
0fab6de0 | 4659 | return false; |
705b6c7b PF |
4660 | } |
4661 | ||
4662 | /* | |
4663 | * pass receive buffer (RAW synchronous mode) to tty layer | |
0fab6de0 | 4664 | * return true if buffer available, otherwise false |
705b6c7b | 4665 | */ |
0fab6de0 | 4666 | static bool rx_get_buf(struct slgt_info *info) |
705b6c7b PF |
4667 | { |
4668 | unsigned int i = info->rbuf_current; | |
cb10dc9a | 4669 | unsigned int count; |
705b6c7b PF |
4670 | |
4671 | if (!desc_complete(info->rbufs[i])) | |
0fab6de0 | 4672 | return false; |
cb10dc9a PF |
4673 | count = desc_count(info->rbufs[i]); |
4674 | switch(info->params.mode) { | |
4675 | case MGSL_MODE_MONOSYNC: | |
4676 | case MGSL_MODE_BISYNC: | |
4677 | /* ignore residue in byte synchronous modes */ | |
4678 | if (desc_residue(info->rbufs[i])) | |
4679 | count--; | |
4680 | break; | |
4681 | } | |
4682 | DBGDATA(info, info->rbufs[i].buf, count, "rx"); | |
4683 | DBGINFO(("rx_get_buf size=%d\n", count)); | |
4684 | if (count) | |
8fb06c77 | 4685 | ldisc_receive_buf(info->port.tty, info->rbufs[i].buf, |
cb10dc9a | 4686 | info->flag_buf, count); |
705b6c7b | 4687 | free_rbufs(info, i, i); |
0fab6de0 | 4688 | return true; |
705b6c7b PF |
4689 | } |
4690 | ||
4691 | static void reset_tbufs(struct slgt_info *info) | |
4692 | { | |
4693 | unsigned int i; | |
4694 | info->tbuf_current = 0; | |
4695 | for (i=0 ; i < info->tbuf_count ; i++) { | |
4696 | info->tbufs[i].status = 0; | |
4697 | info->tbufs[i].count = 0; | |
4698 | } | |
4699 | } | |
4700 | ||
4701 | /* | |
4702 | * return number of free transmit DMA buffers | |
4703 | */ | |
4704 | static unsigned int free_tbuf_count(struct slgt_info *info) | |
4705 | { | |
4706 | unsigned int count = 0; | |
4707 | unsigned int i = info->tbuf_current; | |
4708 | ||
4709 | do | |
4710 | { | |
4711 | if (desc_count(info->tbufs[i])) | |
4712 | break; /* buffer in use */ | |
4713 | ++count; | |
4714 | if (++i == info->tbuf_count) | |
4715 | i=0; | |
4716 | } while (i != info->tbuf_current); | |
4717 | ||
bb029c67 PF |
4718 | /* if tx DMA active, last zero count buffer is in use */ |
4719 | if (count && (rd_reg32(info, TDCSR) & BIT0)) | |
705b6c7b PF |
4720 | --count; |
4721 | ||
4722 | return count; | |
4723 | } | |
4724 | ||
403214d0 PF |
4725 | /* |
4726 | * return number of bytes in unsent transmit DMA buffers | |
4727 | * and the serial controller tx FIFO | |
4728 | */ | |
4729 | static unsigned int tbuf_bytes(struct slgt_info *info) | |
4730 | { | |
4731 | unsigned int total_count = 0; | |
4732 | unsigned int i = info->tbuf_current; | |
4733 | unsigned int reg_value; | |
4734 | unsigned int count; | |
4735 | unsigned int active_buf_count = 0; | |
4736 | ||
4737 | /* | |
4738 | * Add descriptor counts for all tx DMA buffers. | |
4739 | * If count is zero (cleared by DMA controller after read), | |
4740 | * the buffer is complete or is actively being read from. | |
4741 | * | |
4742 | * Record buf_count of last buffer with zero count starting | |
4743 | * from current ring position. buf_count is mirror | |
4744 | * copy of count and is not cleared by serial controller. | |
4745 | * If DMA controller is active, that buffer is actively | |
4746 | * being read so add to total. | |
4747 | */ | |
4748 | do { | |
4749 | count = desc_count(info->tbufs[i]); | |
4750 | if (count) | |
4751 | total_count += count; | |
4752 | else if (!total_count) | |
4753 | active_buf_count = info->tbufs[i].buf_count; | |
4754 | if (++i == info->tbuf_count) | |
4755 | i = 0; | |
4756 | } while (i != info->tbuf_current); | |
4757 | ||
4758 | /* read tx DMA status register */ | |
4759 | reg_value = rd_reg32(info, TDCSR); | |
4760 | ||
4761 | /* if tx DMA active, last zero count buffer is in use */ | |
4762 | if (reg_value & BIT0) | |
4763 | total_count += active_buf_count; | |
4764 | ||
4765 | /* add tx FIFO count = reg_value[15..8] */ | |
4766 | total_count += (reg_value >> 8) & 0xff; | |
4767 | ||
4768 | /* if transmitter active add one byte for shift register */ | |
4769 | if (info->tx_active) | |
4770 | total_count++; | |
4771 | ||
4772 | return total_count; | |
4773 | } | |
4774 | ||
705b6c7b | 4775 | /* |
de538eb3 PF |
4776 | * load data into transmit DMA buffer ring and start transmitter if needed |
4777 | * return true if data accepted, otherwise false (buffers full) | |
705b6c7b | 4778 | */ |
de538eb3 | 4779 | static bool tx_load(struct slgt_info *info, const char *buf, unsigned int size) |
705b6c7b PF |
4780 | { |
4781 | unsigned short count; | |
4782 | unsigned int i; | |
4783 | struct slgt_desc *d; | |
4784 | ||
de538eb3 PF |
4785 | /* check required buffer space */ |
4786 | if (DIV_ROUND_UP(size, DMABUFSIZE) > free_tbuf_count(info)) | |
4787 | return false; | |
705b6c7b PF |
4788 | |
4789 | DBGDATA(info, buf, size, "tx"); | |
4790 | ||
de538eb3 PF |
4791 | /* |
4792 | * copy data to one or more DMA buffers in circular ring | |
4793 | * tbuf_start = first buffer for this data | |
4794 | * tbuf_current = next free buffer | |
4795 | * | |
4796 | * Copy all data before making data visible to DMA controller by | |
4797 | * setting descriptor count of the first buffer. | |
4798 | * This prevents an active DMA controller from reading the first DMA | |
4799 | * buffers of a frame and stopping before the final buffers are filled. | |
4800 | */ | |
4801 | ||
705b6c7b PF |
4802 | info->tbuf_start = i = info->tbuf_current; |
4803 | ||
4804 | while (size) { | |
4805 | d = &info->tbufs[i]; | |
705b6c7b PF |
4806 | |
4807 | count = (unsigned short)((size > DMABUFSIZE) ? DMABUFSIZE : size); | |
4808 | memcpy(d->buf, buf, count); | |
4809 | ||
4810 | size -= count; | |
4811 | buf += count; | |
4812 | ||
cb10dc9a PF |
4813 | /* |
4814 | * set EOF bit for last buffer of HDLC frame or | |
4815 | * for every buffer in raw mode | |
4816 | */ | |
4817 | if ((!size && info->params.mode == MGSL_MODE_HDLC) || | |
4818 | info->params.mode == MGSL_MODE_RAW) | |
4819 | set_desc_eof(*d, 1); | |
705b6c7b PF |
4820 | else |
4821 | set_desc_eof(*d, 0); | |
4822 | ||
de538eb3 PF |
4823 | /* set descriptor count for all but first buffer */ |
4824 | if (i != info->tbuf_start) | |
4825 | set_desc_count(*d, count); | |
403214d0 | 4826 | d->buf_count = count; |
de538eb3 PF |
4827 | |
4828 | if (++i == info->tbuf_count) | |
4829 | i = 0; | |
705b6c7b PF |
4830 | } |
4831 | ||
4832 | info->tbuf_current = i; | |
de538eb3 PF |
4833 | |
4834 | /* set first buffer count to make new data visible to DMA controller */ | |
4835 | d = &info->tbufs[info->tbuf_start]; | |
4836 | set_desc_count(*d, d->buf_count); | |
4837 | ||
4838 | /* start transmitter if needed and update transmit timeout */ | |
4839 | if (!info->tx_active) | |
4840 | tx_start(info); | |
4841 | update_tx_timer(info); | |
4842 | ||
4843 | return true; | |
705b6c7b PF |
4844 | } |
4845 | ||
4846 | static int register_test(struct slgt_info *info) | |
4847 | { | |
4848 | static unsigned short patterns[] = | |
4849 | {0x0000, 0xffff, 0xaaaa, 0x5555, 0x6969, 0x9696}; | |
7ea7c6d5 | 4850 | static unsigned int count = ARRAY_SIZE(patterns); |
705b6c7b PF |
4851 | unsigned int i; |
4852 | int rc = 0; | |
4853 | ||
4854 | for (i=0 ; i < count ; i++) { | |
4855 | wr_reg16(info, TIR, patterns[i]); | |
4856 | wr_reg16(info, BDR, patterns[(i+1)%count]); | |
4857 | if ((rd_reg16(info, TIR) != patterns[i]) || | |
4858 | (rd_reg16(info, BDR) != patterns[(i+1)%count])) { | |
4859 | rc = -ENODEV; | |
4860 | break; | |
4861 | } | |
4862 | } | |
0080b7aa | 4863 | info->gpio_present = (rd_reg32(info, JCR) & BIT5) ? 1 : 0; |
705b6c7b PF |
4864 | info->init_error = rc ? 0 : DiagStatus_AddressFailure; |
4865 | return rc; | |
4866 | } | |
4867 | ||
4868 | static int irq_test(struct slgt_info *info) | |
4869 | { | |
4870 | unsigned long timeout; | |
4871 | unsigned long flags; | |
8fb06c77 | 4872 | struct tty_struct *oldtty = info->port.tty; |
705b6c7b PF |
4873 | u32 speed = info->params.data_rate; |
4874 | ||
4875 | info->params.data_rate = 921600; | |
8fb06c77 | 4876 | info->port.tty = NULL; |
705b6c7b PF |
4877 | |
4878 | spin_lock_irqsave(&info->lock, flags); | |
4879 | async_mode(info); | |
4880 | slgt_irq_on(info, IRQ_TXIDLE); | |
4881 | ||
4882 | /* enable transmitter */ | |
4883 | wr_reg16(info, TCR, | |
4884 | (unsigned short)(rd_reg16(info, TCR) | BIT1)); | |
4885 | ||
4886 | /* write one byte and wait for tx idle */ | |
4887 | wr_reg16(info, TDR, 0); | |
4888 | ||
4889 | /* assume failure */ | |
4890 | info->init_error = DiagStatus_IrqFailure; | |
0fab6de0 | 4891 | info->irq_occurred = false; |
705b6c7b PF |
4892 | |
4893 | spin_unlock_irqrestore(&info->lock, flags); | |
4894 | ||
4895 | timeout=100; | |
4896 | while(timeout-- && !info->irq_occurred) | |
4897 | msleep_interruptible(10); | |
4898 | ||
4899 | spin_lock_irqsave(&info->lock,flags); | |
4900 | reset_port(info); | |
4901 | spin_unlock_irqrestore(&info->lock,flags); | |
4902 | ||
4903 | info->params.data_rate = speed; | |
8fb06c77 | 4904 | info->port.tty = oldtty; |
705b6c7b PF |
4905 | |
4906 | info->init_error = info->irq_occurred ? 0 : DiagStatus_IrqFailure; | |
4907 | return info->irq_occurred ? 0 : -ENODEV; | |
4908 | } | |
4909 | ||
4910 | static int loopback_test_rx(struct slgt_info *info) | |
4911 | { | |
4912 | unsigned char *src, *dest; | |
4913 | int count; | |
4914 | ||
4915 | if (desc_complete(info->rbufs[0])) { | |
4916 | count = desc_count(info->rbufs[0]); | |
4917 | src = info->rbufs[0].buf; | |
4918 | dest = info->tmp_rbuf; | |
4919 | ||
4920 | for( ; count ; count-=2, src+=2) { | |
4921 | /* src=data byte (src+1)=status byte */ | |
4922 | if (!(*(src+1) & (BIT9 + BIT8))) { | |
4923 | *dest = *src; | |
4924 | dest++; | |
4925 | info->tmp_rbuf_count++; | |
4926 | } | |
4927 | } | |
4928 | DBGDATA(info, info->tmp_rbuf, info->tmp_rbuf_count, "rx"); | |
4929 | return 1; | |
4930 | } | |
4931 | return 0; | |
4932 | } | |
4933 | ||
4934 | static int loopback_test(struct slgt_info *info) | |
4935 | { | |
4936 | #define TESTFRAMESIZE 20 | |
4937 | ||
4938 | unsigned long timeout; | |
4939 | u16 count = TESTFRAMESIZE; | |
4940 | unsigned char buf[TESTFRAMESIZE]; | |
4941 | int rc = -ENODEV; | |
4942 | unsigned long flags; | |
4943 | ||
8fb06c77 | 4944 | struct tty_struct *oldtty = info->port.tty; |
705b6c7b PF |
4945 | MGSL_PARAMS params; |
4946 | ||
4947 | memcpy(¶ms, &info->params, sizeof(params)); | |
4948 | ||
4949 | info->params.mode = MGSL_MODE_ASYNC; | |
4950 | info->params.data_rate = 921600; | |
4951 | info->params.loopback = 1; | |
8fb06c77 | 4952 | info->port.tty = NULL; |
705b6c7b PF |
4953 | |
4954 | /* build and send transmit frame */ | |
4955 | for (count = 0; count < TESTFRAMESIZE; ++count) | |
4956 | buf[count] = (unsigned char)count; | |
4957 | ||
4958 | info->tmp_rbuf_count = 0; | |
4959 | memset(info->tmp_rbuf, 0, TESTFRAMESIZE); | |
4960 | ||
4961 | /* program hardware for HDLC and enabled receiver */ | |
4962 | spin_lock_irqsave(&info->lock,flags); | |
4963 | async_mode(info); | |
4964 | rx_start(info); | |
705b6c7b | 4965 | tx_load(info, buf, count); |
705b6c7b PF |
4966 | spin_unlock_irqrestore(&info->lock, flags); |
4967 | ||
4968 | /* wait for receive complete */ | |
4969 | for (timeout = 100; timeout; --timeout) { | |
4970 | msleep_interruptible(10); | |
4971 | if (loopback_test_rx(info)) { | |
4972 | rc = 0; | |
4973 | break; | |
4974 | } | |
4975 | } | |
4976 | ||
4977 | /* verify received frame length and contents */ | |
4978 | if (!rc && (info->tmp_rbuf_count != count || | |
4979 | memcmp(buf, info->tmp_rbuf, count))) { | |
4980 | rc = -ENODEV; | |
4981 | } | |
4982 | ||
4983 | spin_lock_irqsave(&info->lock,flags); | |
4984 | reset_adapter(info); | |
4985 | spin_unlock_irqrestore(&info->lock,flags); | |
4986 | ||
4987 | memcpy(&info->params, ¶ms, sizeof(info->params)); | |
8fb06c77 | 4988 | info->port.tty = oldtty; |
705b6c7b PF |
4989 | |
4990 | info->init_error = rc ? DiagStatus_DmaFailure : 0; | |
4991 | return rc; | |
4992 | } | |
4993 | ||
4994 | static int adapter_test(struct slgt_info *info) | |
4995 | { | |
4996 | DBGINFO(("testing %s\n", info->device_name)); | |
294dad05 | 4997 | if (register_test(info) < 0) { |
705b6c7b PF |
4998 | printk("register test failure %s addr=%08X\n", |
4999 | info->device_name, info->phys_reg_addr); | |
294dad05 | 5000 | } else if (irq_test(info) < 0) { |
705b6c7b PF |
5001 | printk("IRQ test failure %s IRQ=%d\n", |
5002 | info->device_name, info->irq_level); | |
294dad05 | 5003 | } else if (loopback_test(info) < 0) { |
705b6c7b PF |
5004 | printk("loopback test failure %s\n", info->device_name); |
5005 | } | |
5006 | return info->init_error; | |
5007 | } | |
5008 | ||
5009 | /* | |
5010 | * transmit timeout handler | |
5011 | */ | |
5012 | static void tx_timeout(unsigned long context) | |
5013 | { | |
5014 | struct slgt_info *info = (struct slgt_info*)context; | |
5015 | unsigned long flags; | |
5016 | ||
5017 | DBGINFO(("%s tx_timeout\n", info->device_name)); | |
5018 | if(info->tx_active && info->params.mode == MGSL_MODE_HDLC) { | |
5019 | info->icount.txtimeout++; | |
5020 | } | |
5021 | spin_lock_irqsave(&info->lock,flags); | |
ce89294c | 5022 | tx_stop(info); |
705b6c7b PF |
5023 | spin_unlock_irqrestore(&info->lock,flags); |
5024 | ||
af69c7f9 | 5025 | #if SYNCLINK_GENERIC_HDLC |
705b6c7b PF |
5026 | if (info->netcount) |
5027 | hdlcdev_tx_done(info); | |
5028 | else | |
5029 | #endif | |
5030 | bh_transmit(info); | |
5031 | } | |
5032 | ||
5033 | /* | |
5034 | * receive buffer polling timer | |
5035 | */ | |
5036 | static void rx_timeout(unsigned long context) | |
5037 | { | |
5038 | struct slgt_info *info = (struct slgt_info*)context; | |
5039 | unsigned long flags; | |
5040 | ||
5041 | DBGINFO(("%s rx_timeout\n", info->device_name)); | |
5042 | spin_lock_irqsave(&info->lock, flags); | |
5043 | info->pending_bh |= BH_RECEIVE; | |
5044 | spin_unlock_irqrestore(&info->lock, flags); | |
c4028958 | 5045 | bh_handler(&info->task); |
705b6c7b PF |
5046 | } |
5047 |