Merge branch 'akpm' (patches from Andrew)
[deliverable/linux.git] / drivers / clk / Kconfig
CommitLineData
6d803ba7
JCPV
1
2config CLKDEV_LOOKUP
3 bool
4 select HAVE_CLK
aa3831cf 5
5c77f560
SG
6config HAVE_CLK_PREPARE
7 bool
8
aa3831cf
KP
9config HAVE_MACH_CLKDEV
10 bool
b2476490 11
8fb61e33
AB
12config COMMON_CLK
13 bool
b2476490 14 select HAVE_CLK_PREPARE
01033be1 15 select CLKDEV_LOOKUP
83fe27ea 16 select SRCU
0777591e 17 select RATIONAL
b2476490
MT
18 ---help---
19 The common clock framework is a single definition of struct
20 clk, useful across many platforms, as well as an
21 implementation of the clock API in include/linux/clk.h.
22 Architectures utilizing the common struct clk should select
8fb61e33 23 this option.
b2476490 24
8fb61e33
AB
25menu "Common Clock Framework"
26 depends on COMMON_CLK
b2476490 27
f05259a6
MB
28config COMMON_CLK_WM831X
29 tristate "Clock driver for WM831x/2x PMICs"
30 depends on MFD_WM831X
31 ---help---
32 Supports the clocking subsystem of the WM831x/2x series of
fe4e4372 33 PMICs from Wolfson Microelectronics.
f05259a6 34
5ee2b877 35source "drivers/clk/versatile/Kconfig"
f9a6aa43 36
5dbbb00f
JMC
37config COMMON_CLK_MAX_GEN
38 bool
39
73118e61
JL
40config COMMON_CLK_MAX77686
41 tristate "Clock driver for Maxim 77686 MFD"
42 depends on MFD_MAX77686
1887d693 43 select COMMON_CLK_MAX_GEN
73118e61
JL
44 ---help---
45 This driver supports Maxim 77686 crystal oscillator clock.
46
83ccf16c
JMC
47config COMMON_CLK_MAX77802
48 tristate "Clock driver for Maxim 77802 PMIC"
49 depends on MFD_MAX77686
50 select COMMON_CLK_MAX_GEN
51 ---help---
52 This driver supports Maxim 77802 crystal oscillator clock.
53
038b892a
CZ
54config COMMON_CLK_RK808
55 tristate "Clock driver for RK808"
56 depends on MFD_RK808
57 ---help---
58 This driver supports RK808 crystal oscillator clock. These
59 multi-function devices have two fixed-rate oscillators,
60 clocked at 32KHz each. Clkout1 is always on, Clkout2 can off
61 by control register.
62
9abd5f05
SH
63config COMMON_CLK_SI5351
64 tristate "Clock driver for SiLabs 5351A/B/C"
65 depends on I2C
66 select REGMAP_I2C
67 select RATIONAL
68 ---help---
69 This driver supports Silicon Labs 5351A/B/C programmable clock
70 generators.
71
8ce20e66
ML
72config COMMON_CLK_SI514
73 tristate "Clock driver for SiLabs 514 devices"
74 depends on I2C
75 depends on OF
76 select REGMAP_I2C
77 help
78 ---help---
79 This driver supports the Silicon Labs 514 programmable clock
80 generator.
81
1459c837
SB
82config COMMON_CLK_SI570
83 tristate "Clock driver for SiLabs 570 and compatible devices"
84 depends on I2C
85 depends on OF
86 select REGMAP_I2C
87 help
88 ---help---
89 This driver supports Silicon Labs 570/571/598/599 programmable
90 clock generators.
91
19fbbbbc
ML
92config COMMON_CLK_CDCE925
93 tristate "Clock driver for TI CDCE925 devices"
94 depends on I2C
95 depends on OF
96 select REGMAP_I2C
97 help
98 ---help---
99 This driver supports the TI CDCE925 programmable clock synthesizer.
100 The chip contains two PLLs with spread-spectrum clocking support and
101 five output dividers. The driver only supports the following setup,
102 and uses a fixed setting for the output muxes.
103 Y1 is derived from the input clock
104 Y2 and Y3 derive from PLL1
105 Y4 and Y5 derive from PLL2
106 Given a target output frequency, the driver will set the PLL and
107 divider to best approximate the desired output.
108
7cc560de 109config COMMON_CLK_S2MPS11
e8b60a45 110 tristate "Clock driver for S2MPS1X/S5M8767 MFD"
7cc560de
YSB
111 depends on MFD_SEC_CORE
112 ---help---
e8b60a45
KK
113 This driver supports S2MPS11/S2MPS14/S5M8767 crystal oscillator
114 clock. These multi-function devices have two (S2MPS14) or three
115 (S2MPS11, S5M8767) fixed-rate oscillators, clocked at 32KHz each.
7cc560de 116
f9f8c043
PU
117config CLK_TWL6040
118 tristate "External McPDM functional clock from twl6040"
119 depends on TWL6040_CORE
120 ---help---
121 Enable the external functional clock support on OMAP4+ platforms for
122 McPDM. McPDM module is using the external bit clock on the McPDM bus
123 as functional clock.
124
0e646c52
LPC
125config COMMON_CLK_AXI_CLKGEN
126 tristate "AXI clkgen driver"
4a7748c3 127 depends on ARCH_ZYNQ || MICROBLAZE || COMPILE_TEST
0e646c52
LPC
128 help
129 ---help---
130 Support for the Analog Devices axi-clkgen pcore clock generator for Xilinx
131 FPGAs. It is commonly used in Analog Devices' reference designs.
132
93a17c05
TY
133config CLK_QORIQ
134 bool "Clock driver for Freescale QorIQ platforms"
4a7748c3 135 depends on (PPC_E500MC || ARM || COMPILE_TEST) && OF
555eae97 136 ---help---
93a17c05
TY
137 This adds the clock driver support for Freescale QorIQ platforms
138 using common clock framework.
555eae97 139
308964ca
LH
140config COMMON_CLK_XGENE
141 bool "Clock driver for APM XGene SoC"
142 default y
4a7748c3 143 depends on ARM64 || COMPILE_TEST
308964ca
LH
144 ---help---
145 Sypport for the APM X-Gene SoC reference, PLL, and device clocks.
146
6cfc229d
SS
147config COMMON_CLK_KEYSTONE
148 tristate "Clock drivers for Keystone based SOCs"
4a7748c3 149 depends on (ARCH_KEYSTONE || COMPILE_TEST) && OF
6cfc229d
SS
150 ---help---
151 Supports clock drivers for Keystone based SOCs. These SOCs have local
152 a power sleep control module that gate the clock to the IPs and PLLs.
153
942d1d67
PU
154config COMMON_CLK_PALMAS
155 tristate "Clock driver for TI Palmas devices"
156 depends on MFD_PALMAS
157 ---help---
158 This driver supports TI Palmas devices 32KHz output KG and KG_AUDIO
159 using common clock framework.
160
9a74ccdb
PZ
161config COMMON_CLK_PWM
162 tristate "Clock driver for PWMs used as clock outputs"
163 depends on PWM
164 ---help---
165 Adapter driver so that any PWM output can be (mis)used as clock signal
166 at 50% duty cycle.
167
98d147f5
RJ
168config COMMON_CLK_PXA
169 def_bool COMMON_CLK && ARCH_PXA
170 ---help---
171 Sypport for the Marvell PXA SoC.
172
0c7665c3
MF
173config COMMON_CLK_CDCE706
174 tristate "Clock driver for TI CDCE706 clock synthesizer"
175 depends on I2C
176 select REGMAP_I2C
177 select RATIONAL
178 ---help---
179 This driver supports TI CDCE706 programmable 3-PLL clock synthesizer.
180
64a12c56 181source "drivers/clk/bcm/Kconfig"
72ea4861 182source "drivers/clk/hisilicon/Kconfig"
085d7a45
SB
183source "drivers/clk/qcom/Kconfig"
184
8fb61e33 185endmenu
97fa4cf4
SH
186
187source "drivers/clk/mvebu/Kconfig"
4ce9b85e
PD
188
189source "drivers/clk/samsung/Kconfig"
31b52ba4 190source "drivers/clk/tegra/Kconfig"
This page took 0.508631 seconds and 5 git commands to generate.