drm/i915: Rename intel_context[engine].ringbuf
[deliverable/linux.git] / drivers / clk / st / clkgen.h
CommitLineData
b9b8e614
GF
1/************************************************************************
2File : Clock H/w specific Information
3
4Author: Pankaj Dev <pankaj.dev@st.com>
5
6Copyright (C) 2014 STMicroelectronics
7************************************************************************/
8
9#ifndef __CLKGEN_INFO_H
10#define __CLKGEN_INFO_H
11
46a57afd
GF
12extern spinlock_t clkgen_a9_lock;
13
b9b8e614
GF
14struct clkgen_field {
15 unsigned int offset;
16 unsigned int mask;
17 unsigned int shift;
18};
19
20static inline unsigned long clkgen_read(void __iomem *base,
21 struct clkgen_field *field)
22{
23 return (readl(base + field->offset) >> field->shift) & field->mask;
24}
25
26
27static inline void clkgen_write(void __iomem *base, struct clkgen_field *field,
28 unsigned long val)
29{
30 writel((readl(base + field->offset) &
31 ~(field->mask << field->shift)) | (val << field->shift),
32 base + field->offset);
33
34 return;
35}
36
37#define CLKGEN_FIELD(_offset, _mask, _shift) { \
38 .offset = _offset, \
39 .mask = _mask, \
40 .shift = _shift, \
41 }
42
43#define CLKGEN_READ(pll, field) clkgen_read(pll->regs_base, \
44 &pll->data->field)
45
46#define CLKGEN_WRITE(pll, field, val) clkgen_write(pll->regs_base, \
47 &pll->data->field, val)
48
49#endif /*__CLKGEN_INFO_H*/
50
This page took 0.124721 seconds and 5 git commands to generate.