cpufreq: pasemi: use cpufreq_generic_init()
[deliverable/linux.git] / drivers / cpufreq / pmac32-cpufreq.c
CommitLineData
14cf11af 1/*
14cf11af
PM
2 * Copyright (C) 2002 - 2005 Benjamin Herrenschmidt <benh@kernel.crashing.org>
3 * Copyright (C) 2004 John Steele Scott <toojays@toojays.net>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 *
9 * TODO: Need a big cleanup here. Basically, we need to have different
10 * cpufreq_driver structures for the different type of HW instead of the
11 * current mess. We also need to better deal with the detection of the
12 * type of machine.
13 *
14 */
15
14cf11af
PM
16#include <linux/module.h>
17#include <linux/types.h>
18#include <linux/errno.h>
19#include <linux/kernel.h>
20#include <linux/delay.h>
21#include <linux/sched.h>
22#include <linux/adb.h>
23#include <linux/pmu.h>
14cf11af
PM
24#include <linux/cpufreq.h>
25#include <linux/init.h>
edbaa603 26#include <linux/device.h>
14cf11af 27#include <linux/hardirq.h>
1037b275 28#include <linux/of_device.h>
14cf11af
PM
29#include <asm/prom.h>
30#include <asm/machdep.h>
31#include <asm/irq.h>
32#include <asm/pmac_feature.h>
33#include <asm/mmu_context.h>
34#include <asm/sections.h>
35#include <asm/cputable.h>
36#include <asm/time.h>
14cf11af
PM
37#include <asm/mpic.h>
38#include <asm/keylargo.h>
ae3a197e 39#include <asm/switch_to.h>
14cf11af
PM
40
41/* WARNING !!! This will cause calibrate_delay() to be called,
42 * but this is an __init function ! So you MUST go edit
43 * init/main.c to make it non-init before enabling DEBUG_FREQ
44 */
45#undef DEBUG_FREQ
46
14cf11af
PM
47extern void low_choose_7447a_dfs(int dfs);
48extern void low_choose_750fx_pll(int pll);
49extern void low_sleep_handler(void);
50
51/*
52 * Currently, PowerMac cpufreq supports only high & low frequencies
53 * that are set by the firmware
54 */
55static unsigned int low_freq;
56static unsigned int hi_freq;
57static unsigned int cur_freq;
58static unsigned int sleep_freq;
bb29b719 59static unsigned long transition_latency;
14cf11af
PM
60
61/*
b3c2ffd5 62 * Different models uses different mechanisms to switch the frequency
14cf11af
PM
63 */
64static int (*set_speed_proc)(int low_speed);
65static unsigned int (*get_speed_proc)(void);
66
67/*
68 * Some definitions used by the various speedprocs
69 */
70static u32 voltage_gpio;
71static u32 frequency_gpio;
72static u32 slew_done_gpio;
73static int no_schedule;
74static int has_cpu_l2lve;
75static int is_pmu_based;
76
77/* There are only two frequency states for each processor. Values
78 * are in kHz for the time being.
79 */
80#define CPUFREQ_HIGH 0
81#define CPUFREQ_LOW 1
82
83static struct cpufreq_frequency_table pmac_cpu_freqs[] = {
84 {CPUFREQ_HIGH, 0},
85 {CPUFREQ_LOW, 0},
86 {0, CPUFREQ_TABLE_END},
87};
88
14cf11af
PM
89static inline void local_delay(unsigned long ms)
90{
91 if (no_schedule)
92 mdelay(ms);
93 else
94 msleep(ms);
95}
96
14cf11af
PM
97#ifdef DEBUG_FREQ
98static inline void debug_calc_bogomips(void)
99{
100 /* This will cause a recalc of bogomips and display the
101 * result. We backup/restore the value to avoid affecting the
102 * core cpufreq framework's own calculation.
103 */
14cf11af
PM
104 unsigned long save_lpj = loops_per_jiffy;
105 calibrate_delay();
106 loops_per_jiffy = save_lpj;
107}
108#endif /* DEBUG_FREQ */
109
110/* Switch CPU speed under 750FX CPU control
111 */
112static int cpu_750fx_cpu_speed(int low_speed)
113{
114 u32 hid2;
115
116 if (low_speed == 0) {
117 /* ramping up, set voltage first */
118 pmac_call_feature(PMAC_FTR_WRITE_GPIO, NULL, voltage_gpio, 0x05);
119 /* Make sure we sleep for at least 1ms */
120 local_delay(10);
121
122 /* tweak L2 for high voltage */
123 if (has_cpu_l2lve) {
124 hid2 = mfspr(SPRN_HID2);
125 hid2 &= ~0x2000;
126 mtspr(SPRN_HID2, hid2);
127 }
128 }
129#ifdef CONFIG_6xx
130 low_choose_750fx_pll(low_speed);
131#endif
132 if (low_speed == 1) {
133 /* tweak L2 for low voltage */
134 if (has_cpu_l2lve) {
135 hid2 = mfspr(SPRN_HID2);
136 hid2 |= 0x2000;
137 mtspr(SPRN_HID2, hid2);
138 }
139
140 /* ramping down, set voltage last */
141 pmac_call_feature(PMAC_FTR_WRITE_GPIO, NULL, voltage_gpio, 0x04);
142 local_delay(10);
143 }
144
145 return 0;
146}
147
148static unsigned int cpu_750fx_get_cpu_speed(void)
149{
150 if (mfspr(SPRN_HID1) & HID1_PS)
151 return low_freq;
152 else
153 return hi_freq;
154}
155
156/* Switch CPU speed using DFS */
157static int dfs_set_cpu_speed(int low_speed)
158{
159 if (low_speed == 0) {
160 /* ramping up, set voltage first */
161 pmac_call_feature(PMAC_FTR_WRITE_GPIO, NULL, voltage_gpio, 0x05);
162 /* Make sure we sleep for at least 1ms */
163 local_delay(1);
164 }
165
166 /* set frequency */
167#ifdef CONFIG_6xx
168 low_choose_7447a_dfs(low_speed);
169#endif
170 udelay(100);
171
172 if (low_speed == 1) {
173 /* ramping down, set voltage last */
174 pmac_call_feature(PMAC_FTR_WRITE_GPIO, NULL, voltage_gpio, 0x04);
175 local_delay(1);
176 }
177
178 return 0;
179}
180
181static unsigned int dfs_get_cpu_speed(void)
182{
183 if (mfspr(SPRN_HID1) & HID1_DFS)
184 return low_freq;
185 else
186 return hi_freq;
187}
188
189
190/* Switch CPU speed using slewing GPIOs
191 */
192static int gpios_set_cpu_speed(int low_speed)
193{
194 int gpio, timeout = 0;
195
196 /* If ramping up, set voltage first */
197 if (low_speed == 0) {
198 pmac_call_feature(PMAC_FTR_WRITE_GPIO, NULL, voltage_gpio, 0x05);
199 /* Delay is way too big but it's ok, we schedule */
200 local_delay(10);
201 }
202
203 /* Set frequency */
204 gpio = pmac_call_feature(PMAC_FTR_READ_GPIO, NULL, frequency_gpio, 0);
205 if (low_speed == ((gpio & 0x01) == 0))
206 goto skip;
207
208 pmac_call_feature(PMAC_FTR_WRITE_GPIO, NULL, frequency_gpio,
209 low_speed ? 0x04 : 0x05);
210 udelay(200);
211 do {
212 if (++timeout > 100)
213 break;
214 local_delay(1);
215 gpio = pmac_call_feature(PMAC_FTR_READ_GPIO, NULL, slew_done_gpio, 0);
216 } while((gpio & 0x02) == 0);
217 skip:
218 /* If ramping down, set voltage last */
219 if (low_speed == 1) {
220 pmac_call_feature(PMAC_FTR_WRITE_GPIO, NULL, voltage_gpio, 0x04);
221 /* Delay is way too big but it's ok, we schedule */
222 local_delay(10);
223 }
224
225#ifdef DEBUG_FREQ
226 debug_calc_bogomips();
227#endif
228
229 return 0;
230}
231
232/* Switch CPU speed under PMU control
233 */
234static int pmu_set_cpu_speed(int low_speed)
235{
236 struct adb_request req;
237 unsigned long save_l2cr;
238 unsigned long save_l3cr;
239 unsigned int pic_prio;
240 unsigned long flags;
241
242 preempt_disable();
243
244#ifdef DEBUG_FREQ
245 printk(KERN_DEBUG "HID1, before: %x\n", mfspr(SPRN_HID1));
246#endif
247 pmu_suspend();
248
249 /* Disable all interrupt sources on openpic */
250 pic_prio = mpic_cpu_get_priority();
251 mpic_cpu_set_priority(0xf);
252
253 /* Make sure the decrementer won't interrupt us */
254 asm volatile("mtdec %0" : : "r" (0x7fffffff));
80f7228b 255 /* Make sure any pending DEC interrupt occurring while we did
14cf11af
PM
256 * the above didn't re-enable the DEC */
257 mb();
258 asm volatile("mtdec %0" : : "r" (0x7fffffff));
259
260 /* We can now disable MSR_EE */
261 local_irq_save(flags);
262
263 /* Giveup the FPU & vec */
264 enable_kernel_fp();
265
266#ifdef CONFIG_ALTIVEC
267 if (cpu_has_feature(CPU_FTR_ALTIVEC))
268 enable_kernel_altivec();
269#endif /* CONFIG_ALTIVEC */
270
271 /* Save & disable L2 and L3 caches */
272 save_l3cr = _get_L3CR(); /* (returns -1 if not available) */
273 save_l2cr = _get_L2CR(); /* (returns -1 if not available) */
274
275 /* Send the new speed command. My assumption is that this command
276 * will cause PLL_CFG[0..3] to be changed next time CPU goes to sleep
277 */
278 pmu_request(&req, NULL, 6, PMU_CPU_SPEED, 'W', 'O', 'O', 'F', low_speed);
279 while (!req.complete)
280 pmu_poll();
281
282 /* Prepare the northbridge for the speed transition */
283 pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,1,1);
284
285 /* Call low level code to backup CPU state and recover from
286 * hardware reset
287 */
288 low_sleep_handler();
289
290 /* Restore the northbridge */
291 pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,1,0);
292
293 /* Restore L2 cache */
294 if (save_l2cr != 0xffffffff && (save_l2cr & L2CR_L2E) != 0)
295 _set_L2CR(save_l2cr);
296 /* Restore L3 cache */
297 if (save_l3cr != 0xffffffff && (save_l3cr & L3CR_L3E) != 0)
298 _set_L3CR(save_l3cr);
299
300 /* Restore userland MMU context */
5e696617 301 switch_mmu_context(NULL, current->active_mm);
14cf11af
PM
302
303#ifdef DEBUG_FREQ
304 printk(KERN_DEBUG "HID1, after: %x\n", mfspr(SPRN_HID1));
305#endif
306
307 /* Restore low level PMU operations */
308 pmu_unlock();
309
c1aa687d
PM
310 /*
311 * Restore decrementer; we'll take a decrementer interrupt
312 * as soon as interrupts are re-enabled and the generic
313 * clockevents code will reprogram it with the right value.
314 */
315 set_dec(1);
14cf11af
PM
316
317 /* Restore interrupts */
318 mpic_cpu_set_priority(pic_prio);
319
320 /* Let interrupts flow again ... */
321 local_irq_restore(flags);
322
323#ifdef DEBUG_FREQ
324 debug_calc_bogomips();
325#endif
326
327 pmu_resume();
328
329 preempt_enable();
330
331 return 0;
332}
333
b43a7ffb
VK
334static int do_set_cpu_speed(struct cpufreq_policy *policy, int speed_mode,
335 int notify)
14cf11af
PM
336{
337 struct cpufreq_freqs freqs;
338 unsigned long l3cr;
339 static unsigned long prev_l3cr;
340
341 freqs.old = cur_freq;
342 freqs.new = (speed_mode == CPUFREQ_HIGH) ? hi_freq : low_freq;
14cf11af
PM
343
344 if (freqs.old == freqs.new)
345 return 0;
346
347 if (notify)
b43a7ffb 348 cpufreq_notify_transition(policy, &freqs, CPUFREQ_PRECHANGE);
14cf11af
PM
349 if (speed_mode == CPUFREQ_LOW &&
350 cpu_has_feature(CPU_FTR_L3CR)) {
351 l3cr = _get_L3CR();
352 if (l3cr & L3CR_L3E) {
353 prev_l3cr = l3cr;
354 _set_L3CR(0);
355 }
356 }
357 set_speed_proc(speed_mode == CPUFREQ_LOW);
358 if (speed_mode == CPUFREQ_HIGH &&
359 cpu_has_feature(CPU_FTR_L3CR)) {
360 l3cr = _get_L3CR();
361 if ((prev_l3cr & L3CR_L3E) && l3cr != prev_l3cr)
362 _set_L3CR(prev_l3cr);
363 }
364 if (notify)
b43a7ffb 365 cpufreq_notify_transition(policy, &freqs, CPUFREQ_POSTCHANGE);
14cf11af
PM
366 cur_freq = (speed_mode == CPUFREQ_HIGH) ? hi_freq : low_freq;
367
368 return 0;
369}
370
371static unsigned int pmac_cpufreq_get_speed(unsigned int cpu)
372{
373 return cur_freq;
374}
375
14cf11af
PM
376static int pmac_cpufreq_target( struct cpufreq_policy *policy,
377 unsigned int target_freq,
378 unsigned int relation)
379{
380 unsigned int newstate = 0;
4350147a 381 int rc;
14cf11af
PM
382
383 if (cpufreq_frequency_table_target(policy, pmac_cpu_freqs,
384 target_freq, relation, &newstate))
385 return -EINVAL;
386
b43a7ffb 387 rc = do_set_cpu_speed(policy, newstate, 1);
14cf11af 388
4350147a
BH
389 ppc_proc_freq = cur_freq * 1000ul;
390 return rc;
14cf11af
PM
391}
392
393static int pmac_cpufreq_cpu_init(struct cpufreq_policy *policy)
394{
395 if (policy->cpu != 0)
396 return -ENODEV;
397
bb29b719 398 policy->cpuinfo.transition_latency = transition_latency;
14cf11af 399
0e645df9 400 return cpufreq_table_validate_and_show(policy, pmac_cpu_freqs);
14cf11af
PM
401}
402
403static u32 read_gpio(struct device_node *np)
404{
e2eb6392 405 const u32 *reg = of_get_property(np, "reg", NULL);
14cf11af
PM
406 u32 offset;
407
408 if (reg == NULL)
409 return 0;
410 /* That works for all keylargos but shall be fixed properly
411 * some day... The problem is that it seems we can't rely
412 * on the "reg" property of the GPIO nodes, they are either
413 * relative to the base of KeyLargo or to the base of the
414 * GPIO space, and the device-tree doesn't help.
415 */
416 offset = *reg;
417 if (offset < KEYLARGO_GPIO_LEVELS0)
418 offset += KEYLARGO_GPIO_LEVELS0;
419 return offset;
420}
421
7ca64e2d 422static int pmac_cpufreq_suspend(struct cpufreq_policy *policy)
14cf11af
PM
423{
424 /* Ok, this could be made a bit smarter, but let's be robust for now. We
425 * always force a speed change to high speed before sleep, to make sure
426 * we have appropriate voltage and/or bus speed for the wakeup process,
427 * and to make sure our loops_per_jiffies are "good enough", that is will
428 * not cause too short delays if we sleep in low speed and wake in high
429 * speed..
430 */
431 no_schedule = 1;
432 sleep_freq = cur_freq;
433 if (cur_freq == low_freq && !is_pmu_based)
b43a7ffb 434 do_set_cpu_speed(policy, CPUFREQ_HIGH, 0);
14cf11af
PM
435 return 0;
436}
437
438static int pmac_cpufreq_resume(struct cpufreq_policy *policy)
439{
440 /* If we resume, first check if we have a get() function */
441 if (get_speed_proc)
442 cur_freq = get_speed_proc();
22358ea8 443 else
14cf11af
PM
444 cur_freq = 0;
445
446 /* We don't, hrm... we don't really know our speed here, best
447 * is that we force a switch to whatever it was, which is
448 * probably high speed due to our suspend() routine
449 */
b43a7ffb 450 do_set_cpu_speed(policy, sleep_freq == low_freq ?
14cf11af
PM
451 CPUFREQ_LOW : CPUFREQ_HIGH, 0);
452
4350147a
BH
453 ppc_proc_freq = cur_freq * 1000ul;
454
14cf11af
PM
455 no_schedule = 0;
456 return 0;
457}
458
459static struct cpufreq_driver pmac_cpufreq_driver = {
2633a46c 460 .verify = cpufreq_generic_frequency_table_verify,
14cf11af
PM
461 .target = pmac_cpufreq_target,
462 .get = pmac_cpufreq_get_speed,
463 .init = pmac_cpufreq_cpu_init,
464 .suspend = pmac_cpufreq_suspend,
465 .resume = pmac_cpufreq_resume,
466 .flags = CPUFREQ_PM_NO_WARN,
2633a46c 467 .attr = cpufreq_generic_attr,
14cf11af 468 .name = "powermac",
14cf11af
PM
469};
470
471
472static int pmac_cpufreq_init_MacRISC3(struct device_node *cpunode)
473{
474 struct device_node *volt_gpio_np = of_find_node_by_name(NULL,
475 "voltage-gpio");
476 struct device_node *freq_gpio_np = of_find_node_by_name(NULL,
477 "frequency-gpio");
478 struct device_node *slew_done_gpio_np = of_find_node_by_name(NULL,
479 "slewing-done");
018a3d1d 480 const u32 *value;
14cf11af
PM
481
482 /*
483 * Check to see if it's GPIO driven or PMU only
484 *
485 * The way we extract the GPIO address is slightly hackish, but it
486 * works well enough for now. We need to abstract the whole GPIO
487 * stuff sooner or later anyway
488 */
489
490 if (volt_gpio_np)
491 voltage_gpio = read_gpio(volt_gpio_np);
492 if (freq_gpio_np)
493 frequency_gpio = read_gpio(freq_gpio_np);
494 if (slew_done_gpio_np)
495 slew_done_gpio = read_gpio(slew_done_gpio_np);
496
497 /* If we use the frequency GPIOs, calculate the min/max speeds based
498 * on the bus frequencies
499 */
500 if (frequency_gpio && slew_done_gpio) {
501 int lenp, rc;
018a3d1d 502 const u32 *freqs, *ratio;
14cf11af 503
e2eb6392 504 freqs = of_get_property(cpunode, "bus-frequencies", &lenp);
14cf11af
PM
505 lenp /= sizeof(u32);
506 if (freqs == NULL || lenp != 2) {
507 printk(KERN_ERR "cpufreq: bus-frequencies incorrect or missing\n");
508 return 1;
509 }
e2eb6392
SR
510 ratio = of_get_property(cpunode, "processor-to-bus-ratio*2",
511 NULL);
14cf11af
PM
512 if (ratio == NULL) {
513 printk(KERN_ERR "cpufreq: processor-to-bus-ratio*2 missing\n");
514 return 1;
515 }
516
517 /* Get the min/max bus frequencies */
518 low_freq = min(freqs[0], freqs[1]);
519 hi_freq = max(freqs[0], freqs[1]);
520
521 /* Grrrr.. It _seems_ that the device-tree is lying on the low bus
522 * frequency, it claims it to be around 84Mhz on some models while
523 * it appears to be approx. 101Mhz on all. Let's hack around here...
524 * fortunately, we don't need to be too precise
525 */
526 if (low_freq < 98000000)
527 low_freq = 101000000;
4350147a 528
14cf11af
PM
529 /* Convert those to CPU core clocks */
530 low_freq = (low_freq * (*ratio)) / 2000;
531 hi_freq = (hi_freq * (*ratio)) / 2000;
532
533 /* Now we get the frequencies, we read the GPIO to see what is out current
534 * speed
535 */
536 rc = pmac_call_feature(PMAC_FTR_READ_GPIO, NULL, frequency_gpio, 0);
537 cur_freq = (rc & 0x01) ? hi_freq : low_freq;
538
539 set_speed_proc = gpios_set_cpu_speed;
540 return 1;
541 }
542
543 /* If we use the PMU, look for the min & max frequencies in the
544 * device-tree
545 */
e2eb6392 546 value = of_get_property(cpunode, "min-clock-frequency", NULL);
14cf11af
PM
547 if (!value)
548 return 1;
549 low_freq = (*value) / 1000;
550 /* The PowerBook G4 12" (PowerBook6,1) has an error in the device-tree
551 * here */
552 if (low_freq < 100000)
553 low_freq *= 10;
554
e2eb6392 555 value = of_get_property(cpunode, "max-clock-frequency", NULL);
14cf11af
PM
556 if (!value)
557 return 1;
558 hi_freq = (*value) / 1000;
559 set_speed_proc = pmu_set_cpu_speed;
560 is_pmu_based = 1;
561
562 return 0;
563}
564
565static int pmac_cpufreq_init_7447A(struct device_node *cpunode)
566{
567 struct device_node *volt_gpio_np;
568
e2eb6392 569 if (of_get_property(cpunode, "dynamic-power-step", NULL) == NULL)
14cf11af
PM
570 return 1;
571
572 volt_gpio_np = of_find_node_by_name(NULL, "cpu-vcore-select");
573 if (volt_gpio_np)
574 voltage_gpio = read_gpio(volt_gpio_np);
575 if (!voltage_gpio){
576 printk(KERN_ERR "cpufreq: missing cpu-vcore-select gpio\n");
577 return 1;
578 }
579
580 /* OF only reports the high frequency */
581 hi_freq = cur_freq;
582 low_freq = cur_freq/2;
583
584 /* Read actual frequency from CPU */
585 cur_freq = dfs_get_cpu_speed();
586 set_speed_proc = dfs_set_cpu_speed;
587 get_speed_proc = dfs_get_cpu_speed;
588
589 return 0;
590}
591
592static int pmac_cpufreq_init_750FX(struct device_node *cpunode)
593{
594 struct device_node *volt_gpio_np;
018a3d1d
JK
595 u32 pvr;
596 const u32 *value;
14cf11af 597
e2eb6392 598 if (of_get_property(cpunode, "dynamic-power-step", NULL) == NULL)
14cf11af
PM
599 return 1;
600
601 hi_freq = cur_freq;
e2eb6392 602 value = of_get_property(cpunode, "reduced-clock-frequency", NULL);
14cf11af
PM
603 if (!value)
604 return 1;
605 low_freq = (*value) / 1000;
606
607 volt_gpio_np = of_find_node_by_name(NULL, "cpu-vcore-select");
608 if (volt_gpio_np)
609 voltage_gpio = read_gpio(volt_gpio_np);
610
611 pvr = mfspr(SPRN_PVR);
612 has_cpu_l2lve = !((pvr & 0xf00) == 0x100);
613
614 set_speed_proc = cpu_750fx_cpu_speed;
615 get_speed_proc = cpu_750fx_get_cpu_speed;
616 cur_freq = cpu_750fx_get_cpu_speed();
617
618 return 0;
619}
620
621/* Currently, we support the following machines:
622 *
623 * - Titanium PowerBook 1Ghz (PMU based, 667Mhz & 1Ghz)
624 * - Titanium PowerBook 800 (PMU based, 667Mhz & 800Mhz)
625 * - Titanium PowerBook 400 (PMU based, 300Mhz & 400Mhz)
626 * - Titanium PowerBook 500 (PMU based, 300Mhz & 500Mhz)
627 * - iBook2 500/600 (PMU based, 400Mhz & 500/600Mhz)
628 * - iBook2 700 (CPU based, 400Mhz & 700Mhz, support low voltage)
629 * - Recent MacRISC3 laptops
630 * - All new machines with 7447A CPUs
631 */
632static int __init pmac_cpufreq_setup(void)
633{
634 struct device_node *cpunode;
018a3d1d 635 const u32 *value;
14cf11af
PM
636
637 if (strstr(cmd_line, "nocpufreq"))
638 return 0;
639
1037b275
SK
640 /* Get first CPU node */
641 cpunode = of_cpu_device_node_get(0);
14cf11af
PM
642 if (!cpunode)
643 goto out;
644
645 /* Get current cpu clock freq */
e2eb6392 646 value = of_get_property(cpunode, "clock-frequency", NULL);
14cf11af
PM
647 if (!value)
648 goto out;
649 cur_freq = (*value) / 1000;
bb29b719 650 transition_latency = CPUFREQ_ETERNAL;
14cf11af
PM
651
652 /* Check for 7447A based MacRISC3 */
71a157e8 653 if (of_machine_is_compatible("MacRISC3") &&
e2eb6392 654 of_get_property(cpunode, "dynamic-power-step", NULL) &&
14cf11af
PM
655 PVR_VER(mfspr(SPRN_PVR)) == 0x8003) {
656 pmac_cpufreq_init_7447A(cpunode);
bb29b719 657 transition_latency = 8000000;
14cf11af 658 /* Check for other MacRISC3 machines */
71a157e8
GL
659 } else if (of_machine_is_compatible("PowerBook3,4") ||
660 of_machine_is_compatible("PowerBook3,5") ||
661 of_machine_is_compatible("MacRISC3")) {
14cf11af
PM
662 pmac_cpufreq_init_MacRISC3(cpunode);
663 /* Else check for iBook2 500/600 */
71a157e8 664 } else if (of_machine_is_compatible("PowerBook4,1")) {
14cf11af
PM
665 hi_freq = cur_freq;
666 low_freq = 400000;
667 set_speed_proc = pmu_set_cpu_speed;
668 is_pmu_based = 1;
669 }
5629d41d 670 /* Else check for TiPb 550 */
71a157e8 671 else if (of_machine_is_compatible("PowerBook3,3") && cur_freq == 550000) {
5629d41d
PM
672 hi_freq = cur_freq;
673 low_freq = 500000;
674 set_speed_proc = pmu_set_cpu_speed;
675 is_pmu_based = 1;
676 }
14cf11af 677 /* Else check for TiPb 400 & 500 */
71a157e8 678 else if (of_machine_is_compatible("PowerBook3,2")) {
14cf11af
PM
679 /* We only know about the 400 MHz and the 500Mhz model
680 * they both have 300 MHz as low frequency
681 */
682 if (cur_freq < 350000 || cur_freq > 550000)
683 goto out;
684 hi_freq = cur_freq;
685 low_freq = 300000;
686 set_speed_proc = pmu_set_cpu_speed;
687 is_pmu_based = 1;
688 }
689 /* Else check for 750FX */
690 else if (PVR_VER(mfspr(SPRN_PVR)) == 0x7000)
691 pmac_cpufreq_init_750FX(cpunode);
692out:
1658ab66 693 of_node_put(cpunode);
14cf11af
PM
694 if (set_speed_proc == NULL)
695 return -ENODEV;
696
697 pmac_cpu_freqs[CPUFREQ_LOW].frequency = low_freq;
698 pmac_cpu_freqs[CPUFREQ_HIGH].frequency = hi_freq;
4350147a 699 ppc_proc_freq = cur_freq * 1000ul;
14cf11af
PM
700
701 printk(KERN_INFO "Registering PowerMac CPU frequency driver\n");
702 printk(KERN_INFO "Low: %d Mhz, High: %d Mhz, Boot: %d Mhz\n",
703 low_freq/1000, hi_freq/1000, cur_freq/1000);
704
705 return cpufreq_register_driver(&pmac_cpufreq_driver);
706}
707
708module_init(pmac_cpufreq_setup);
709
This page took 0.699684 seconds and 5 git commands to generate.