dmaengine: omap: add support for cyclic DMA
[deliverable/linux.git] / drivers / dma / Kconfig
CommitLineData
c13c8260
CL
1#
2# DMA engine configuration
3#
4
2ed6dc34 5menuconfig DMADEVICES
6d4f5879 6 bool "DMA Engine support"
04ce9ab3 7 depends on HAS_DMA
2ed6dc34 8 help
6d4f5879
HS
9 DMA engines can do asynchronous data transfers without
10 involving the host CPU. Currently, this framework can be
11 used to offload memory copies in the network stack and
9c402f4e
DW
12 RAID operations in the MD driver. This menu only presents
13 DMA Device drivers supported by the configured arch, it may
14 be empty in some cases.
2ed6dc34 15
6c664a89
LW
16config DMADEVICES_DEBUG
17 bool "DMA Engine debugging"
18 depends on DMADEVICES != n
19 help
20 This is an option for use by developers; most people should
21 say N here. This enables DMA engine core and driver debugging.
22
23config DMADEVICES_VDEBUG
24 bool "DMA Engine verbose debugging"
25 depends on DMADEVICES_DEBUG != n
26 help
27 This is an option for use by developers; most people should
28 say N here. This enables deeper (more verbose) debugging of
29 the DMA engine core and drivers.
30
31
2ed6dc34
SN
32if DMADEVICES
33
34comment "DMA Devices"
35
b3c567e4
VK
36config INTEL_MID_DMAC
37 tristate "Intel MID DMA support for Peripheral DMA controllers"
38 depends on PCI && X86
39 select DMA_ENGINE
40 default n
41 help
42 Enable support for the Intel(R) MID DMA engine present
43 in Intel MID chipsets.
44
45 Say Y here if you have such a chipset.
46
47 If unsure, say N.
48
5fc6d897 49config ASYNC_TX_ENABLE_CHANNEL_SWITCH
138f4c35
DW
50 bool
51
e8689e63
LW
52config AMBA_PL08X
53 bool "ARM PrimeCell PL080 or PL081 support"
54 depends on ARM_AMBA && EXPERIMENTAL
55 select DMA_ENGINE
56 help
57 Platform has a PL08x DMAC device
58 which can provide DMA engine support
59
2ed6dc34
SN
60config INTEL_IOATDMA
61 tristate "Intel I/OAT DMA support"
62 depends on PCI && X86
63 select DMA_ENGINE
64 select DCA
7b3cc2b1
DW
65 select ASYNC_TX_DISABLE_PQ_VAL_DMA
66 select ASYNC_TX_DISABLE_XOR_VAL_DMA
2ed6dc34
SN
67 help
68 Enable support for the Intel(R) I/OAT DMA engine present
69 in recent Intel Xeon chipsets.
70
71 Say Y here if you have such a chipset.
72
73 If unsure, say N.
74
75config INTEL_IOP_ADMA
76 tristate "Intel IOP ADMA support"
77 depends on ARCH_IOP32X || ARCH_IOP33X || ARCH_IOP13XX
2ed6dc34 78 select DMA_ENGINE
5fc6d897 79 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
2ed6dc34
SN
80 help
81 Enable support for the Intel(R) IOP Series RAID engines.
c13c8260 82
3bfb1d20
HS
83config DW_DMAC
84 tristate "Synopsys DesignWare AHB DMA support"
f44ad7e9 85 depends on HAVE_CLK
3bfb1d20
HS
86 select DMA_ENGINE
87 default y if CPU_AT32AP7000
88 help
89 Support the Synopsys DesignWare AHB DMA controller. This
90 can be integrated in chips such as the Atmel AT32ap7000.
91
dc78baa2
NF
92config AT_HDMAC
93 tristate "Atmel AHB DMA support"
f898fed0 94 depends on ARCH_AT91
dc78baa2
NF
95 select DMA_ENGINE
96 help
f898fed0 97 Support the Atmel AHB DMA controller.
dc78baa2 98
173acc7c 99config FSL_DMA
77cd62e8
TT
100 tristate "Freescale Elo and Elo Plus DMA support"
101 depends on FSL_SOC
173acc7c 102 select DMA_ENGINE
5fc6d897 103 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
173acc7c 104 ---help---
77cd62e8
TT
105 Enable support for the Freescale Elo and Elo Plus DMA controllers.
106 The Elo is the DMA controller on some 82xx and 83xx parts, and the
107 Elo Plus is the DMA controller on 85xx and 86xx parts.
173acc7c 108
0fb6f739
PZ
109config MPC512X_DMA
110 tristate "Freescale MPC512x built-in DMA engine support"
ba2eea25 111 depends on PPC_MPC512x || PPC_MPC831x
0fb6f739
PZ
112 select DMA_ENGINE
113 ---help---
114 Enable support for the Freescale MPC512x built-in DMA engine.
115
ff7b0479
SB
116config MV_XOR
117 bool "Marvell XOR engine support"
118 depends on PLAT_ORION
ff7b0479 119 select DMA_ENGINE
5fc6d897 120 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
ff7b0479
SB
121 ---help---
122 Enable support for the Marvell XOR engine.
123
5296b56d
GL
124config MX3_IPU
125 bool "MX3x Image Processing Unit support"
8e2d41f8 126 depends on ARCH_MXC
5296b56d
GL
127 select DMA_ENGINE
128 default y
129 help
130 If you plan to use the Image Processing unit in the i.MX3x, say
131 Y here. If unsure, select Y.
132
133config MX3_IPU_IRQS
134 int "Number of dynamically mapped interrupts for IPU"
135 depends on MX3_IPU
136 range 2 137
137 default 4
138 help
139 Out of 137 interrupt sources on i.MX31 IPU only very few are used.
140 To avoid bloating the irq_desc[] array we allocate a sufficient
141 number of IRQ slots and map them dynamically to specific sources.
142
ea76f0b3
AN
143config TXX9_DMAC
144 tristate "Toshiba TXx9 SoC DMA support"
145 depends on MACH_TX49XX || MACH_TX39XX
146 select DMA_ENGINE
147 help
148 Support the TXx9 SoC internal DMA controller. This can be
149 integrated in chips such as the Toshiba TX4927/38/39.
150
d8902adc
NI
151config SH_DMAE
152 tristate "Renesas SuperH DMAC support"
927a7c9c 153 depends on (SUPERH && SH_DMA) || (ARM && ARCH_SHMOBILE)
d8902adc
NI
154 depends on !SH_DMA_API
155 select DMA_ENGINE
156 help
157 Enable support for the Renesas SuperH DMA controllers.
158
61f135b9
LW
159config COH901318
160 bool "ST-Ericsson COH901318 DMA support"
161 select DMA_ENGINE
162 depends on ARCH_U300
163 help
164 Enable support for ST-Ericsson COH 901 318 DMA.
165
8d318a50
LW
166config STE_DMA40
167 bool "ST-Ericsson DMA40 support"
168 depends on ARCH_U8500
169 select DMA_ENGINE
170 help
171 Support for ST-Ericsson DMA40 controller
172
12458ea0
AG
173config AMCC_PPC440SPE_ADMA
174 tristate "AMCC PPC440SPe ADMA support"
175 depends on 440SPe || 440SP
176 select DMA_ENGINE
177 select ARCH_HAS_ASYNC_TX_FIND_CHANNEL
5fc6d897 178 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
12458ea0
AG
179 help
180 Enable support for the AMCC PPC440SPe RAID engines.
181
de5d4453
RR
182config TIMB_DMA
183 tristate "Timberdale FPGA DMA support"
184 depends on MFD_TIMBERDALE || HAS_IOMEM
185 select DMA_ENGINE
186 help
187 Enable support for the Timberdale FPGA DMA engine.
188
ca21a146
RY
189config SIRF_DMA
190 tristate "CSR SiRFprimaII DMA support"
191 depends on ARCH_PRIMA2
192 select DMA_ENGINE
193 help
194 Enable support for the CSR SiRFprimaII DMA engine.
195
12458ea0
AG
196config ARCH_HAS_ASYNC_TX_FIND_CHANNEL
197 bool
198
b3040e40
JB
199config PL330_DMA
200 tristate "DMA API Driver for PL330"
201 select DMA_ENGINE
1b9bb715 202 depends on ARM_AMBA
b3040e40
JB
203 help
204 Select if your platform has one or more PL330 DMACs.
205 You need to provide platform specific settings via
206 platform_data for a dma-pl330 device.
207
0c42bd0e 208config PCH_DMA
ca7fe2db 209 tristate "Intel EG20T PCH / LAPIS Semicon IOH(ML7213/ML7223/ML7831) DMA"
0c42bd0e
YW
210 depends on PCI && X86
211 select DMA_ENGINE
212 help
2cdf2455
TM
213 Enable support for Intel EG20T PCH DMA engine.
214
e79e72be 215 This driver also can be used for LAPIS Semiconductor IOH(Input/
ca7fe2db
TM
216 Output Hub), ML7213, ML7223 and ML7831.
217 ML7213 IOH is for IVI(In-Vehicle Infotainment) use, ML7223 IOH is
218 for MP(Media Phone) use and ML7831 IOH is for general purpose use.
219 ML7213/ML7223/ML7831 is companion chip for Intel Atom E6xx series.
220 ML7213/ML7223/ML7831 is completely compatible for Intel EG20T PCH.
0c42bd0e 221
1ec1e82f
SH
222config IMX_SDMA
223 tristate "i.MX SDMA support"
8e2d41f8 224 depends on ARCH_MXC
1ec1e82f
SH
225 select DMA_ENGINE
226 help
227 Support the i.MX SDMA engine. This engine is integrated into
8e2d41f8 228 Freescale i.MX25/31/35/51/53 chips.
1ec1e82f 229
1f1846c6
SH
230config IMX_DMA
231 tristate "i.MX DMA support"
5b2e02e4 232 depends on ARCH_MXC
1f1846c6
SH
233 select DMA_ENGINE
234 help
235 Support the i.MX DMA engine. This engine is integrated into
236 Freescale i.MX1/21/27 chips.
237
a580b8c5
SG
238config MXS_DMA
239 bool "MXS DMA support"
240 depends on SOC_IMX23 || SOC_IMX28
f5b7efcc 241 select STMP_DEVICE
a580b8c5
SG
242 select DMA_ENGINE
243 help
244 Support the MXS DMA engine. This engine including APBH-DMA
245 and APBX-DMA is integrated into Freescale i.MX23/28 chips.
246
760ee1c4
MW
247config EP93XX_DMA
248 bool "Cirrus Logic EP93xx DMA support"
249 depends on ARCH_EP93XX
250 select DMA_ENGINE
251 help
252 Enable support for the Cirrus Logic EP93xx M2P/M2M DMA controller.
253
6365bead
RK
254config DMA_SA11X0
255 tristate "SA-11x0 DMA support"
256 depends on ARCH_SA1100
257 select DMA_ENGINE
50437bff 258 select DMA_VIRTUAL_CHANNELS
6365bead
RK
259 help
260 Support the DMA engine found on Intel StrongARM SA-1100 and
261 SA-1110 SoCs. This DMA engine can only be used with on-chip
262 devices.
263
7bedaa55
RK
264config DMA_OMAP
265 tristate "OMAP DMA support"
266 depends on ARCH_OMAP
267 select DMA_ENGINE
268 select DMA_VIRTUAL_CHANNELS
269
c13c8260 270config DMA_ENGINE
2ed6dc34 271 bool
c13c8260 272
50437bff
RK
273config DMA_VIRTUAL_CHANNELS
274 tristate
275
db217334 276comment "DMA Clients"
2ed6dc34 277 depends on DMA_ENGINE
db217334
CL
278
279config NET_DMA
280 bool "Network: TCP receive copy offload"
281 depends on DMA_ENGINE && NET
9c402f4e 282 default (INTEL_IOATDMA || FSL_DMA)
2ed6dc34 283 help
db217334
CL
284 This enables the use of DMA engines in the network stack to
285 offload receive copy-to-user operations, freeing CPU cycles.
9c402f4e
DW
286
287 Say Y here if you enabled INTEL_IOATDMA or FSL_DMA, otherwise
288 say N.
db217334 289
729b5d1b
DW
290config ASYNC_TX_DMA
291 bool "Async_tx: Offload support for the async_tx api"
9a8de639 292 depends on DMA_ENGINE
729b5d1b
DW
293 help
294 This allows the async_tx api to take advantage of offload engines for
295 memcpy, memset, xor, and raid6 p+q operations. If your platform has
296 a dma engine that can perform raid operations and you have enabled
297 MD_RAID456 say Y.
298
299 If unsure, say N.
300
4a776f0a
HS
301config DMATEST
302 tristate "DMA Test client"
303 depends on DMA_ENGINE
304 help
305 Simple DMA test client. Say N unless you're debugging a
306 DMA Device driver.
307
2ed6dc34 308endif
This page took 0.626564 seconds and 5 git commands to generate.